Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 17 15:07:31 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_fsm_top_timing_summary_routed.rpt -pb alu_fsm_top_timing_summary_routed.pb -rpx alu_fsm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_fsm_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.694        0.000                      0                  833        0.101        0.000                      0                  833        3.750        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.694        0.000                      0                  820        0.101        0.000                      0                  820        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.028        0.000                      0                   13        0.698        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 3.327ns (35.921%)  route 5.935ns (64.079%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 f  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 r  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.770    13.522    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT3 (Prop_lut3_I0_O)        0.150    13.672 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.407    14.079    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.332    14.411 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.411    alu_fsm_inst/ddf_inst1_n_32
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506    14.853    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.029    15.105    alu_fsm_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.076ns (19.892%)  route 4.333ns (80.108%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.639     5.165    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.954     6.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.699 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8/O
                         net (fo=1, routed)           0.509     7.208    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.332 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8/O
                         net (fo=1, routed)           0.663     7.995    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.119 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8/O
                         net (fo=1, routed)           0.575     8.694    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8/O
                         net (fo=2, routed)           0.722     9.540    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.664 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8/O
                         net (fo=31, routed)          0.911    10.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8_n_0
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.521    14.868    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[10]/C
                         clock pessimism              0.297    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.701    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.076ns (19.892%)  route 4.333ns (80.108%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.639     5.165    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.954     6.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.699 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8/O
                         net (fo=1, routed)           0.509     7.208    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.332 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8/O
                         net (fo=1, routed)           0.663     7.995    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.119 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8/O
                         net (fo=1, routed)           0.575     8.694    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8/O
                         net (fo=2, routed)           0.722     9.540    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.664 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8/O
                         net (fo=31, routed)          0.911    10.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8_n_0
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.521    14.868    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[11]/C
                         clock pessimism              0.297    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.701    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.076ns (19.892%)  route 4.333ns (80.108%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.639     5.165    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.954     6.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.699 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8/O
                         net (fo=1, routed)           0.509     7.208    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.332 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8/O
                         net (fo=1, routed)           0.663     7.995    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.119 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8/O
                         net (fo=1, routed)           0.575     8.694    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8/O
                         net (fo=2, routed)           0.722     9.540    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.664 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8/O
                         net (fo=31, routed)          0.911    10.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8_n_0
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.521    14.868    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                         clock pessimism              0.297    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.701    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.076ns (19.892%)  route 4.333ns (80.108%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.639     5.165    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.954     6.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.699 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8/O
                         net (fo=1, routed)           0.509     7.208    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.332 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8/O
                         net (fo=1, routed)           0.663     7.995    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.119 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8/O
                         net (fo=1, routed)           0.575     8.694    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8/O
                         net (fo=2, routed)           0.722     9.540    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.664 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8/O
                         net (fo=31, routed)          0.911    10.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8_n_0
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.521    14.868    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[9]/C
                         clock pessimism              0.297    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.701    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.138ns (21.820%)  route 4.077ns (78.180%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.573     5.099    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/Q
                         net (fo=2, routed)           1.038     6.655    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.779 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.313     7.092    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X54Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.216 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.442     7.658    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.403     8.186    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.310 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.446     8.756    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.880 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.435    10.315    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.455    14.802    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/C
                         clock pessimism              0.271    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X56Y42         FDRE (Setup_fdre_C_R)       -0.524    14.514    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.138ns (21.820%)  route 4.077ns (78.180%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.573     5.099    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/Q
                         net (fo=2, routed)           1.038     6.655    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.779 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.313     7.092    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X54Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.216 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.442     7.658    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.403     8.186    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.310 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.446     8.756    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.880 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.435    10.315    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.455    14.802    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/C
                         clock pessimism              0.271    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X56Y42         FDRE (Setup_fdre_C_R)       -0.524    14.514    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.138ns (21.820%)  route 4.077ns (78.180%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.573     5.099    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/Q
                         net (fo=2, routed)           1.038     6.655    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.779 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.313     7.092    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X54Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.216 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.442     7.658    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.403     8.186    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.310 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.446     8.756    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.880 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.435    10.315    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.455    14.802    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/C
                         clock pessimism              0.271    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X56Y42         FDRE (Setup_fdre_C_R)       -0.524    14.514    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.138ns (21.820%)  route 4.077ns (78.180%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.573     5.099    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]/Q
                         net (fo=2, routed)           1.038     6.655    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[7]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.779 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.313     7.092    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X54Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.216 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.442     7.658    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.403     8.186    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.310 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.446     8.756    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.880 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.435    10.315    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.455    14.802    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/C
                         clock pessimism              0.271    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X56Y42         FDRE (Setup_fdre_C_R)       -0.524    14.514    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.076ns (20.263%)  route 4.234ns (79.737%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.639     5.165    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.954     6.575    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[8]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.699 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8/O
                         net (fo=1, routed)           0.509     7.208    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_9__8_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.332 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8/O
                         net (fo=1, routed)           0.663     7.995    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_7__8_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.119 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8/O
                         net (fo=1, routed)           0.575     8.694    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_5__8_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8/O
                         net (fo=2, routed)           0.722     9.540    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_3__8_n_0
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.664 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8/O
                         net (fo=31, routed)          0.811    10.475    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg[0]_i_1__8_n_0
    SLICE_X58Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.521    14.868    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[12]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.429    14.676    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.598     1.484    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.774    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.931    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[8]_i_1__2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.984    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]_i_1__2_n_7
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.883    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.598     1.484    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.120     1.746    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.906    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.960    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]_i_1__1_n_7
    SLICE_X63Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.120     1.745    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.905    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[20]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.959    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]_i_1__3_n_7
    SLICE_X59Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.598     1.484    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.774    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.931    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[8]_i_1__2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.997 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.997    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[12]_i_1__2_n_5
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.883    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.598     1.484    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.120     1.746    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.906    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.971    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[12]_i_1__1_n_5
    SLICE_X63Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].debouncer_inst/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.120     1.745    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[23]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.905    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[20]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.970    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[24]_i_1__3_n_5
    SLICE_X59Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[26]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/Q
                         net (fo=2, routed)           0.134     1.758    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.919    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.973    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]_i_1__8_n_7
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     1.477    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.674    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg[0]
    SLICE_X65Y53         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.993    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.075     1.552    input_conditioning_inst/impl_gen.inputs_conditioning_gen[2].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     1.477    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.674    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg[0]
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.071     1.548    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/Q
                         net (fo=2, routed)           0.134     1.758    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.919    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.984    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[28]_i_1__8_n_5
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[30]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y53    peek_valid_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y54    alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y51    alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y51    alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y55    alu_fsm_inst/ddf_inst0/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y55    alu_fsm_inst/ddf_inst0/q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y55    alu_fsm_inst/ddf_inst0/q_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y55    alu_fsm_inst/ddf_inst0/q_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y55    alu_fsm_inst/ddf_inst0/q_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.518ns (15.249%)  route 2.879ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.879     8.563    alu_fsm_inst/out[0]
    SLICE_X65Y54         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506    14.853    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X65Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    alu_fsm_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.440%)  route 2.291ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.291     7.975    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X61Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    alu_fsm_inst/ddf_inst0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.440%)  route 2.291ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.291     7.975    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[1]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.440%)  route 2.291ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.291     7.975    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[2]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.440%)  route 2.291ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.291     7.975    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[3]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.440%)  route 2.291ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.291     7.975    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.518ns (19.450%)  route 2.145ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.145     7.830    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X61Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X61Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[0]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    alu_fsm_inst/ddf_inst1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.518ns (19.450%)  route 2.145ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.145     7.830    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X61Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X61Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[3]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    alu_fsm_inst/ddf_inst1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.518ns (19.450%)  route 2.145ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.145     7.830    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X60Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[1]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.518ns (19.450%)  route 2.145ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.640     5.166    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.684 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          2.145     7.830    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X60Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505    14.852    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[2]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    alu_fsm_inst/ddf_inst1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.819%)  route 0.707ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.707     2.355    alu_fsm_inst/out[0]
    SLICE_X62Y51         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X62Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.657    alu_fsm_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.164ns (18.819%)  route 0.707ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.707     2.355    alu_fsm_inst/out[0]
    SLICE_X62Y51         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     1.994    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X62Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.657    alu_fsm_inst/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.472%)  route 0.969ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.969     2.616    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X60Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[1]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.472%)  route 0.969ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.969     2.616    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X60Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.472%)  route 0.969ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.969     2.616    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X60Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[4]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.472%)  route 0.969ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.969     2.616    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X61Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X61Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[0]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    alu_fsm_inst/ddf_inst1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.472%)  route 0.969ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          0.969     2.616    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X61Y54         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X61Y54         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[3]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    alu_fsm_inst/ddf_inst1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.164ns (13.735%)  route 1.030ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          1.030     2.677    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[1]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.164ns (13.735%)  route 1.030ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          1.030     2.677    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.164ns (13.735%)  route 1.030ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.597     1.483    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=84, routed)          1.030     2.677    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X60Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[3]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X60Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.679    alu_fsm_inst/ddf_inst0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.998    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 2.388ns (27.170%)  route 6.400ns (72.830%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.856     6.967    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           1.017     8.108    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_14_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.556     8.788    alu_fsm_inst/result_alu[3]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 2.388ns (27.263%)  route 6.370ns (72.737%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.856     6.967    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           0.982     8.073    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.197 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.561     8.758    alu_fsm_inst/result_alu[1]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 2.416ns (29.370%)  route 5.809ns (70.630%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.856     6.967    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           0.982     8.073    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.152     8.225 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.225    alu_fsm_inst/result[0]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 2.388ns (29.572%)  route 5.686ns (70.428%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.856     6.967    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           0.480     7.571    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_14_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I3_O)        0.124     7.695 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     8.074    alu_fsm_inst/result_alu[2]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/error_out_reg/G
                            (positive level-sensitive latch)
  Destination:            error_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.278ns (58.468%)  route 3.039ns (41.532%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         LDCE                         0.000     0.000 r  alu_fsm_inst/error_out_reg/G
    SLICE_X61Y52         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  alu_fsm_inst/error_out_reg/Q
                         net (fo=1, routed)           3.039     3.800    error_out_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.517     7.316 r  error_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.316    error_out
    V6                                                                r  error_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 2.264ns (31.209%)  route 4.989ns (68.791%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.678     6.788    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.912 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.341     7.253    alu_fsm_inst/result_alu[5]
    SLICE_X62Y54         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[5]
                            (input port)
  Destination:            alu_fsm_inst/rd_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.654ns  (logic 1.571ns (33.767%)  route 3.082ns (66.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_in[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  switches_in_IBUF[5]_inst/O
                         net (fo=2, routed)           2.469     3.916    alu_fsm_inst/switches_in_IBUF[5]
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.124     4.040 r  alu_fsm_inst/rd_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.613     4.654    alu_fsm_inst/rd_addr_reg[1]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[4]
                            (input port)
  Destination:            alu_fsm_inst/rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.466ns  (logic 1.602ns (35.860%)  route 2.865ns (64.140%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_in[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_in_IBUF[4]_inst/O
                         net (fo=2, routed)           2.482     3.938    alu_fsm_inst/switches_in_IBUF[4]
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.084 r  alu_fsm_inst/rd_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.382     4.466    alu_fsm_inst/rd_addr_reg[0]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[0]
                            (input port)
  Destination:            alu_fsm_inst/wr_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.640ns  (logic 1.461ns (40.125%)  route 2.180ns (59.875%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_in[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_in_IBUF[0]_inst/O
                         net (fo=2, routed)           2.180     3.640    alu_fsm_inst/switches_in_IBUF[0]
    SLICE_X62Y50         LDCE                                         r  alu_fsm_inst/wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[1]
                            (input port)
  Destination:            alu_fsm_inst/wr_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.491ns  (logic 1.454ns (41.655%)  route 2.037ns (58.345%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  switches_in[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_in_IBUF[1]_inst/O
                         net (fo=2, routed)           2.037     3.491    alu_fsm_inst/switches_in_IBUF[1]
    SLICE_X62Y50         LDCE                                         r  alu_fsm_inst/wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_in[1]
                            (input port)
  Destination:            alu_fsm_inst/wr_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.047ns  (logic 0.222ns (21.227%)  route 0.825ns (78.773%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  switches_in[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[1]
    U2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  switches_in_IBUF[1]_inst/O
                         net (fo=2, routed)           0.825     1.047    alu_fsm_inst/switches_in_IBUF[1]
    SLICE_X62Y50         LDCE                                         r  alu_fsm_inst/wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[0]
                            (input port)
  Destination:            alu_fsm_inst/wr_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.229ns (20.936%)  route 0.864ns (79.064%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_in[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.864     1.092    alu_fsm_inst/switches_in_IBUF[0]
    SLICE_X62Y50         LDCE                                         r  alu_fsm_inst/wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[2]
                            (input port)
  Destination:            alu_fsm_inst/rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.269ns (24.498%)  route 0.829ns (75.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_in[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.709     0.930    alu_fsm_inst/switches_in_IBUF[2]
    SLICE_X60Y51         LUT3 (Prop_lut3_I2_O)        0.048     0.978 r  alu_fsm_inst/rd_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     1.097    alu_fsm_inst/rd_addr_reg[0]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[3]
                            (input port)
  Destination:            alu_fsm_inst/rd_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 0.259ns (19.039%)  route 1.100ns (80.960%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_in[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  switches_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.899     1.112    alu_fsm_inst/switches_in_IBUF[3]
    SLICE_X60Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.157 r  alu_fsm_inst/rd_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.201     1.358    alu_fsm_inst/rd_addr_reg[1]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[7]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.316ns (22.321%)  route 1.099ns (77.679%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  switches_in[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  switches_in_IBUF[7]_inst/O
                         net (fo=12, routed)          0.735     0.960    alu_fsm_inst/ddf_inst0/switches_in_IBUF[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.005 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.365     1.369    alu_fsm_inst/ddf_inst0/q_reg[0]_0
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.046     1.415 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    alu_fsm_inst/result[0]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[7]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 0.315ns (21.701%)  route 1.136ns (78.299%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  switches_in[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  switches_in_IBUF[7]_inst/O
                         net (fo=12, routed)          0.713     0.938    alu_fsm_inst/ddf_inst1/switches_in_IBUF[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.983 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_5/O
                         net (fo=2, routed)           0.226     1.209    alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_5_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.254 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.198     1.451    alu_fsm_inst/result_alu[3]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.306ns (20.642%)  route 1.176ns (79.358%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.800     1.015    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.060 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.258     1.319    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.364 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.118     1.481    alu_fsm_inst/result_alu[5]
    SLICE_X62Y54         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.503ns  (logic 0.351ns (23.331%)  route 1.153ns (76.669%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          0.716     0.931    alu_fsm_inst/ddf_inst1/switches_in_IBUF[0]
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.976 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_14/O
                         net (fo=1, routed)           0.136     1.112    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_14_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           0.185     1.342    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_14_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.387 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.503    alu_fsm_inst/result_alu[2]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_in[7]
                            (input port)
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 0.315ns (19.669%)  route 1.286ns (80.331%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  switches_in[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  switches_in_IBUF[7]_inst/O
                         net (fo=12, routed)          0.735     0.960    alu_fsm_inst/ddf_inst0/switches_in_IBUF[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.005 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.365     1.369    alu_fsm_inst/ddf_inst0/q_reg[0]_0
    SLICE_X61Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.414 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     1.601    alu_fsm_inst/result_alu[1]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/error_out_reg/G
                            (positive level-sensitive latch)
  Destination:            error_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.438ns (62.148%)  route 0.876ns (37.852%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         LDCE                         0.000     0.000 r  alu_fsm_inst/error_out_reg/G
    SLICE_X61Y52         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  alu_fsm_inst/error_out_reg/Q
                         net (fo=1, routed)           0.876     1.096    error_out_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.218     2.313 r  error_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.313    error_out
    V6                                                                r  error_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.323ns  (logic 3.093ns (29.963%)  route 7.230ns (70.037%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.770    13.522    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124    13.646 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           1.146    14.792    alu_fsm_inst/ddf_inst1/D[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    14.916 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.556    15.472    alu_fsm_inst/result_alu[3]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 3.093ns (30.383%)  route 7.087ns (69.618%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.770    13.522    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124    13.646 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.998    14.644    alu_fsm_inst/ddf_inst0/wr_data_reg[1]_0
    SLICE_X61Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.768 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.561    15.329    alu_fsm_inst/result_alu[1]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 3.093ns (32.234%)  route 6.502ns (67.766%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.770    13.522    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124    13.646 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.595    14.241    alu_fsm_inst/ddf_inst1/D[2]
    SLICE_X61Y53         LUT5 (Prop_lut5_I2_O)        0.124    14.365 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.379    14.744    alu_fsm_inst/result_alu[2]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 3.121ns (33.060%)  route 6.320ns (66.940%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 f  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 r  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.580    13.332    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.456 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=5, routed)           0.982    14.437    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X61Y53         LUT2 (Prop_lut2_I1_O)        0.152    14.589 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.589    alu_fsm_inst/result[0]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 2.969ns (33.595%)  route 5.869ns (66.405%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          1.073     6.678    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.152     6.830 r  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          1.133     7.963    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.326     8.289 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9/O
                         net (fo=1, routed)           0.401     8.690    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.814 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.814    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.061 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.592     9.654    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X60Y56         LUT3 (Prop_lut3_I0_O)        0.291     9.945 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.485    10.430    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.328    10.758 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.618    11.376    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_14[0]
    SLICE_X61Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.991 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.446    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.306    12.752 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=3, routed)           0.770    13.522    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124    13.646 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.341    13.987    alu_fsm_inst/result_alu[5]
    SLICE_X62Y54         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 3.991ns (54.944%)  route 3.273ns (45.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sseg_controller_inst/sseg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sseg_controller_inst/sseg_out_reg[4]/Q
                         net (fo=1, routed)           3.273     8.878    sseg_out_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    12.412 r  sseg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.412    sseg_out[4]
    A7                                                                r  sseg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 3.982ns (55.205%)  route 3.231ns (44.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sseg_controller_inst/sseg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sseg_controller_inst/sseg_out_reg[0]/Q
                         net (fo=1, routed)           3.231     8.836    sseg_out_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    12.361 r  sseg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.361    sseg_out[0]
    D7                                                                r  sseg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 3.976ns (56.524%)  route 3.058ns (43.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sseg_controller_inst/sseg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sseg_controller_inst/sseg_out_reg[6]/Q
                         net (fo=1, routed)           3.058     8.663    sseg_out_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    12.182 r  sseg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.182    sseg_out[6]
    B5                                                                r  sseg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 3.974ns (56.190%)  route 3.098ns (43.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.557     5.083    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sseg_controller_inst/sseg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.456     5.539 r  sseg_controller_inst/sseg_out_reg[1]/Q
                         net (fo=1, routed)           3.098     8.637    sseg_out_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    12.155 r  sseg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.155    sseg_out[1]
    C5                                                                r  sseg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.996ns (57.777%)  route 2.920ns (42.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.623     5.149    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sseg_controller_inst/sseg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sseg_controller_inst/sseg_out_reg[3]/Q
                         net (fo=1, routed)           2.920     8.525    sseg_out_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    12.065 r  sseg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.065    sseg_out[3]
    B7                                                                r  sseg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.187ns (34.408%)  route 0.356ns (65.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.478    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=18, routed)          0.237     1.857    alu_fsm_inst/state_reg[1]
    SLICE_X60Y51         LUT3 (Prop_lut3_I1_O)        0.046     1.903 r  alu_fsm_inst/rd_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     2.022    alu_fsm_inst/rd_addr_reg[0]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/rd_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.782%)  route 0.439ns (70.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.478    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=18, routed)          0.237     1.857    alu_fsm_inst/state_reg[1]
    SLICE_X60Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  alu_fsm_inst/rd_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.201     2.103    alu_fsm_inst/rd_addr_reg[1]_i_1_n_0
    SLICE_X61Y51         LDCE                                         r  alu_fsm_inst/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/error_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.189ns (26.330%)  route 0.529ns (73.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     1.477    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=18, routed)          0.252     1.870    alu_fsm_inst/state_reg[0]
    SLICE_X60Y53         LUT3 (Prop_lut3_I2_O)        0.048     1.918 r  alu_fsm_inst/error_out_reg_i_1/O
                         net (fo=1, routed)           0.277     2.195    alu_fsm_inst/error_out_reg_i_1_n_0
    SLICE_X61Y52         LDCE                                         r  alu_fsm_inst/error_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.231ns (23.210%)  route 0.764ns (76.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          0.235     1.853    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_3/O
                         net (fo=4, routed)           0.331     2.229    alu_fsm_inst/ddf_inst1/wr_data_reg[2]_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.045     2.274 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.198     2.472    alu_fsm_inst/result_alu[3]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.996ns  (logic 0.231ns (23.191%)  route 0.765ns (76.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          0.235     1.853    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_3/O
                         net (fo=4, routed)           0.343     2.241    alu_fsm_inst/ddf_inst0/q_reg[0]_1
    SLICE_X61Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.286 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     2.472    alu_fsm_inst/result_alu[1]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 0.231ns (23.035%)  route 0.772ns (76.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  alu_fsm_inst/ddf_inst0/q_reg[0]/Q
                         net (fo=28, routed)          0.235     1.853    alu_fsm_inst/ddf_inst0/q_reg[4]_0[0]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_3/O
                         net (fo=4, routed)           0.420     2.318    alu_fsm_inst/ddf_inst1/wr_data_reg[2]_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.363 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     2.479    alu_fsm_inst/result_alu[2]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.031ns  (logic 0.300ns (29.088%)  route 0.731ns (70.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  alu_fsm_inst/ddf_inst0/q_reg[3]/Q
                         net (fo=4, routed)           0.128     1.768    alu_fsm_inst/ddf_inst0/q[3]
    SLICE_X63Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.813 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_10/O
                         net (fo=2, routed)           0.239     2.052    alu_fsm_inst/ddf_inst0/q_reg[0]_2
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.097 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.365     2.462    alu_fsm_inst/ddf_inst0/q_reg[0]_0
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.046     2.508 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.508    alu_fsm_inst/result[0]
    SLICE_X61Y53         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.428ns (38.582%)  route 0.681ns (61.418%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.190     1.831    alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_2_0[2]
    SLICE_X61Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry_i_4/O
                         net (fo=1, routed)           0.000     1.876    alu_fsm_inst/alu_inst/alu_inst/wr_data_reg[3]_i_2_0[0]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.942 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry/O[2]
                         net (fo=1, routed)           0.158     2.100    alu_fsm_inst/ddf_inst0/result_out[2][2]
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.108     2.208 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.215     2.423    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.468 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=4, routed)           0.118     2.586    alu_fsm_inst/result_alu[5]
    SLICE_X62Y54         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.385ns (63.614%)  route 0.792ns (36.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  sseg_controller_inst/sseg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  sseg_controller_inst/sseg_out_reg[2]/Q
                         net (fo=1, routed)           0.792     2.409    sseg_out_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.244     3.653 r  sseg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    sseg_out[2]
    A5                                                                r  sseg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/an_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.407ns (63.696%)  route 0.802ns (36.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.476    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sseg_controller_inst/an_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  sseg_controller_inst/an_out_reg[1]/Q
                         net (fo=1, routed)           0.802     2.406    an_out_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         1.279     3.686 r  an_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.686    an_out[1]
    C4                                                                r  an_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 2.624ns (34.164%)  route 5.056ns (65.836%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.137     3.584    alu_fsm_inst/ddf_inst0/switches_in_IBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15/O
                         net (fo=1, routed)           0.860     4.562    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_15_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.326     4.888 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.158     5.046    alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.170 f  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_4/O
                         net (fo=5, routed)           0.817     5.987    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X65Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.111 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12/O
                         net (fo=3, routed)           0.678     6.788    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_12_n_0
    SLICE_X65Y54         LUT3 (Prop_lut3_I2_O)        0.152     6.940 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.407     7.347    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.332     7.679 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.679    alu_fsm_inst/ddf_inst1_n_32
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506     4.853    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[1]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.454ns (36.634%)  route 2.515ns (63.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  switches_in[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_in_IBUF[1]_inst/O
                         net (fo=2, routed)           2.515     3.969    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506     4.853    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[2]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.453ns (37.994%)  route 2.371ns (62.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_in[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_in_IBUF[2]_inst/O
                         net (fo=2, routed)           2.371     3.824    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X54Y47         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.456     4.803    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[3]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.445ns (38.037%)  route 2.355ns (61.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_in[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  switches_in_IBUF[3]_inst/O
                         net (fo=2, routed)           2.355     3.800    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X54Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.455     4.802    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.448ns (40.354%)  route 2.140ns (59.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=12, routed)          2.140     3.587    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X58Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506     4.853    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[5]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.447ns (44.103%)  route 1.834ns (55.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_in[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  switches_in_IBUF[5]_inst/O
                         net (fo=2, routed)           1.834     3.282    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X61Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.522     4.869    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[4]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.456ns (44.946%)  route 1.783ns (55.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_in[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_in_IBUF[4]_inst/O
                         net (fo=2, routed)           1.783     3.238    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X57Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.441     4.788    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[0]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.461ns (45.806%)  route 1.728ns (54.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_in[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_in_IBUF[0]_inst/O
                         net (fo=2, routed)           1.728     3.189    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.507     4.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 buttons_in[3]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.586ns (52.207%)  route 1.451ns (47.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  buttons_in[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons_in[3]
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  buttons_in_IBUF[3]_inst/O
                         net (fo=2, routed)           1.451     2.913    input_conditioning_inst/impl_gen.reset_synchronizer_inst/buttons_in_IBUF[0]
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.124     3.037 r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.037    input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg[1]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.522     4.869    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.823ns  (logic 0.711ns (25.182%)  route 2.112ns (74.818%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[0]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  alu_fsm_inst/wr_addr_reg[0]/Q
                         net (fo=1, routed)           0.807     1.366    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X61Y52         LUT3 (Prop_lut3_I2_O)        0.152     1.518 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/mem_reg_0_3_0_4_i_10/O
                         net (fo=8, routed)           1.306     2.823    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD0
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.506     4.853    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.203ns (61.606%)  route 0.127ns (38.394%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[0]/G
    SLICE_X61Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[0]/Q
                         net (fo=2, routed)           0.127     0.285    alu_fsm_inst/Q[0]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.330 r  alu_fsm_inst/value_sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    sseg_arbiter_inst/value_sel_reg_reg[4]_0[0]
    SLICE_X60Y53         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.203ns (43.736%)  route 0.261ns (56.264%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[1]/G
    SLICE_X61Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[1]/Q
                         net (fo=2, routed)           0.202     0.360    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/Q[0]
    SLICE_X61Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/mem_reg_0_3_0_4_i_2/O
                         net (fo=1, routed)           0.059     0.464    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/DIA1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.203ns (41.062%)  route 0.291ns (58.938%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[3]/G
    SLICE_X61Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[3]/Q
                         net (fo=2, routed)           0.291     0.449    alu_fsm_inst/Q[3]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  alu_fsm_inst/value_sel_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.494    sseg_arbiter_inst/value_sel_reg_reg[4]_0[3]
    SLICE_X60Y53         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     1.991    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[3]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.203ns (39.178%)  route 0.315ns (60.822%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[2]/G
    SLICE_X61Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[2]/Q
                         net (fo=2, routed)           0.203     0.361    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/Q[0]
    SLICE_X61Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.406 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/mem_reg_0_3_0_4_i_5/O
                         net (fo=1, routed)           0.112     0.518    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/DIB0
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.203ns (35.006%)  route 0.377ns (64.994%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[3]/G
    SLICE_X61Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[3]/Q
                         net (fo=2, routed)           0.231     0.389    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/Q[0]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.434 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/mem_reg_0_3_0_4_i_4/O
                         net (fo=1, routed)           0.146     0.580    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/DIB1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK

Slack:                    inf
  Source:                 buttons_in[1]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.211ns (35.369%)  route 0.385ns (64.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  buttons_in[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons_in[1]
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  buttons_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.385     0.596    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/buttons_in_IBUF[0]
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.206ns (34.400%)  route 0.393ns (65.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.143     0.301    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.048     0.349 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           0.250     0.599    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.206ns (34.400%)  route 0.393ns (65.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.143     0.301    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.048     0.349 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           0.250     0.599    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.206ns (34.400%)  route 0.393ns (65.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.143     0.301    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.048     0.349 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           0.250     0.599    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.206ns (34.400%)  route 0.393ns (65.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.143     0.301    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.048     0.349 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           0.250     0.599    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     1.992    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X60Y52         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK





