# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SISTEMA_FINAL_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/RegResto {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/RegResto/RegResto.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegResto
# 
# Top level modules:
# 	RegResto
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/AntiLoopD {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/AntiLoopD/AntiLoopD.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AntiLoopD
# 
# Top level modules:
# 	AntiLoopD
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/ROM {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/ROM/ROM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/regC {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/regC/regC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regC
# 
# Top level modules:
# 	regC
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/regA {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/regA/regA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regA
# 
# Top level modules:
# 	regA
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/Controle {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/Controle/Controle.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/AntiLoop {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/AntiLoop/AntiLoop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AntiLoop
# 
# Top level modules:
# 	AntiLoop
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/ALU {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/ALU/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# -- Compiling module ALU_8bits
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/SISTEMA_FINAL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SISTEMA_FINAL
# 
# Top level modules:
# 	SISTEMA_FINAL
# 
# vlog -vlog01compat -work work +incdir+C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica\ Digital\ II/Trabalhos/Trabalho\ 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL {C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sistema_TB
# 
# Top level modules:
# 	Sistema_TB
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  Sistema_TB
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Sistema_TB 
# Loading work.Sistema_TB
# Loading work.SISTEMA_FINAL
# Loading work.Controle
# Loading work.ALU
# Loading work.ALU_8bits
# Loading work.ROM
# Loading work.regA
# Loading work.regC
# Loading work.RegResto
# Loading work.AntiLoopD
# Loading work.AntiLoop
# ** Warning: (vsim-3017) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v(10): [TFMPC] - Too few port connections. Expected 6, found 2.
# 
#         Region: /Sistema_TB/S0
# ** Warning: (vsim-3722) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v(10): [TFMPC] - Missing connection for port 'saidaResto'.
# 
# ** Warning: (vsim-3722) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v(10): [TFMPC] - Missing connection for port 'contador'.
# 
# ** Warning: (vsim-3722) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v(10): [TFMPC] - Missing connection for port 'SaidaAlu'.
# 
# ** Warning: (vsim-3722) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v(10): [TFMPC] - Missing connection for port 'ffald'.
# 
# ** Warning: (vsim-3015) C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/SISTEMA_FINAL.v(13): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'B'. The port definition is at: C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/Controle/Controle.v(1).
# 
#         Region: /Sistema_TB/S0/controle
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
# 		time,	clk,	Saida
#                    0, 	0, 	    x
#                 2000, 	1, 	    x
#                 4000, 	0, 	    x
#                 6000, 	1, 	    x
#                 8000, 	0, 	    x
#                10000, 	1, 	    x
#                12000, 	0, 	    x
#                14000, 	1, 	    x
#                16000, 	0, 	    x
#                18000, 	1, 	    x
#                20000, 	0, 	    x
#                22000, 	1, 	    x
#                24000, 	0, 	    x
#                26000, 	1, 	    X
#                28000, 	0, 	    X
#                30000, 	1, 	    X
#                32000, 	0, 	    X
#                34000, 	1, 	    X
#                36000, 	0, 	    X
#                38000, 	1, 	    X
#                40000, 	0, 	    X
#                42000, 	1, 	    X
#                44000, 	0, 	    X
#                46000, 	1, 	    X
#                48000, 	0, 	    X
#                50000, 	1, 	    X
#                52000, 	0, 	    X
#                54000, 	1, 	    X
#                56000, 	0, 	    X
#                58000, 	1, 	    X
#                60000, 	0, 	    X
#                62000, 	1, 	    X
#                64000, 	0, 	    X
#                66000, 	1, 	    X
#                68000, 	0, 	    X
#                70000, 	1, 	    X
#                72000, 	0, 	    X
#                74000, 	1, 	    X
#                76000, 	0, 	    X
#                78000, 	1, 	    X
#                80000, 	0, 	    X
#                82000, 	1, 	    X
#                84000, 	0, 	    X
#                86000, 	1, 	    X
#                88000, 	0, 	    X
#                90000, 	1, 	    X
#                92000, 	0, 	    X
#                94000, 	1, 	    X
#                96000, 	0, 	    X
#                98000, 	1, 	    X
#               100000, 	0, 	    X
#               102000, 	1, 	    X
#               104000, 	0, 	    X
#               106000, 	1, 	    X
#               108000, 	0, 	    X
#               110000, 	1, 	    X
#               112000, 	0, 	    X
#               114000, 	1, 	    X
#               116000, 	0, 	    X
#               118000, 	1, 	    X
#               120000, 	0, 	    X
#               122000, 	1, 	    X
#               124000, 	0, 	    X
#               126000, 	1, 	    X
#               128000, 	0, 	    X
#               130000, 	1, 	    X
#               132000, 	0, 	    X
#               134000, 	1, 	    X
#               136000, 	0, 	    X
#               138000, 	1, 	    X
#               140000, 	0, 	    X
#               142000, 	1, 	    X
#               144000, 	0, 	    X
#               146000, 	1, 	    X
#               148000, 	0, 	    X
#               150000, 	1, 	    X
#               152000, 	0, 	    X
#               154000, 	1, 	    X
#               156000, 	0, 	    X
#               158000, 	1, 	    X
#               160000, 	0, 	    X
#               162000, 	1, 	    X
#               164000, 	0, 	    X
#               166000, 	1, 	    X
#               168000, 	0, 	    X
#               170000, 	1, 	    X
#               172000, 	0, 	    X
#               174000, 	1, 	    X
#               176000, 	0, 	    X
#               178000, 	1, 	    X
#               180000, 	0, 	    X
#               182000, 	1, 	    X
#               184000, 	0, 	    X
#               186000, 	1, 	    X
#               188000, 	0, 	    X
#               190000, 	1, 	    X
#               192000, 	0, 	    X
#               194000, 	1, 	    X
#               196000, 	0, 	    X
#               198000, 	1, 	    X
#               200000, 	0, 	    X
#               202000, 	1, 	    X
#               204000, 	0, 	    X
#               206000, 	1, 	    X
#               208000, 	0, 	    X
#               210000, 	1, 	    X
#               212000, 	0, 	    X
#               214000, 	1, 	    X
#               216000, 	0, 	    X
#               218000, 	1, 	    X
#               220000, 	0, 	    X
#               222000, 	1, 	    X
#               224000, 	0, 	    X
#               226000, 	1, 	    X
#               228000, 	0, 	    X
#               230000, 	1, 	    X
#               232000, 	0, 	    X
#               234000, 	1, 	    X
#               236000, 	0, 	    X
#               238000, 	1, 	  119
#               240000, 	0, 	  119
#               242000, 	1, 	  119
#               244000, 	0, 	  119
#               246000, 	1, 	  119
#               248000, 	0, 	  119
#               250000, 	1, 	  119
#               252000, 	0, 	  119
#               254000, 	1, 	  119
#               256000, 	0, 	  119
#               258000, 	1, 	  119
#               260000, 	0, 	  119
#               262000, 	1, 	  119
#               264000, 	0, 	  119
#               266000, 	1, 	  119
#               268000, 	0, 	  119
#               270000, 	1, 	  119
#               272000, 	0, 	  119
#               274000, 	1, 	  119
#               276000, 	0, 	  119
#               278000, 	1, 	  119
#               280000, 	0, 	  119
#               282000, 	1, 	  119
#               284000, 	0, 	  119
#               286000, 	1, 	    9
#               288000, 	0, 	    9
#               290000, 	1, 	    9
#               292000, 	0, 	    9
#               294000, 	1, 	    9
#               296000, 	0, 	    9
#               298000, 	1, 	  356
#               300000, 	0, 	  356
#               302000, 	1, 	  356
#               304000, 	0, 	  356
#               306000, 	1, 	  356
#               308000, 	0, 	  356
#               310000, 	1, 	  246
#               312000, 	0, 	  246
#               314000, 	1, 	  246
#               316000, 	0, 	  246
#               318000, 	1, 	  246
#               320000, 	0, 	  246
#               322000, 	1, 	  246
#               324000, 	0, 	  246
#               326000, 	1, 	  246
#               328000, 	0, 	  246
#               330000, 	1, 	  246
#               332000, 	0, 	  246
#               334000, 	1, 	  246
#               336000, 	0, 	  246
#               338000, 	1, 	  246
#               340000, 	0, 	  246
#               342000, 	1, 	  246
#               344000, 	0, 	  246
#               346000, 	1, 	  246
#               348000, 	0, 	  246
#               350000, 	1, 	  246
#               352000, 	0, 	  246
#               354000, 	1, 	  246
#               356000, 	0, 	  246
#               358000, 	1, 	  246
#               360000, 	0, 	  246
#               362000, 	1, 	  246
#               364000, 	0, 	  246
#               366000, 	1, 	  246
#               368000, 	0, 	  246
#               370000, 	1, 	  246
#               372000, 	0, 	  246
#               374000, 	1, 	  246
#               376000, 	0, 	  246
#               378000, 	1, 	  246
#               380000, 	0, 	  246
#               382000, 	1, 	  246
#               384000, 	0, 	  246
#               386000, 	1, 	  246
#               388000, 	0, 	  246
#               390000, 	1, 	  246
#               392000, 	0, 	  246
#               394000, 	1, 	  246
#               396000, 	0, 	  246
#               398000, 	1, 	  246
#               400000, 	0, 	  246
#               402000, 	1, 	  246
#               404000, 	0, 	  246
#               406000, 	1, 	  246
#               408000, 	0, 	  246
#               410000, 	1, 	  246
#               412000, 	0, 	  246
#               414000, 	1, 	  246
#               416000, 	0, 	  246
#               418000, 	1, 	  246
#               420000, 	0, 	  246
#               422000, 	1, 	  246
#               424000, 	0, 	  246
#               426000, 	1, 	  246
#               428000, 	0, 	  246
#               430000, 	1, 	  246
#               432000, 	0, 	  246
#               434000, 	1, 	  246
#               436000, 	0, 	  246
#               438000, 	1, 	  246
#               440000, 	0, 	  246
#               442000, 	1, 	  246
#               444000, 	0, 	  246
#               446000, 	1, 	  246
#               448000, 	0, 	  246
#               450000, 	1, 	  246
#               452000, 	0, 	  246
#               454000, 	1, 	  246
#               456000, 	0, 	  246
#               458000, 	1, 	  246
#               460000, 	0, 	  246
#               462000, 	1, 	  246
#               464000, 	0, 	  246
#               466000, 	1, 	  246
#               468000, 	0, 	  246
#               470000, 	1, 	  246
#               472000, 	0, 	  246
#               474000, 	1, 	  246
#               476000, 	0, 	  246
#               478000, 	1, 	  246
#               480000, 	0, 	  246
#               482000, 	1, 	  246
#               484000, 	0, 	  246
#               486000, 	1, 	  246
#               488000, 	0, 	  246
#               490000, 	1, 	  246
#               492000, 	0, 	  246
#               494000, 	1, 	  246
#               496000, 	0, 	  246
#               498000, 	1, 	  246
#               500000, 	0, 	  246
#               502000, 	1, 	  246
#               504000, 	0, 	  246
#               506000, 	1, 	  246
#               508000, 	0, 	  246
#               510000, 	1, 	  246
#               512000, 	0, 	  246
#               514000, 	1, 	  246
#               516000, 	0, 	  246
#               518000, 	1, 	  246
#               520000, 	0, 	  246
#               522000, 	1, 	  398
#               524000, 	0, 	  398
#               526000, 	1, 	  398
#               528000, 	0, 	  398
#               530000, 	1, 	  398
#               532000, 	0, 	  398
#               534000, 	1, 	  398
#               536000, 	0, 	  398
#               538000, 	1, 	  398
#               540000, 	0, 	  398
#               542000, 	1, 	  398
#               544000, 	0, 	  398
#               546000, 	1, 	  398
#               548000, 	0, 	  398
#               550000, 	1, 	  398
#               552000, 	0, 	  398
#               554000, 	1, 	  398
#               556000, 	0, 	  398
#               558000, 	1, 	  398
#               560000, 	0, 	  398
#               562000, 	1, 	  398
#               564000, 	0, 	  398
#               566000, 	1, 	  398
#               568000, 	0, 	  398
#               570000, 	1, 	    9
#               572000, 	0, 	    9
#               574000, 	1, 	    9
#               576000, 	0, 	    9
#               578000, 	1, 	    9
#               580000, 	0, 	    9
#               582000, 	1, 	  356
#               584000, 	0, 	  356
#               586000, 	1, 	  356
#               588000, 	0, 	  356
#               590000, 	1, 	  356
#               592000, 	0, 	  356
#               594000, 	1, 	  246
#               596000, 	0, 	  246
#               598000, 	1, 	  246
#               600000, 	0, 	  246
#               602000, 	1, 	  246
#               604000, 	0, 	  246
#               606000, 	1, 	  246
#               608000, 	0, 	  246
#               610000, 	1, 	  246
#               612000, 	0, 	  246
#               614000, 	1, 	  246
#               616000, 	0, 	  246
#               618000, 	1, 	  246
#               620000, 	0, 	  246
#               622000, 	1, 	  246
#               624000, 	0, 	  246
#               626000, 	1, 	  246
#               628000, 	0, 	  246
#               630000, 	1, 	  246
#               632000, 	0, 	  246
#               634000, 	1, 	  246
#               636000, 	0, 	  246
#               638000, 	1, 	  246
#               640000, 	0, 	  246
#               642000, 	1, 	  246
#               644000, 	0, 	  246
#               646000, 	1, 	  246
#               648000, 	0, 	  246
#               650000, 	1, 	  246
#               652000, 	0, 	  246
#               654000, 	1, 	  246
#               656000, 	0, 	  246
#               658000, 	1, 	  246
#               660000, 	0, 	  246
#               662000, 	1, 	  246
#               664000, 	0, 	  246
#               666000, 	1, 	  246
#               668000, 	0, 	  246
#               670000, 	1, 	  246
#               672000, 	0, 	  246
#               674000, 	1, 	  246
#               676000, 	0, 	  246
#               678000, 	1, 	  246
#               680000, 	0, 	  246
#               682000, 	1, 	  246
#               684000, 	0, 	  246
#               686000, 	1, 	  246
#               688000, 	0, 	  246
#               690000, 	1, 	  246
#               692000, 	0, 	  246
#               694000, 	1, 	  246
#               696000, 	0, 	  246
#               698000, 	1, 	  246
#               700000, 	0, 	  246
#               702000, 	1, 	  246
#               704000, 	0, 	  246
#               706000, 	1, 	  246
#               708000, 	0, 	  246
#               710000, 	1, 	  246
#               712000, 	0, 	  246
#               714000, 	1, 	  246
#               716000, 	0, 	  246
#               718000, 	1, 	  246
#               720000, 	0, 	  246
#               722000, 	1, 	  246
#               724000, 	0, 	  246
#               726000, 	1, 	  246
#               728000, 	0, 	  246
#               730000, 	1, 	  246
#               732000, 	0, 	  246
#               734000, 	1, 	  246
#               736000, 	0, 	  246
#               738000, 	1, 	  246
#               740000, 	0, 	  246
#               742000, 	1, 	  246
#               744000, 	0, 	  246
#               746000, 	1, 	  246
#               748000, 	0, 	  246
#               750000, 	1, 	  246
#               752000, 	0, 	  246
#               754000, 	1, 	  246
#               756000, 	0, 	  246
#               758000, 	1, 	  246
#               760000, 	0, 	  246
#               762000, 	1, 	  246
#               764000, 	0, 	  246
#               766000, 	1, 	  246
#               768000, 	0, 	  246
#               770000, 	1, 	  246
#               772000, 	0, 	  246
#               774000, 	1, 	  246
#               776000, 	0, 	  246
#               778000, 	1, 	  246
#               780000, 	0, 	  246
#               782000, 	1, 	  246
#               784000, 	0, 	  246
#               786000, 	1, 	  246
#               788000, 	0, 	  246
#               790000, 	1, 	  246
#               792000, 	0, 	  246
#               794000, 	1, 	  246
#               796000, 	0, 	  246
#               798000, 	1, 	  246
#               800000, 	0, 	  246
#               802000, 	1, 	  246
#               804000, 	0, 	  246
#               806000, 	1, 	  398
#               808000, 	0, 	  398
#               810000, 	1, 	  398
#               812000, 	0, 	  398
#               814000, 	1, 	  398
#               816000, 	0, 	  398
#               818000, 	1, 	  398
#               820000, 	0, 	  398
#               822000, 	1, 	  398
#               824000, 	0, 	  398
#               826000, 	1, 	  398
#               828000, 	0, 	  398
#               830000, 	1, 	  398
#               832000, 	0, 	  398
#               834000, 	1, 	  398
#               836000, 	0, 	  398
#               838000, 	1, 	  398
#               840000, 	0, 	  398
#               842000, 	1, 	  398
#               844000, 	0, 	  398
#               846000, 	1, 	  398
#               848000, 	0, 	  398
#               850000, 	1, 	  398
#               852000, 	0, 	  398
#               854000, 	1, 	    9
#               856000, 	0, 	    9
#               858000, 	1, 	    9
#               860000, 	0, 	    9
#               862000, 	1, 	    9
#               864000, 	0, 	    9
#               866000, 	1, 	  356
#               868000, 	0, 	  356
#               870000, 	1, 	  356
#               872000, 	0, 	  356
#               874000, 	1, 	  356
#               876000, 	0, 	  356
#               878000, 	1, 	  246
#               880000, 	0, 	  246
#               882000, 	1, 	  246
#               884000, 	0, 	  246
#               886000, 	1, 	  246
#               888000, 	0, 	  246
#               890000, 	1, 	  246
#               892000, 	0, 	  246
#               894000, 	1, 	  246
#               896000, 	0, 	  246
#               898000, 	1, 	  246
#               900000, 	0, 	  246
#               902000, 	1, 	  246
#               904000, 	0, 	  246
#               906000, 	1, 	  246
#               908000, 	0, 	  246
#               910000, 	1, 	  246
#               912000, 	0, 	  246
#               914000, 	1, 	  246
#               916000, 	0, 	  246
#               918000, 	1, 	  246
#               920000, 	0, 	  246
#               922000, 	1, 	  246
#               924000, 	0, 	  246
#               926000, 	1, 	  246
#               928000, 	0, 	  246
#               930000, 	1, 	  246
#               932000, 	0, 	  246
#               934000, 	1, 	  246
#               936000, 	0, 	  246
#               938000, 	1, 	  246
#               940000, 	0, 	  246
#               942000, 	1, 	  246
#               944000, 	0, 	  246
#               946000, 	1, 	  246
#               948000, 	0, 	  246
#               950000, 	1, 	  246
#               952000, 	0, 	  246
#               954000, 	1, 	  246
#               956000, 	0, 	  246
#               958000, 	1, 	  246
#               960000, 	0, 	  246
#               962000, 	1, 	  246
#               964000, 	0, 	  246
#               966000, 	1, 	  246
#               968000, 	0, 	  246
#               970000, 	1, 	  246
#               972000, 	0, 	  246
#               974000, 	1, 	  246
#               976000, 	0, 	  246
#               978000, 	1, 	  246
#               980000, 	0, 	  246
#               982000, 	1, 	  246
#               984000, 	0, 	  246
#               986000, 	1, 	  246
#               988000, 	0, 	  246
#               990000, 	1, 	  246
#               992000, 	0, 	  246
#               994000, 	1, 	  246
#               996000, 	0, 	  246
#               998000, 	1, 	  246
# Break in Module Sistema_TB at C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v line 31
# Simulation Breakpoint: Break in Module Sistema_TB at C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 3/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/Sistema_TB.v line 31
# MACRO ./SISTEMA_FINAL_run_msim_rtl_verilog.do PAUSED at line 25
