#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6c7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6c930 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b769e0 .functor NOT 1, L_0x1ba0ab0, C4<0>, C4<0>, C4<0>;
L_0x1ba0810 .functor XOR 1, L_0x1ba06b0, L_0x1ba0770, C4<0>, C4<0>;
L_0x1ba09a0 .functor XOR 1, L_0x1ba0810, L_0x1ba08d0, C4<0>, C4<0>;
v0x1b9cfd0_0 .net *"_ivl_10", 0 0, L_0x1ba08d0;  1 drivers
v0x1b9d0d0_0 .net *"_ivl_12", 0 0, L_0x1ba09a0;  1 drivers
v0x1b9d1b0_0 .net *"_ivl_2", 0 0, L_0x1b9ed30;  1 drivers
v0x1b9d270_0 .net *"_ivl_4", 0 0, L_0x1ba06b0;  1 drivers
v0x1b9d350_0 .net *"_ivl_6", 0 0, L_0x1ba0770;  1 drivers
v0x1b9d480_0 .net *"_ivl_8", 0 0, L_0x1ba0810;  1 drivers
v0x1b9d560_0 .net "a", 0 0, v0x1b9a050_0;  1 drivers
v0x1b9d600_0 .net "b", 0 0, v0x1b9a0f0_0;  1 drivers
v0x1b9d6a0_0 .net "c", 0 0, v0x1b9a190_0;  1 drivers
v0x1b9d740_0 .var "clk", 0 0;
v0x1b9d7e0_0 .net "d", 0 0, v0x1b9a2d0_0;  1 drivers
v0x1b9d880_0 .net "q_dut", 0 0, L_0x1ba0550;  1 drivers
v0x1b9d920_0 .net "q_ref", 0 0, L_0x1b58ea0;  1 drivers
v0x1b9d9c0_0 .var/2u "stats1", 159 0;
v0x1b9da60_0 .var/2u "strobe", 0 0;
v0x1b9db00_0 .net "tb_match", 0 0, L_0x1ba0ab0;  1 drivers
v0x1b9dbc0_0 .net "tb_mismatch", 0 0, L_0x1b769e0;  1 drivers
v0x1b9dc80_0 .net "wavedrom_enable", 0 0, v0x1b9a3c0_0;  1 drivers
v0x1b9dd20_0 .net "wavedrom_title", 511 0, v0x1b9a460_0;  1 drivers
L_0x1b9ed30 .concat [ 1 0 0 0], L_0x1b58ea0;
L_0x1ba06b0 .concat [ 1 0 0 0], L_0x1b58ea0;
L_0x1ba0770 .concat [ 1 0 0 0], L_0x1ba0550;
L_0x1ba08d0 .concat [ 1 0 0 0], L_0x1b58ea0;
L_0x1ba0ab0 .cmp/eeq 1, L_0x1b9ed30, L_0x1ba09a0;
S_0x1b6cac0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b6c930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b58ea0 .functor OR 1, v0x1b9a190_0, v0x1b9a0f0_0, C4<0>, C4<0>;
v0x1b76c50_0 .net "a", 0 0, v0x1b9a050_0;  alias, 1 drivers
v0x1b76cf0_0 .net "b", 0 0, v0x1b9a0f0_0;  alias, 1 drivers
v0x1b58ff0_0 .net "c", 0 0, v0x1b9a190_0;  alias, 1 drivers
v0x1b59090_0 .net "d", 0 0, v0x1b9a2d0_0;  alias, 1 drivers
v0x1b99650_0 .net "q", 0 0, L_0x1b58ea0;  alias, 1 drivers
S_0x1b99800 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b6c930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b9a050_0 .var "a", 0 0;
v0x1b9a0f0_0 .var "b", 0 0;
v0x1b9a190_0 .var "c", 0 0;
v0x1b9a230_0 .net "clk", 0 0, v0x1b9d740_0;  1 drivers
v0x1b9a2d0_0 .var "d", 0 0;
v0x1b9a3c0_0 .var "wavedrom_enable", 0 0;
v0x1b9a460_0 .var "wavedrom_title", 511 0;
E_0x1b67870/0 .event negedge, v0x1b9a230_0;
E_0x1b67870/1 .event posedge, v0x1b9a230_0;
E_0x1b67870 .event/or E_0x1b67870/0, E_0x1b67870/1;
E_0x1b67ac0 .event posedge, v0x1b9a230_0;
E_0x1b519f0 .event negedge, v0x1b9a230_0;
S_0x1b99b50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b99800;
 .timescale -12 -12;
v0x1b99d50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b99e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b99800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9a5c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b6c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b6d220 .functor AND 1, v0x1b9a050_0, v0x1b9a0f0_0, C4<1>, C4<1>;
L_0x1b76a50 .functor NOT 1, v0x1b9a190_0, C4<0>, C4<0>, C4<0>;
L_0x1b9dfd0 .functor AND 1, L_0x1b6d220, L_0x1b76a50, C4<1>, C4<1>;
L_0x1b9e070 .functor NOT 1, v0x1b9a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e1a0 .functor AND 1, L_0x1b9dfd0, L_0x1b9e070, C4<1>, C4<1>;
L_0x1b9e210 .functor NOT 1, v0x1b9a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e2c0 .functor AND 1, v0x1b9a050_0, L_0x1b9e210, C4<1>, C4<1>;
L_0x1b9e380 .functor AND 1, L_0x1b9e2c0, v0x1b9a190_0, C4<1>, C4<1>;
L_0x1b9e490 .functor NOT 1, v0x1b9a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e500 .functor AND 1, L_0x1b9e380, L_0x1b9e490, C4<1>, C4<1>;
L_0x1b9e670 .functor OR 1, L_0x1b9e1a0, L_0x1b9e500, C4<0>, C4<0>;
L_0x1b9e730 .functor NOT 1, v0x1b9a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e810 .functor AND 1, v0x1b9a050_0, L_0x1b9e730, C4<1>, C4<1>;
L_0x1b9e8d0 .functor NOT 1, v0x1b9a190_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e7a0 .functor AND 1, L_0x1b9e810, L_0x1b9e8d0, C4<1>, C4<1>;
L_0x1b9ea60 .functor AND 1, L_0x1b9e7a0, v0x1b9a2d0_0, C4<1>, C4<1>;
L_0x1b9ebb0 .functor OR 1, L_0x1b9e670, L_0x1b9ea60, C4<0>, C4<0>;
L_0x1b9ecc0 .functor NOT 1, v0x1b9a050_0, C4<0>, C4<0>, C4<0>;
L_0x1b9edd0 .functor AND 1, L_0x1b9ecc0, v0x1b9a0f0_0, C4<1>, C4<1>;
L_0x1b9efa0 .functor AND 1, L_0x1b9edd0, v0x1b9a190_0, C4<1>, C4<1>;
L_0x1b9f220 .functor NOT 1, v0x1b9a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9f290 .functor AND 1, L_0x1b9efa0, L_0x1b9f220, C4<1>, C4<1>;
L_0x1b9f460 .functor OR 1, L_0x1b9ebb0, L_0x1b9f290, C4<0>, C4<0>;
L_0x1b9f570 .functor NOT 1, v0x1b9a050_0, C4<0>, C4<0>, C4<0>;
L_0x1b9f7c0 .functor AND 1, L_0x1b9f570, v0x1b9a0f0_0, C4<1>, C4<1>;
L_0x1b9f880 .functor NOT 1, v0x1b9a190_0, C4<0>, C4<0>, C4<0>;
L_0x1b9f9d0 .functor AND 1, L_0x1b9f7c0, L_0x1b9f880, C4<1>, C4<1>;
L_0x1b9fae0 .functor AND 1, L_0x1b9f9d0, v0x1b9a2d0_0, C4<1>, C4<1>;
L_0x1b9fda0 .functor OR 1, L_0x1b9f460, L_0x1b9fae0, C4<0>, C4<0>;
L_0x1b9feb0 .functor NOT 1, v0x1b9a050_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0020 .functor NOT 1, v0x1b9a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0090 .functor AND 1, L_0x1b9feb0, L_0x1ba0020, C4<1>, C4<1>;
L_0x1ba02b0 .functor AND 1, L_0x1ba0090, v0x1b9a190_0, C4<1>, C4<1>;
L_0x1ba0370 .functor AND 1, L_0x1ba02b0, v0x1b9a2d0_0, C4<1>, C4<1>;
L_0x1ba0550 .functor OR 1, L_0x1b9fda0, L_0x1ba0370, C4<0>, C4<0>;
v0x1b9a8b0_0 .net *"_ivl_0", 0 0, L_0x1b6d220;  1 drivers
v0x1b9a990_0 .net *"_ivl_10", 0 0, L_0x1b9e210;  1 drivers
v0x1b9aa70_0 .net *"_ivl_12", 0 0, L_0x1b9e2c0;  1 drivers
v0x1b9ab60_0 .net *"_ivl_14", 0 0, L_0x1b9e380;  1 drivers
v0x1b9ac40_0 .net *"_ivl_16", 0 0, L_0x1b9e490;  1 drivers
v0x1b9ad70_0 .net *"_ivl_18", 0 0, L_0x1b9e500;  1 drivers
v0x1b9ae50_0 .net *"_ivl_2", 0 0, L_0x1b76a50;  1 drivers
v0x1b9af30_0 .net *"_ivl_20", 0 0, L_0x1b9e670;  1 drivers
v0x1b9b010_0 .net *"_ivl_22", 0 0, L_0x1b9e730;  1 drivers
v0x1b9b0f0_0 .net *"_ivl_24", 0 0, L_0x1b9e810;  1 drivers
v0x1b9b1d0_0 .net *"_ivl_26", 0 0, L_0x1b9e8d0;  1 drivers
v0x1b9b2b0_0 .net *"_ivl_28", 0 0, L_0x1b9e7a0;  1 drivers
v0x1b9b390_0 .net *"_ivl_30", 0 0, L_0x1b9ea60;  1 drivers
v0x1b9b470_0 .net *"_ivl_32", 0 0, L_0x1b9ebb0;  1 drivers
v0x1b9b550_0 .net *"_ivl_34", 0 0, L_0x1b9ecc0;  1 drivers
v0x1b9b630_0 .net *"_ivl_36", 0 0, L_0x1b9edd0;  1 drivers
v0x1b9b710_0 .net *"_ivl_38", 0 0, L_0x1b9efa0;  1 drivers
v0x1b9b7f0_0 .net *"_ivl_4", 0 0, L_0x1b9dfd0;  1 drivers
v0x1b9b8d0_0 .net *"_ivl_40", 0 0, L_0x1b9f220;  1 drivers
v0x1b9b9b0_0 .net *"_ivl_42", 0 0, L_0x1b9f290;  1 drivers
v0x1b9ba90_0 .net *"_ivl_44", 0 0, L_0x1b9f460;  1 drivers
v0x1b9bb70_0 .net *"_ivl_46", 0 0, L_0x1b9f570;  1 drivers
v0x1b9bc50_0 .net *"_ivl_48", 0 0, L_0x1b9f7c0;  1 drivers
v0x1b9bd30_0 .net *"_ivl_50", 0 0, L_0x1b9f880;  1 drivers
v0x1b9be10_0 .net *"_ivl_52", 0 0, L_0x1b9f9d0;  1 drivers
v0x1b9bef0_0 .net *"_ivl_54", 0 0, L_0x1b9fae0;  1 drivers
v0x1b9bfd0_0 .net *"_ivl_56", 0 0, L_0x1b9fda0;  1 drivers
v0x1b9c0b0_0 .net *"_ivl_58", 0 0, L_0x1b9feb0;  1 drivers
v0x1b9c190_0 .net *"_ivl_6", 0 0, L_0x1b9e070;  1 drivers
v0x1b9c270_0 .net *"_ivl_60", 0 0, L_0x1ba0020;  1 drivers
v0x1b9c350_0 .net *"_ivl_62", 0 0, L_0x1ba0090;  1 drivers
v0x1b9c430_0 .net *"_ivl_64", 0 0, L_0x1ba02b0;  1 drivers
v0x1b9c510_0 .net *"_ivl_66", 0 0, L_0x1ba0370;  1 drivers
v0x1b9c800_0 .net *"_ivl_8", 0 0, L_0x1b9e1a0;  1 drivers
v0x1b9c8e0_0 .net "a", 0 0, v0x1b9a050_0;  alias, 1 drivers
v0x1b9c980_0 .net "b", 0 0, v0x1b9a0f0_0;  alias, 1 drivers
v0x1b9ca70_0 .net "c", 0 0, v0x1b9a190_0;  alias, 1 drivers
v0x1b9cb60_0 .net "d", 0 0, v0x1b9a2d0_0;  alias, 1 drivers
v0x1b9cc50_0 .net "q", 0 0, L_0x1ba0550;  alias, 1 drivers
S_0x1b9cdb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b6c930;
 .timescale -12 -12;
E_0x1b67610 .event anyedge, v0x1b9da60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b9da60_0;
    %nor/r;
    %assign/vec4 v0x1b9da60_0, 0;
    %wait E_0x1b67610;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b99800;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9a2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a0f0_0, 0;
    %assign/vec4 v0x1b9a050_0, 0;
    %wait E_0x1b519f0;
    %wait E_0x1b67ac0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9a2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a0f0_0, 0;
    %assign/vec4 v0x1b9a050_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b67870;
    %load/vec4 v0x1b9a050_0;
    %load/vec4 v0x1b9a0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9a190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9a2d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9a2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a0f0_0, 0;
    %assign/vec4 v0x1b9a050_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b99e50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b67870;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9a2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9a0f0_0, 0;
    %assign/vec4 v0x1b9a050_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b6c930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9d740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9da60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b6c930;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b9d740_0;
    %inv;
    %store/vec4 v0x1b9d740_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b6c930;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9a230_0, v0x1b9dbc0_0, v0x1b9d560_0, v0x1b9d600_0, v0x1b9d6a0_0, v0x1b9d7e0_0, v0x1b9d920_0, v0x1b9d880_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b6c930;
T_7 ;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b6c930;
T_8 ;
    %wait E_0x1b67870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d9c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d9c0_0, 4, 32;
    %load/vec4 v0x1b9db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d9c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d9c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d9c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b9d920_0;
    %load/vec4 v0x1b9d920_0;
    %load/vec4 v0x1b9d880_0;
    %xor;
    %load/vec4 v0x1b9d920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d9c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b9d9c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d9c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit4/iter2/response4/top_module.sv";
