<ENTRY>
{
 "thisFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\lab0.hlsrun_cosim_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "09/08/25 21:23:10",
 "timestampMillis": "1757380990010",
 "buildStep": {
  "cmdId": "b01ec011-bc8b-4c70-a85a-8f359ad62c8a",
  "name": "vitis-run",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\logs\\lab0.steps.log",
  "commandLine": "D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe  --mode hls --cosim --config C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0\\hls_config.cfg --work_dir lab0 ",
  "args": [
   "--mode",
   "hls",
   "--cosim",
   "--config",
   "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0\\hls_config.cfg",
   "--work_dir",
   "lab0"
  ],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:23:10",
 "timestampMillis": "1757380990011",
 "status": {
  "cmdId": "b01ec011-bc8b-4c70-a85a-8f359ad62c8a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992670",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_RUN",
  "target": "TT_HLS_RTL_COSIM",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "mux_2to1",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\Mux_2to1.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992671",
 "buildStep": {
  "cmdId": "7118c6f9-71e3-409f-b191-5b4c5e53b2a2",
  "name": "",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992672",
 "status": {
  "cmdId": "7118c6f9-71e3-409f-b191-5b4c5e53b2a2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992672",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\sim\\report\\mux_2to1_cosim.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_COSIMULATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992672",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992672",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH_COSIM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992673",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_TIMELINE_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:23:12",
 "timestampMillis": "1757380992673",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_WAVE",
  "cmdId": ""
 }
}
</ENTRY>
