#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 16:06:19 2023
# Process ID: 18316
# Current directory: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22088 C:\Users\alvar\OneDrive\Escritorio\Trabajo_SED\CLAVE-SECRETA-VHDL\SED.xpr
# Log file: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/vivado.log
# Journal file: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL\vivado.jou
# Running On: LAPTOP-EC3OLLEQ, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8216 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1516.586 ; gain = 469.160
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'servomotor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <led_p> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch. [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sim_1/new/top_tb.vhd:47]
ERROR: [VRFC 10-718] formal port <contrasena> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch. [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sim_1/new/top_tb.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1538.605 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2316.566 ; gain = 394.223
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_decoder' of component 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-3491] module 'EDGEDCTR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:6' bound to instance 'inst_edge' of component 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EDGEDCTR' (2#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:6' bound to instance 'inst_sync' of component 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (3#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-3491] module 'servomotor' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:5' bound to instance 'inst_servomotor' of component 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servomotor' (4#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_verde' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_rojo' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:119]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:135]
WARNING: [Synth 8-3848] Net led_s6 in module/entity top does not have driver. [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.457 ; gain = 488.113
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 16:28:54 2023
| Host         : LAPTOP-EC3OLLEQ running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
| ASSIGN-7 | 1            | 0        |
| ASSIGN-9 | 1            | 0        |
| INFER-1  | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Internal_CLK' declared and are not set.
RTL Name 'Internal_CLK', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 75.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'led_s5'.
RTL Name 'led_s5', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'led_s6' are not set. First unset bit index is 0. 
RTL Name 'led_s6', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 21.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[0]. 
RTL Name 'contrasena_value_reg[0]', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 145.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[1]. 
RTL Name 'contrasena_value_reg[1]', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 145.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[2]. 
RTL Name 'contrasena_value_reg[2]', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 145.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[3]. 
RTL Name 'contrasena_value_reg[3]', Hierarchy 'top', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd', Line 145.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2410.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2510.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2510.098 ; gain = 959.059
close [ open C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd w ]
add_files C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 14 10:27:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/runme.log
[Thu Dec 14 10:27:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2510.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2918.367 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2918.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3031.410 ; gain = 521.312
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3118.770 ; gain = 0.328
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF9D5A
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 14 10:38:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/runme.log
[Thu Dec 14 10:38:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3235.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF9D5A
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 14 10:50:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/runme.log
[Thu Dec 14 10:50:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3235.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 3235.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 3235.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3405.848 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF9D5A
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 14 10:56:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/runme.log
[Thu Dec 14 10:56:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Thu Dec 14 11:00:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.runs/synth_1

synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3411.117 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:38]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_decoder' of component 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-3491] module 'EDGEDCTR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:6' bound to instance 'inst_edge' of component 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EDGEDCTR' (2#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:6' bound to instance 'inst_sync' of component 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (3#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-3491] module 'servomotor' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:5' bound to instance 'inst_servomotor' of component 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servomotor' (4#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_verde' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_rojo' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:6' bound to instance 'inst_fsm' of component 'FSM' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:20]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FSM' (6#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3411.117 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 11:00:38 2023
| Host         : LAPTOP-EC3OLLEQ running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
| INFER-1  | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'check_sig' declared and are not set.
RTL Name 'check_sig', Hierarchy 'FSM', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[0]. 
RTL Name 'contrasena_value_reg[0]', Hierarchy 'FSM', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[1]. 
RTL Name 'contrasena_value_reg[1]', Hierarchy 'FSM', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[2]. 
RTL Name 'contrasena_value_reg[2]', Hierarchy 'FSM', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for contrasena_value_reg[3]. 
RTL Name 'contrasena_value_reg[3]', Hierarchy 'FSM', File 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd', Line 54.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3411.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3458.062 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3458.062 ; gain = 46.945
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3458.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:38]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_decoder' of component 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-3491] module 'EDGEDCTR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:6' bound to instance 'inst_edge' of component 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'EDGEDCTR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EDGEDCTR' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/EDGEDCTR.vhd:11]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:6' bound to instance 'inst_sync' of component 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-3491] module 'servomotor' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:5' bound to instance 'inst_servomotor' of component 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'servomotor' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servomotor' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/servomotor.vhd:13]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_verde' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'led' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:14]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/led.vhd:6' bound to instance 'inst_led_rojo' of component 'led' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:6' bound to instance 'inst_fsm' of component 'FSM' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:20]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/FSM.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/SED.srcs/sources_1/new/top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3458.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3458.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3458.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3458.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/alvar/OneDrive/Escritorio/Trabajo_SED/CLAVE-SECRETA-VHDL/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3472.535 ; gain = 14.473
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3472.535 ; gain = 14.473
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:02:51 2023...
