----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 11/20/2017 09:00:15 PM
-- Design Name: 
-- Module Name: Multimedia_Processor - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL;

entity Multimedia_Processor is
    Port (
          CLK : in std_logic
          );
end Multimedia_Processor;

architecture Behavioral of Multimedia_Processor is

begin


end Behavioral;
