verilog work ../../tasks/uart_tasks.v
verilog work ../../testbench/testbench.v
verilog work ../../testbench/dump.v

verilog work ../../behavioral/wb_uart/uart_regs.v
verilog work ../../behavioral/wb_uart/uart_rfifo.v
verilog work ../../behavioral/wb_uart/uart_sync_flops.v
verilog work ../../behavioral/wb_uart/uart_tfifo.v
verilog work ../../behavioral/wb_uart/uart_top.v
verilog work ../../behavioral/wb_uart/uart_transmitter.v
verilog work ../../behavioral/wb_uart/uart_wb.v

verilog work ../../rtl/uart.v
verilog work ../../rtl/uart_rtl.v
verilog work ../../rtl/fifo.v

verilog work /data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v


