
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12595 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.773 ; gain = 75.996 ; free physical = 7952 ; free virtual = 28281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:150]
INFO: [Synth 8-638] synthesizing module 'Lab11' [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:81]
INFO: [Synth 8-256] done synthesizing module 'Lab11' (1#1) [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7dec' [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:120]
INFO: [Synth 8-226] default block is never used [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:125]
INFO: [Synth 8-256] done synthesizing module 'seg7dec' (2#1) [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:120]
WARNING: [Synth 8-3848] Net ret_message in module/entity main does not have driver. [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:164]
WARNING: [Synth 8-3848] Net byte_A in module/entity main does not have driver. [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:162]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:150]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.289 ; gain = 116.512 ; free physical = 7933 ; free virtual = 28282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.289 ; gain = 116.512 ; free physical = 7933 ; free virtual = 28282
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/huang238/lab11/lab11.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [/nfs/nfs7/home/huang238/lab11/lab11.srcs/constrs_1/new/main.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/nfs7/home/huang238/lab11/lab11.srcs/constrs_1/new/main.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/nfs7/home/huang238/lab11/lab11.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/huang238/lab11/lab11.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1699.000 ; gain = 0.000 ; free physical = 7498 ; free virtual = 27879
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7583 ; free virtual = 27956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7583 ; free virtual = 27955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7582 ; free virtual = 27954
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret_message" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret_message" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret_message" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bitcnt_reg was removed.  [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:45]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:174]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7568 ; free virtual = 27940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module Lab11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory/ret_message" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element memory/bitcnt_reg was removed.  [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:45]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab11/lab11.srcs/sources_1/new/main.v:174]
WARNING: [Synth 8-3332] Sequential element (q_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7528 ; free virtual = 27917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|main        | memory/stack_reg | Implied   | 64 x 8               | RAM64X1S x 8   | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7423 ; free virtual = 27815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (q_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7423 ; free virtual = 27815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7422 ; free virtual = 27814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     4|
|3     |LUT1     |    20|
|4     |LUT2     |     7|
|5     |LUT3     |    13|
|6     |LUT4     |    14|
|7     |LUT5     |     9|
|8     |LUT6     |    15|
|9     |RAM64X1S |     8|
|10    |FDRE     |    78|
|11    |IBUF     |     4|
|12    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   202|
|2     |  display |seg7dec |     7|
|3     |  memory  |Lab11   |   109|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7458 ; free virtual = 27850
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.000 ; gain = 116.512 ; free physical = 7510 ; free virtual = 27902
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.000 ; gain = 496.223 ; free physical = 7512 ; free virtual = 27903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

33 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.000 ; gain = 509.809 ; free physical = 7486 ; free virtual = 27878
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/huang238/lab11/lab11.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1723.020 ; gain = 0.000 ; free physical = 7488 ; free virtual = 27879
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 11:32:28 2017...
