---
title: "gem5.components.memory.dram_interfaces.lpddr5.html"
parent: sphinx-docs
permalink: /documentation/general_docs/sphinx_docs/gem5.components.memory.dram_interfaces.lpddr5.html
---
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>gem5.components.memory.dram_interfaces.lpddr5 module &#8212; gem5  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=cb25574f" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="gem5.components.memory.dram_interfaces.wideio module" href="gem5.components.memory.dram_interfaces.wideio.html" />
    <link rel="prev" title="gem5.components.memory.dram_interfaces.lpddr3 module" href="gem5.components.memory.dram_interfaces.lpddr3.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="module-gem5.components.memory.dram_interfaces.lpddr5">
<span id="gem5-components-memory-dram-interfaces-lpddr5-module"></span><h1>gem5.components.memory.dram_interfaces.lpddr5 module<a class="headerlink" href="#module-gem5.components.memory.dram_interfaces.lpddr5" title="Link to this heading">¶</a></h1>
<p>Interfaces for LPDDR5 memory devices</p>
<p>These memory “interfaces” contain the timing,energy,etc parameters for each
memory type and are usually based on datasheets for the memory devices.</p>
<p>You can use these interfaces in the MemCtrl object as the <code class="docutils literal notranslate"><span class="pre">dram</span></code> timing
interface.</p>
<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_5500_1x16_8B_BL32</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32" title="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32"><code class="xref py py-class docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32</span></code></a></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on
initial JEDEC specification.</p>
<p>Starting with 5.5Gbps data rates and 8Gbit die.</p>
<p>Configuring for 8-bank mode, burst of 32.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_5500_1x16_BG_BL16</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32" title="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32"><code class="xref py py-class docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32</span></code></a></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on
initial JEDEC specification
Starting with 5.5Gbps data rates and 8Gbit die
Configuring for 16-bank mode with bank-group architecture, burst of 16</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_5500_1x16_BG_BL32</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">DRAMInterface</span></code></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on
initial JEDEC specification.</p>
<p>Starting with 5.5Gbps data rates and 8Gbit die.</p>
<p>Configuring for 16-bank mode with bank-group architecture
burst of 32, which means bursts can be interleaved.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_6400_1x16_8B_BL32</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32" title="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32"><code class="xref py py-class docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32</span></code></a></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on
initial JEDEC specification.</p>
<p>6.4Gbps data rates and 8Gbit die.</p>
<p>Configuring for 8-bank mode, burst of 32.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_6400_1x16_BG_BL16</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32" title="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32"><code class="xref py py-class docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32</span></code></a></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on initial
JEDEC specifcation.</p>
<p>6.4Gbps data rates and 8Gbit die.</p>
<p>Configuring for 16-bank mode with bank-group architecture, burst of 16.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.memory.dram_interfaces.lpddr5.</span></span><span class="sig-name descname"><span class="pre">LPDDR5_6400_1x16_BG_BL32</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32" title="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32"><code class="xref py py-class docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32</span></code></a></p>
<p>A single LPDDR5 x16 interface (one command/address bus)
for a single x16 channel with default timings based on
initial JEDEC specification.</p>
<p>6.4Gbps data rates and 8Gbit die.</p>
<p>Configuring for 16-bank mode with bank-group architecture
burst of 32, which means bursts can be interleaved.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">gem5</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="gem5.html">gem5 package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="gem5.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="gem5.components.html">gem5.components package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="gem5.components.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="gem5.components.html#module-gem5.components">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gem5.prebuilt.html">gem5.prebuilt package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.resources.html">gem5.resources package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.simulate.html">gem5.simulate package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.utils.html">gem5.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#module-gem5">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="gem5.html">gem5 package</a><ul>
  <li><a href="gem5.components.html">gem5.components package</a><ul>
  <li><a href="gem5.components.memory.html">gem5.components.memory package</a><ul>
  <li><a href="gem5.components.memory.dram_interfaces.html">gem5.components.memory.dram_interfaces package</a><ul>
      <li>Previous: <a href="gem5.components.memory.dram_interfaces.lpddr3.html" title="previous chapter">gem5.components.memory.dram_interfaces.lpddr3 module</a></li>
      <li>Next: <a href="gem5.components.memory.dram_interfaces.wideio.html" title="next chapter">gem5.components.memory.dram_interfaces.wideio module</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/gem5.components.memory.dram_interfaces.lpddr5.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>