#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  9 18:47:51 2022
# Process ID: 4296
# Current directory: D:/PSDS/z4_1/kvadratni_koren
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5472 D:\PSDS\z4_1\kvadratni_koren\kvadratni_koren.xpr
# Log file: D:/PSDS/z4_1/kvadratni_koren/vivado.log
# Journal file: D:/PSDS/z4_1/kvadratni_koren\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.gen/sources_1', nor could it be found using path 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.242 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd:122]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kvadratni_koren_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/xsim.dir/kvadratni_koren_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  9 18:50:25 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kvadratni_koren_tb_behav -key {Behavioral:sim_1:Functional:kvadratni_koren_tb} -tclbatch {kvadratni_koren_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source kvadratni_koren_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kvadratni_koren_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.242 ; gain = 19.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project deljenje D:/PSDS/z4_2/deljenje -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1291.965 ; gain = 18.941
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property target_language VHDL [current_project]
file mkdir D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new
close [ open D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd w ]
add_files D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd
update_compile_order -fileset sources_1
close_project
open_project D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kvadratni_koren_tb_behav -key {Behavioral:sim_1:Functional:kvadratni_koren_tb} -tclbatch {kvadratni_koren_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source kvadratni_koren_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kvadratni_koren_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.723 ; gain = 13.031
run 500 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1313.137 ; gain = 1.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kvadratni_koren_tb_behav -key {Behavioral:sim_1:Functional:kvadratni_koren_tb} -tclbatch {kvadratni_koren_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source kvadratni_koren_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kvadratni_koren_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.598 ; gain = 0.824
run 500 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Nov  9 19:29:17 2022] Launched synth_1...
Run output will be captured here: D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Nov  9 19:30:35 2022] Launched synth_1...
Run output will be captured here: D:/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
close_project
open_project D:/PSDS/z4_2/deljenje/deljenje.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/PSDS/z4_2/deljenje/deljenje.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 3
[Wed Nov  9 19:43:02 2022] Launched synth_1...
Run output will be captured here: D:/PSDS/z4_2/deljenje/deljenje.runs/synth_1/runme.log
file mkdir D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new/deljenje_tb.vhd w ]
add_files -fileset sim_1 D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new/deljenje_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'deljenje_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj deljenje_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xelab -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_top_behav xil_defaultlib.deljenje_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_top_behav xil_defaultlib.deljenje_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd, line 48. Unresolved signal "state_next" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'deljenje_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj deljenje_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new/deljenje_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xelab -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.deljenje_top [deljenje_top_default]
Compiling architecture behavioral of entity xil_defaultlib.deljenje_tb
Built simulation snapshot deljenje_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim/xsim.dir/deljenje_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  9 19:54:19 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "deljenje_tb_behav -key {Behavioral:sim_1:Functional:deljenje_tb} -tclbatch {deljenje_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source deljenje_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'deljenje_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.441 ; gain = 9.391
run 500 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run 500 ms
run 500 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run 500 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'deljenje_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj deljenje_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sources_1/new/deljenje_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new/deljenje_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xelab -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.deljenje_top [deljenje_top_default]
Compiling architecture behavioral of entity xil_defaultlib.deljenje_tb
Built simulation snapshot deljenje_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "deljenje_tb_behav -key {Behavioral:sim_1:Functional:deljenje_tb} -tclbatch {deljenje_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source deljenje_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'deljenje_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.441 ; gain = 0.000
run 500 ms
run 500 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run 500 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'deljenje_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj deljenje_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/PSDS/z4_2/deljenje/deljenje.srcs/sim_1/new/deljenje_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deljenje_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
"xelab -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5ae3328f271b454daa915faac3c6297b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot deljenje_tb_behav xil_defaultlib.deljenje_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.deljenje_top [deljenje_top_default]
Compiling architecture behavioral of entity xil_defaultlib.deljenje_tb
Built simulation snapshot deljenje_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PSDS/z4_2/deljenje/deljenje.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "deljenje_tb_behav -key {Behavioral:sim_1:Functional:deljenje_tb} -tclbatch {deljenje_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source deljenje_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'deljenje_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.441 ; gain = 0.000
run 500 ms
run 500 ms
run 500 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.441 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run 500 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ms
run 500 ms
run 500 ms
save_wave_config {D:/PSDS/z4_2/deljenje/deljenje_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/PSDS/z4_2/deljenje/deljenje_tb_behav.wcfg
set_property xsim.view D:/PSDS/z4_2/deljenje/deljenje_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 20:14:27 2022...
