// Seed: 3082847498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      id_1[-1], -1, -1'b0, -1, 1'b0
  );
  logic [7:0] id_4;
  id_5(
      id_3
  );
  integer id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_7;
  tri  id_9 = id_2, id_10;
  always begin : LABEL_0
    id_6 <= id_4[-1][1 : ~1] == id_8;
  end
  wire id_11;
  assign id_8 = 1;
endmodule
