# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\hiago\OneDrive\Documentos\Projetos\SystemVerilog\cl2\relogio-digital\RelogioDigital.csv
# Generated on: Sun Apr 21 23:02:47 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
CLOCK_50,Input,PIN_N2,2,B2_N1,PIN_N2,,,,
h_lsd[6],Output,PIN_M4,2,B2_N1,PIN_M4,,,,
h_lsd[5],Output,PIN_M5,2,B2_N1,PIN_M5,,,,
h_lsd[4],Output,PIN_M3,2,B2_N1,PIN_M3,,,,
h_lsd[3],Output,PIN_M2,2,B2_N1,PIN_M2,,,,
h_lsd[2],Output,PIN_P3,1,B1_N0,PIN_P3,,,,
h_lsd[1],Output,PIN_P4,1,B1_N0,PIN_P4,,,,
h_lsd[0],Output,PIN_R2,1,B1_N0,PIN_R2,,,,
h_msd[6],Output,PIN_N9,2,B2_N1,PIN_N9,,,,
h_msd[5],Output,PIN_P9,2,B2_N1,PIN_P9,,,,
h_msd[4],Output,PIN_L7,2,B2_N1,PIN_L7,,,,
h_msd[3],Output,PIN_L6,2,B2_N1,PIN_L6,,,,
h_msd[2],Output,PIN_L9,2,B2_N1,PIN_L9,,,,
h_msd[1],Output,PIN_L2,2,B2_N1,PIN_L2,,,,
h_msd[0],Output,PIN_L3,2,B2_N1,PIN_L3,,,,
m_lsd[6],Output,PIN_T3,1,B1_N0,PIN_T3,,,,
m_lsd[5],Output,PIN_R6,1,B1_N0,PIN_R6,,,,
m_lsd[4],Output,PIN_R7,1,B1_N0,PIN_R7,,,,
m_lsd[3],Output,PIN_T4,1,B1_N0,PIN_T4,,,,
m_lsd[2],Output,PIN_U2,1,B1_N0,PIN_U2,,,,
m_lsd[1],Output,PIN_U1,1,B1_N0,PIN_U1,,,,
m_lsd[0],Output,PIN_U9,1,B1_N0,PIN_U9,,,,
m_msd[6],Output,PIN_R3,1,B1_N0,PIN_R3,,,,
m_msd[5],Output,PIN_R4,1,B1_N0,PIN_R4,,,,
m_msd[4],Output,PIN_R5,1,B1_N0,PIN_R5,,,,
m_msd[3],Output,PIN_T9,1,B1_N0,PIN_T9,,,,
m_msd[2],Output,PIN_P7,1,B1_N0,PIN_P7,,,,
m_msd[1],Output,PIN_P6,1,B1_N0,PIN_P6,,,,
m_msd[0],Output,PIN_T2,1,B1_N0,PIN_T2,,,,
reset,Input,PIN_N25,5,B5_N1,PIN_N25,,,,
s_lsd[6],Output,PIN_Y24,6,B6_N1,PIN_Y24,,,,
s_lsd[5],Output,PIN_AB25,6,B6_N1,PIN_AB25,,,,
s_lsd[4],Output,PIN_AB26,6,B6_N1,PIN_AB26,,,,
s_lsd[3],Output,PIN_AC26,6,B6_N1,PIN_AC26,,,,
s_lsd[2],Output,PIN_AC25,6,B6_N1,PIN_AC25,,,,
s_lsd[1],Output,PIN_V22,6,B6_N1,PIN_V22,,,,
s_lsd[0],Output,PIN_AB23,6,B6_N1,PIN_AB23,,,,
s_msd[6],Output,PIN_W24,6,B6_N1,PIN_W24,,,,
s_msd[5],Output,PIN_U22,6,B6_N1,PIN_U22,,,,
s_msd[4],Output,PIN_Y25,6,B6_N1,PIN_Y25,,,,
s_msd[3],Output,PIN_Y26,6,B6_N1,PIN_Y26,,,,
s_msd[2],Output,PIN_AA26,6,B6_N1,PIN_AA26,,,,
s_msd[1],Output,PIN_AA25,6,B6_N1,PIN_AA25,,,,
s_msd[0],Output,PIN_Y23,6,B6_N1,PIN_Y23,,,,
