 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_2-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">synplify (rev_2)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#compilerReport7" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#mapperReport8" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#mapperReport9" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#mapperReport10" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#clockReport11" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#timingReport12" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#performanceSummary13" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#clockRelationships14" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#interfaceInfo15" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#clockReport16" target="srrFrame" title="">Clock: ram_fsm|state_derived_clock[2]</a>  
<ul  >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#startingSlack17" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#endingSlack18" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#worstPaths19" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#clockReport20" target="srrFrame" title="">Clock: vdp|clk</a>  
<ul  >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#startingSlack21" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#endingSlack22" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#worstPaths23" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#clockReport24" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#startingSlack25" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#endingSlack26" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#worstPaths27" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1_srr.htm#areaReport28" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li></ul></li>
<li><a href="file:///H:\stdout.log" target="srrFrame" title="">Session Log (17:08 20-Mar)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_2-menu")</script>

  </body>
 </html>