; Hdr:MPEG2Card

; Header file for Wild Vision MPEG 2 card

; ***********************************
; ***    C h a n g e   L i s t    ***
; ***********************************

; Date       Who  Version       Description
; ----       ---  -------       -----------
; 25-Apr-95  TMD  -		Created
; 21-Jun-95  TMD  -		Added fifo length
; 05-Feb-95  TMD  -		FIFO length corrected to 256 bytes
; 26-Jul-95  TMD  -		Corrected polarity and names of interlace phase + PAL/NTSC bits
; 02-Aug-96  TMD  -		Corrected bit position of interlace phase + PAL/NTSC bits
; 13-Aug-96  TMD  -		Updated for STB2/2

; Make sure this is the correct file being included.
 [ :LNOT: :DEF: MPEGPoduleType
	! 1, "Your Machine header file is out of date or has not been seen."
 |
   [ "$MPEGPoduleType" <> "MPEG2bCard"
	! 1, "This is the wrong header for this type of hardware.  Please correct your module code."
   ]
 ]

; Offsets from EASI space base address of podule

Offset_EPROM                    *       &00000000
Offset_Podule_ControlStatus1    *       &00200000
Offset_Podule_ControlStatus2	*	&00100000
Offset_Podule_IRJoystick	*	&00600000
Offset_L64002_Registers		*	&00800000
Offset_L64002_Audio_Data_Write  *	&00A00000
Offset_L64002_Video_Data_Write	*	&00B00000
Offset_FIFO_8_Bit_Write		*	&00C00000
Offset_FIFO_16_Bit_Write	*	&00D00000
Offset_FIFO_32_Bit_Write	*	&00E00000

; Shift up of L64002 Register Address bits

L64002_Register_Address_Shift	*	6	; Bit 0 of L64002 register address goes to ARM A6

; Bits in MPEG 2 Podule Control Register 1

MPEG2PoduleControl_L64002IRQEnable	*	1 :SHL: 0
MPEG2PoduleControl_FIFOEmptyFIQEnable	*	1 :SHL: 1
; Bit 2 is reserved
MPEG2PoduleControl_SystemNotSeparate	*	1 :SHL: 3
MPEG2PoduleControl_NotL64002Reset 	*	1 :SHL: 4
MPEG2PoduleControl_NotDataFIFOReset	*	1 :SHL: 5
; Bit 6 is reserved
; Bit 7 is reserved

; Bits in MPEG 2 Podule Control Register 2
; Note that these bits are actually in the bottom byte,
; but the software models both control registers as a single 16-bit register

MPEG2PoduleControl_FIFOEmptyIRQEnable	*	1 :SHL: 8
MPEG2PoduleControl_L64002FIQEnable	*	1 :SHL: 9

; Bits 10-15 (2-7) are reserved

; Bits which have been removed
MPEG2PoduleControl_ModulatorBoost	*	0
MPEG2PoduleControl_I2SSelect		*	0
MPEG2PoduleControl_CLKSelect		*	0
MPEG2PoduleControl_CTRL0		*	0
MPEG2PoduleControl_CTRL1		*	0
MPEG2PoduleControl_InterlaceDisable	*	0

; Bits in MPEG 2 Podule Status Register 1

MPEG2PoduleStatus1_IRQActive		*	1 :SHL: 0
MPEG2PoduleStatus1_FIQActive		*	1 :SHL: 1
MPEG2PoduleStatus1_NotL64002Interrupt	*	1 :SHL: 2
MPEG2PoduleStatus1_FIFONotEmpty		*	1 :SHL: 3
MPEG2PoduleStatus1_FIFOLessThanHalfFull *	1 :SHL: 4
MPEG2PoduleStatus1_FIFONotFull		*	1 :SHL: 5
; Bits 6 and 7 are reserved

; Bits in MPEG 2 Podule Status Register 2

; Status register 2 has been removed.

; Bits which are no longer available
MPEG2PoduleStatus2_NotVREQ		*	0
MPEG2PoduleStatus2_NotAREQ		*	0
MPEG2PoduleStatus2_33V_OK		*	0
MPEG2PoduleStatus2_OddField		*	0
MPEG2PoduleStatus2_NTSCNotPAL		*	0


; FIFO length

MPEG2Podule_FIFOLength			*	256		; 256 bytes at present

; SAA7167 stuff

IICAddress_SAA7167			*	&BE		; IIC address for SAA7167 D-to-A converter/mixer chip
								; only there on first version of podule

        END
