<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f')">rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.22</td>
<td class="s8 cl rt"><a href="mod2324.html#Line" > 80.77</a></td>
<td class="s2 cl rt"><a href="mod2324.html#Cond" > 27.50</a></td>
<td class="s8 cl rt"><a href="mod2324.html#Toggle" > 82.39</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2324.html#Branch" > 58.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2324.html#inst_tag_206715"  onclick="showContent('inst_tag_206715')">config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.FixedConverter</a></td>
<td class="s6 cl rt"> 62.22</td>
<td class="s8 cl rt"><a href="mod2324.html#Line" > 80.77</a></td>
<td class="s2 cl rt"><a href="mod2324.html#Cond" > 27.50</a></td>
<td class="s8 cl rt"><a href="mod2324.html#Toggle" > 82.39</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2324.html#Branch" > 58.21</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<hr>
<a name="inst_tag_206715"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_206715" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.22</td>
<td class="s8 cl rt"><a href="mod2324.html#Line" > 80.77</a></td>
<td class="s2 cl rt"><a href="mod2324.html#Cond" > 27.50</a></td>
<td class="s8 cl rt"><a href="mod2324.html#Toggle" > 82.39</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2324.html#Branch" > 58.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.51</td>
<td class="s5 cl rt"> 57.29</td>
<td class="s2 cl rt"> 27.50</td>
<td class="s8 cl rt"> 80.76</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 47.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2381.html#inst_tag_207003" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2815.html#inst_tag_251342" id="tag_urg_inst_251342">FsmCurState</a></td>
<td class="s2 cl rt"> 23.19</td>
<td class="s2 cl rt"> 22.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2569.html#inst_tag_217432" id="tag_urg_inst_217432">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2082.html#inst_tag_177816" id="tag_urg_inst_177816">ummdb745a</a></td>
<td class="s4 cl rt"> 40.21</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod702.html#inst_tag_38160" id="tag_urg_inst_38160">ummdefddb</a></td>
<td class="s4 cl rt"> 46.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1908.html#inst_tag_169352" id="tag_urg_inst_169352">uu7a140b090d</a></td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_31503" id="tag_urg_inst_31503">uuc2e482eb</a></td>
<td class="s8 cl rt"> 82.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2324.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>52</td><td>42</td><td>80.77</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57607</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57621</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57634</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57639</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57688</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57693</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57698</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57714</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57825</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57835</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57849</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
57606                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57607      1/1          		if ( ! Sys_Clk_RstN )
57608      1/1          			RspCnt &lt;= #1.0 ( 5'b0 );
57609      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
57610      <font color = "red">0/1     ==>  			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );</font>
                        MISSING_ELSE
57611                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
57612                   		.Dflt( 1'b0 )
57613                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
57614                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
57615                   	,	.I_101( ~ StallReq )
57616                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
57617                   	,	.O( GenLcl_Req_Vld )
57618                   	,	.Sel( CurState )
57619                   	);
57620                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57621      1/1          		if ( ! Sys_Clk_RstN )
57622      1/1          			ReqCnt &lt;= #1.0 ( 5'b0 );
57623      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
57624      <font color = "red">0/1     ==>  			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );</font>
                        MISSING_ELSE
57625                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
57626                   		.Dflt( 1'b0 )
57627                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
57628                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
57629                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
57630                   	,	.O( u_9790 )
57631                   	,	.Sel( CurState )
57632                   	);
57633                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57634      1/1          		if ( ! Sys_Clk_RstN )
57635      1/1          			First &lt;= #1.0 ( 1'b1 );
57636      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
57637      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
57638                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57639      1/1          		if ( ! Sys_Clk_RstN )
57640      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
57641      1/1          		else if ( TrCntInc | TrCntDec )
57642      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
57643                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
57644                   		.Clk( Sys_Clk )
57645                   	,	.Clk_ClkS( Sys_Clk_ClkS )
57646                   	,	.Clk_En( Sys_Clk_En )
57647                   	,	.Clk_EnS( Sys_Clk_EnS )
57648                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
57649                   	,	.Clk_RstN( Sys_Clk_RstN )
57650                   	,	.Clk_Tm( Sys_Clk_Tm )
57651                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
57652                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
57653                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
57654                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
57655                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
57656                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
57657                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
57658                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
57659                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
57660                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
57661                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
57662                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
57663                   	,	.CurState( u_bdb6 )
57664                   	,	.NextState( u_b9ec )
57665                   	);
57666                   	assign CurState = u_bdb6;
57667                   	assign Sm_IDLE = CurState == 3'b000;
57668                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
57669                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
57670                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
57671                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
57672                   	assign GenLcl_Req_FlowId = Sm_IDLE ? GenSlv_Req_FlowId : ( Sm_WAIT ? GenSlv_Req_FlowId : u_a764 );
57673                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
57674                   	assign upreStrm_StrmWidth = u_828c [11:8];
57675                   	assign StrmWidth = upreStrm_StrmWidth;
57676                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
57677                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
57678                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
57679                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
57680                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
57681                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
57682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57683      1/1          		if ( ! Sys_Clk_RstN )
57684      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
57685      1/1          		else if ( Sm_WAIT )
57686      <font color = "red">0/1     ==>  			u_9ac8 &lt;= #1.0 ( u_21f7 );</font>
                        MISSING_ELSE
57687                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57688      1/1          		if ( ! Sys_Clk_RstN )
57689      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
57690      1/1          		else if ( PreInfoEn )
57691      <font color = "red">0/1     ==>  			u_a402 &lt;= #1.0 ( AddrLsb );</font>
                        MISSING_ELSE
57692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57693      1/1          		if ( ! Sys_Clk_RstN )
57694      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
57695      1/1          		else if ( Sm_WAIT )
57696      <font color = "red">0/1     ==>  			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );</font>
                        MISSING_ELSE
57697                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57698      1/1          		if ( ! Sys_Clk_RstN )
57699      1/1          			u_a764 &lt;= #1.0 ( 3'b0 );
57700      1/1          		else if ( Sm_WAIT )
57701      <font color = "red">0/1     ==>  			u_a764 &lt;= #1.0 ( GenSlv_Req_FlowId );</font>
                        MISSING_ELSE
57702                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t7 ud( .I( StrmWidth ) , .O( u_4c36 ) );
57703                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57704      1/1          		if ( ! Sys_Clk_RstN )
57705      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
57706      1/1          		else if ( PreInfoEn )
57707      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( u_4c36 - 7'b0000001 );</font>
                        MISSING_ELSE
57708                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57709      1/1          		if ( ! Sys_Clk_RstN )
57710      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
57711      1/1          		else if ( Sm_WAIT )
57712      <font color = "red">0/1     ==>  			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );</font>
                        MISSING_ELSE
57713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57714      1/1          		if ( ! Sys_Clk_RstN )
57715      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
57716      1/1          		else if ( Sm_WAIT )
57717      <font color = "red">0/1     ==>  			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );</font>
                        MISSING_ELSE
57718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57719      1/1          		if ( ! Sys_Clk_RstN )
57720      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
57721      1/1          		else if ( Sm_WAIT )
57722      <font color = "red">0/1     ==>  			u_7aef &lt;= #1.0 ( GenSlv_Req_User );</font>
                        MISSING_ELSE
57723                   	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
57724                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
57725                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
57726                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
57727                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
57728                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
57729                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
57730                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
57731                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
57732                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
57733                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
57734                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
57735                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
57736                   	,	.GenLcl_Req_User( GenLcl_Req_User )
57737                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
57738                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
57739                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
57740                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
57741                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
57742                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
57743                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
57744                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
57745                   	,	.GenPrt_Req_Addr( u_Req_Addr )
57746                   	,	.GenPrt_Req_Be( u_Req_Be )
57747                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
57748                   	,	.GenPrt_Req_Data( u_Req_Data )
57749                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
57750                   	,	.GenPrt_Req_Last( u_Req_Last )
57751                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
57752                   	,	.GenPrt_Req_Lock( u_Req_Lock )
57753                   	,	.GenPrt_Req_Opc( u_Req_Opc )
57754                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
57755                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
57756                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
57757                   	,	.GenPrt_Req_User( u_Req_User )
57758                   	,	.GenPrt_Req_Vld( u_Req_Vld )
57759                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
57760                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
57761                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
57762                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
57763                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
57764                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
57765                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
57766                   	);
57767                   	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
57768                   		.GenLcl_Req_Addr( u_Req_Addr )
57769                   	,	.GenLcl_Req_Be( u_Req_Be )
57770                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
57771                   	,	.GenLcl_Req_Data( u_Req_Data )
57772                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
57773                   	,	.GenLcl_Req_Last( u_Req_Last )
57774                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
57775                   	,	.GenLcl_Req_Lock( u_Req_Lock )
57776                   	,	.GenLcl_Req_Opc( u_Req_Opc )
57777                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
57778                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
57779                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
57780                   	,	.GenLcl_Req_User( u_Req_User )
57781                   	,	.GenLcl_Req_Vld( u_Req_Vld )
57782                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
57783                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
57784                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
57785                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
57786                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
57787                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
57788                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
57789                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
57790                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
57791                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
57792                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
57793                   	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
57794                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
57795                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
57796                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
57797                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
57798                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
57799                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
57800                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
57801                   	,	.GenPrt_Req_User( GenMst_Req_User )
57802                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
57803                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
57804                   	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
57805                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
57806                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
57807                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
57808                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
57809                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
57810                   	,	.Sys_Clk( Sys_Clk )
57811                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
57812                   	,	.Sys_Clk_En( Sys_Clk_En )
57813                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
57814                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
57815                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
57816                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
57817                   	,	.Sys_Pwr_Idle( u_35_Idle )
57818                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
57819                   	);
57820                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
57821                   	assign GenSlv_Rsp_FlowId = GenLcl_Rsp_FlowId;
57822                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
57823                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
57824                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
57825      1/1          		if ( ! Sys_Clk_RstN )
57826      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
57827      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
57828      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
57829                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
57830                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
57831                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
57832                   	// synopsys translate_off
57833                   	// synthesis translate_off
57834                   	always @( posedge Sys_Clk )
57835      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57836      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
57837      <font color = "grey">unreachable  </font>				dontStop = 0;
57838      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57839      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57840      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
57841      <font color = "grey">unreachable  </font>					$stop;
57842                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57843                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57844                   	// synthesis translate_on
57845                   	// synopsys translate_on
57846                   	// synopsys translate_off
57847                   	// synthesis translate_off
57848                   	always @( posedge Sys_Clk )
57849      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57850      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
57851      <font color = "grey">unreachable  </font>				dontStop = 0;
57852      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57853      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57854      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
57855      <font color = "grey">unreachable  </font>					$stop;
57856                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57857                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2324.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>40</td><td>11</td><td>27.50</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>40</td><td>11</td><td>27.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57585
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 5'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57610
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((RspCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57623
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57624
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((ReqCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57668
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57668
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57670
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57670
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57672
 EXPRESSION (Sm_IDLE ? GenSlv_Req_FlowId : (Sm_WAIT ? GenSlv_Req_FlowId : u_a764))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57672
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_FlowId : u_a764)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57673
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57676
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57677
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57677
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57678
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57678
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57681
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57681
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57823
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57823
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2324.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">27</td>
<td class="rt">51.92 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">568</td>
<td class="rt">468</td>
<td class="rt">82.39 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">249</td>
<td class="rt">87.68 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">284</td>
<td class="rt">219</td>
<td class="rt">77.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">27</td>
<td class="rt">51.92 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">568</td>
<td class="rt">468</td>
<td class="rt">82.39 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">284</td>
<td class="rt">249</td>
<td class="rt">87.68 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">284</td>
<td class="rt">219</td>
<td class="rt">77.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[23:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_FlowId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_FlowId[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_FlowId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_FlowId[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[23:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_FlowId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_FlowId[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_FlowId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_FlowId[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2324.html" >rsnoc_z_H_R_G_Sc_U_U_dbc2c99f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">39</td>
<td class="rt">58.21 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57585</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57668</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57670</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57672</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57676</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57678</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57681</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">57823</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">57607</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">57621</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57634</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57639</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57688</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57693</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57698</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57714</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57825</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57585      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 5'b0;
           	                                <font color = "red">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57668      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        57668      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57670      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "red">-1-</font>                                <font color = "red">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "red">==></font>   
           	                                                                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57672      	assign GenLcl_Req_FlowId = Sm_IDLE ? GenSlv_Req_FlowId : ( Sm_WAIT ? GenSlv_Req_FlowId : u_a764 );
           	                                   <font color = "red">-1-</font>                             <font color = "red">-2-</font>   
           	                                   <font color = "green">==></font>                             <font color = "red">==></font>   
           	                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57673      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57676      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57677      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57678      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "red">-1-</font>                          <font color = "red">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "red">==></font>   
           	                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57681      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57823      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "red">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57607      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57608      			RspCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
57609      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "red">-2-</font>  
57610      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57621      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57622      			ReqCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
57623      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
57624      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57634      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57635      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
57636      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
57637      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57639      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57640      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
57641      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
57642      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57684      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
57685      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57686      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57688      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57689      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
57690      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
57691      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57694      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
57695      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57696      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57698      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57699      			u_a764 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
57700      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57701      			u_a764 <= #1.0 ( GenSlv_Req_FlowId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57704      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57705      			u_7c15 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
57706      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
57707      			u_7c15 <= #1.0 ( u_4c36 - 7'b0000001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57709      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57710      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
57711      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57712      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57715      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
57716      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57717      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57720      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
57721      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
57722      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57825      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
57826      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
57827      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
57828      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_206715">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_dbc2c99f">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
