// Seed: 1835551226
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_6(
      id_1, 1'b0
  );
  logic id_5;
  assign id_3 = 1'd0;
endmodule
