Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: FirFilter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FirFilter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FirFilter"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : FirFilter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v" into library work
Parsing module <Mac>.
Parsing module <Add24>.
Parsing module <FirFilter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FirFilter>.

Elaborating module <Add24>.
WARNING:HDLCompiler:1016 - "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v" Line 6: Port BCOUT is not connected to this instance

Elaborating module <Mac>.

Elaborating module <DSP48A1(A0REG=0,A1REG=0,B0REG=0,B1REG=0,CARRYINREG=0,CARRYINSEL="OPMODE5",CARRYOUTREG=0,CREG=0,DREG=0,MREG=0,OPMODEREG=0,PREG=1,RSTTYPE="SYNC")>.
WARNING:HDLCompiler:413 - "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v" Line 216: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FirFilter>.
    Related source file is "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v".
WARNING:Xst:2999 - Signal 'B', unconnected in block 'FirFilter', is tied to its initial value.
    Found 1024x16-bit dual-port RAM <Mram_X> for signal <X>.
    Found 512x18-bit single-port Read Only RAM <Mram_B> for signal <B>.
    Found 5-bit register for signal <s>.
    Found 16-bit register for signal <next_X1>.
    Found 16-bit register for signal <next_X0>.
    Found 18-bit register for signal <next_B>.
    Found 5-bit register for signal <xo>.
    Found 1-bit register for signal <delay2>.
    Found 1-bit register for signal <delay1>.
    Found 4-bit register for signal <t>.
    Found 5-bit subtractor for signal <PWR_1_o_GND_1_o_sub_1_OUT> created at line 191.
    Found 5-bit subtractor for signal <new_xo> created at line 213.
    Found 6-bit adder for signal <n0071> created at line 212.
    Found 5-bit adder for signal <n0073[4:0]> created at line 216.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FirFilter> synthesized.

Synthesizing Unit <Add24>.
    Related source file is "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v".
    Found 6-bit adder for signal <n0038> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Add24> synthesized.

Synthesizing Unit <Mac>.
    Related source file is "C:\NESBoy\verilog_files\fpganes-master\fpganes-master\src\dsp.v".
    Summary:
	no macro.
Unit <Mac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x16-bit dual-port RAM                             : 1
 512x18-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 6
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 2
 18-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
# Multiplexers                                         : 1
 2-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FirFilter>.
The following registers are absorbed into counter <t>: 1 register on signal <t>.
INFO:Xst:3226 - The RAM <Mram_X> will be implemented as a BLOCK RAM, absorbing the following register(s): <next_X1> <next_X0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <(outn,a3)>     |          |
    |     diA            | connected to signal <sample_in>     |          |
    |     doA            | connected to signal <next_X1>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <(outp,s)>      |          |
    |     doB            | connected to signal <next_X0>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_B> will be implemented as a BLOCK RAM, absorbing the following register(s): <next_B>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(t,s)>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <next_B>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FirFilter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x16-bit dual-port block RAM                       : 1
 512x18-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 5
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FirFilter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FirFilter, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FirFilter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 38
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 10
#      LUT5                        : 4
#      LUT6                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      FD                          : 7
#      FDE                         : 5
#      FDR                         : 4
# RAMS                             : 2
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 16
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of   4800     0%  
 Number of Slice LUTs:                   36  out of   2400     1%  
    Number used as Logic:                36  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     37
   Number with an unused Flip Flop:      21  out of     37    56%  
   Number with an unused LUT:             1  out of     37     2%  
   Number of fully used LUT-FF pairs:    15  out of     37    40%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     12    16%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.394ns (Maximum Frequency: 119.129MHz)
   Minimum input arrival time before clock: 2.101ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.394ns (frequency: 119.129MHz)
  Total number of paths / destination ports: 282 / 113
-------------------------------------------------------------------------
Delay:               8.394ns (Levels of Logic = 0)
  Source:            Mram_X (RAM)
  Destination:       mac/DSP48A1_inst (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mram_X to mac/DSP48A1_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA15    3   1.850   0.650  Mram_X (next_X1<15>)
     DSP48A1:D17               5.894          mac/DSP48A1_inst
    ----------------------------------------
    Total                      8.394ns (7.744ns logic, 0.650ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.101ns (Levels of Logic = 1)
  Source:            sample_in<15> (PAD)
  Destination:       Mram_X (RAM)
  Destination Clock: clk rising

  Data Path: sample_in<15> to Mram_X
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sample_in_15_IBUF (sample_in_15_IBUF)
     RAMB16BWER:DIA15          0.300          Mram_X
    ----------------------------------------
    Total                      2.101ns (1.522ns logic, 0.579ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            delay2 (FF)
  Destination:       sample_now (PAD)
  Source Clock:      clk rising

  Data Path: delay2 to sample_now
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  delay2 (delay2)
     INV:I->O              1   0.206   0.579  sample_now1_INV_0 (sample_now_OBUF)
     OBUF:I->O                 2.571          sample_now_OBUF (sample_now)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.394|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.11 secs
 
--> 

Total memory usage is 260404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

