# The-project-of-Verilog
Some design examples of Verilog about digital circuits
The design code of sync_fifo and testbench of modelsim
