// Seed: 3950129092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout supply1 id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_10 = 32'd85,
    parameter id_5  = 32'd57
) (
    input uwire id_0,
    inout supply0 _id_1,
    input supply0 id_2,
    output logic id_3,
    output supply0 id_4,
    input tri0 _id_5,
    output wor id_6,
    input tri0 id_7
);
  final begin : LABEL_0
    id_3 <= id_0;
  end
  wire id_9;
  assign id_3 = ~id_0 / -1'd0;
  localparam [1 'b0 : (  id_5  )] id_10 = -1;
  final $signed(id_10);
  ;
  wire id_11;
  logic [id_1 : -1 'd0] id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_9,
      id_9,
      id_12,
      id_11,
      id_9,
      id_13,
      id_11
  );
  integer ["" : -1] id_14;
  assign #id_15 id_13 = -1;
  wire [id_10 : -1] id_16, id_17;
  logic [1 : -1  ?  -1 : id_10] id_18;
  ;
  wire id_19;
endmodule
