$date
	Fri Aug 27 19:15:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_tb $end
$var wire 1 ! magnetron $end
$var reg 1 " clear $end
$var reg 1 # closed_door $end
$var reg 1 $ finished_time $end
$var reg 1 % start $end
$var reg 1 & stop $end
$scope module DUT $end
$var wire 1 " clear $end
$var wire 1 # closed_door $end
$var wire 1 $ finished_time $end
$var wire 1 ! magnetron $end
$var wire 1 % start $end
$var wire 1 & stop $end
$var wire 1 ' rs $end
$var wire 1 ( rr $end
$var wire 1 ) rq $end
$scope module latch $end
$var wire 1 ( r $end
$var wire 1 ' s $end
$var wire 1 ) q $end
$var reg 1 ) rq $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1$
1"
1&
1%
#40000
0$
#60000
0&
#90000
1&
0%
#100000
1!
1)
0(
1'
1#
#110000
0!
0)
1(
0'
0#
1$
#120000
1'
1#
#130000
0'
0#
0$
#140000
0(
1#
1%
#150000
1(
0#
1$
#160000
1#
#170000
0(
0$
#220000
1!
1)
1'
0%
#225000
0'
1%
#275000
0!
0)
1(
1$
#325000
0#
