
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000012    0.303780 v _214_/A (sg13g2_xnor2_1)
     1    0.002651    0.031995    0.066312    0.370092 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031995    0.000009    0.370101 v _300_/D (sg13g2_dfrbpq_1)
                                              0.370101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269419   clock uncertainty
                                  0.000000    0.269419   clock reconvergence pessimism
                                 -0.037651    0.231769   library hold time
                                              0.231769   data required time
---------------------------------------------------------------------------------------------
                                              0.231769   data required time
                                             -0.370101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138333   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000266    0.392099 v _192_/A (sg13g2_xnor2_1)
     1    0.001554    0.026415    0.054920    0.447019 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026415    0.000000    0.447019 v _294_/D (sg13g2_dfrbpq_1)
                                              0.447019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269423   clock uncertainty
                                  0.000000    0.269423   clock reconvergence pessimism
                                 -0.035882    0.233540   library hold time
                                              0.233540   data required time
---------------------------------------------------------------------------------------------
                                              0.233540   data required time
                                             -0.447019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213479   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012369    0.060794    0.191351    0.310783 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060794    0.000005    0.310788 ^ fanout76/A (sg13g2_buf_8)
     8    0.039697    0.033644    0.091489    0.402277 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033645    0.000286    0.402562 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036607    0.044101    0.446663 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036607    0.000058    0.446721 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.039112    0.230319   library hold time
                                              0.230319   data required time
---------------------------------------------------------------------------------------------
                                              0.230319   data required time
                                             -0.446721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216402   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000043    0.375692 v _210_/B (sg13g2_xnor2_1)
     1    0.005543    0.046575    0.063629    0.439321 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046575    0.000009    0.439330 v _211_/B (sg13g2_xnor2_1)
     1    0.001845    0.027442    0.054719    0.494049 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027442    0.000002    0.494052 v _299_/D (sg13g2_dfrbpq_1)
                                              0.494052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269155   clock uncertainty
                                  0.000000    0.269155   clock reconvergence pessimism
                                 -0.036273    0.232882   library hold time
                                              0.232882   data required time
---------------------------------------------------------------------------------------------
                                              0.232882   data required time
                                             -0.494052   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261170   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000479    0.389130 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004401    0.048034    0.094414    0.483543 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048034    0.000020    0.483563 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.018499    0.030082    0.513646 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018499    0.000004    0.513649 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.033373    0.236058   library hold time
                                              0.236058   data required time
---------------------------------------------------------------------------------------------
                                              0.236058   data required time
                                             -0.513649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277591   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032214    0.000066    0.382560 v _195_/A (sg13g2_xor2_1)
     2    0.008814    0.044447    0.082868    0.465428 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044447    0.000008    0.465436 v _196_/B (sg13g2_xor2_1)
     1    0.002090    0.025431    0.053607    0.519043 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025431    0.000004    0.519048 v _295_/D (sg13g2_dfrbpq_1)
                                              0.519048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269428   clock uncertainty
                                  0.000000    0.269428   clock reconvergence pessimism
                                 -0.035570    0.233858   library hold time
                                              0.233858   data required time
---------------------------------------------------------------------------------------------
                                              0.233858   data required time
                                             -0.519048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285190   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000012    0.303779 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086742    0.140955    0.444734 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086742    0.000165    0.444899 v sign (out)
                                              0.444899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294899   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028705    0.000238    0.388889 v _202_/B (sg13g2_xor2_1)
     2    0.010608    0.048125    0.084325    0.473214 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048125    0.000030    0.473245 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024409    0.058538    0.531783 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024409    0.000002    0.531784 v _297_/D (sg13g2_dfrbpq_1)
                                              0.531784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269163   clock uncertainty
                                  0.000000    0.269163   clock reconvergence pessimism
                                 -0.035312    0.233852   library hold time
                                              0.233852   data required time
---------------------------------------------------------------------------------------------
                                              0.233852   data required time
                                             -0.531784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297933   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025470    0.051098    0.106044    0.407252 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051098    0.000110    0.407362 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.065994    0.087311    0.494672 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065994    0.000014    0.494687 v _200_/B (sg13g2_xor2_1)
     1    0.002307    0.025654    0.062883    0.557569 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025654    0.000006    0.557576 v _296_/D (sg13g2_dfrbpq_1)
                                              0.557576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000053    0.119187 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269187   clock uncertainty
                                  0.000000    0.269187   clock reconvergence pessimism
                                 -0.035706    0.233480   library hold time
                                              0.233480   data required time
---------------------------------------------------------------------------------------------
                                              0.233480   data required time
                                             -0.557576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324095   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025470    0.051098    0.106044    0.407252 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051098    0.000217    0.407469 v _206_/B (sg13g2_xnor2_1)
     2    0.010439    0.072881    0.094507    0.501976 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.072881    0.000032    0.502008 v _208_/A (sg13g2_xor2_1)
     1    0.002025    0.025168    0.069069    0.571077 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025168    0.000004    0.571081 v _298_/D (sg13g2_dfrbpq_1)
                                              0.571081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269151   clock uncertainty
                                  0.000000    0.269151   clock reconvergence pessimism
                                 -0.035552    0.233599   library hold time
                                              0.233599   data required time
---------------------------------------------------------------------------------------------
                                              0.233599   data required time
                                             -0.571081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337482   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000002    0.303770 v _127_/A (sg13g2_inv_1)
     1    0.006883    0.039884    0.046820    0.350590 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039884    0.000072    0.350662 ^ output3/A (sg13g2_buf_2)
     1    0.051206    0.110838    0.142741    0.493403 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110838    0.000224    0.493627 ^ signB (out)
                                              0.493627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343627   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000364    0.395352 ^ _275_/A (sg13g2_nor2_1)
     1    0.004151    0.024335    0.050601    0.445954 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024335    0.000019    0.445973 v output30/A (sg13g2_buf_2)
     1    0.052908    0.089699    0.131848    0.577821 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089701    0.000529    0.578350 v sine_out[3] (out)
                                              0.578350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.578350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428350   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000358    0.395347 ^ _212_/A (sg13g2_nor2_1)
     2    0.008054    0.035416    0.061786    0.457133 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035416    0.000010    0.457143 v output26/A (sg13g2_buf_2)
     1    0.053299    0.090373    0.137581    0.594724 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090376    0.000601    0.595325 v sine_out[2] (out)
                                              0.595325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.595325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445325   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000447    0.388842 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003510    0.023153    0.088101    0.476943 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023153    0.000010    0.476954 v output12/A (sg13g2_buf_2)
     1    0.051778    0.087956    0.130147    0.607100 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087956    0.000319    0.607420 v sine_out[17] (out)
                                              0.607420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.607420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457420   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000204    0.454102 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.020126    0.030583    0.484685 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020126    0.000011    0.484696 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088136    0.128817    0.613513 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088136    0.000345    0.613858 v sine_out[20] (out)
                                              0.613858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.613858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000253    0.454151 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003688    0.020568    0.030988    0.485140 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020568    0.000012    0.485152 v output11/A (sg13g2_buf_2)
     1    0.051809    0.087986    0.128932    0.614083 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087986    0.000325    0.614409 v sine_out[16] (out)
                                              0.614409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464409   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028148    0.000137    0.454035 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005330    0.025058    0.035018    0.489054 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025058    0.000040    0.489094 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088036    0.131108    0.620202 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088036    0.000328    0.620529 v sine_out[18] (out)
                                              0.620529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470529   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000216    0.454114 ^ _167_/A (sg13g2_nor2_1)
     1    0.004162    0.025030    0.035981    0.490095 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025030    0.000019    0.490114 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088417    0.131340    0.621454 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088417    0.000377    0.621831 v sine_out[23] (out)
                                              0.621831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.621831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471831   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000266    0.454164 ^ _160_/A (sg13g2_nor2_1)
     1    0.005297    0.027598    0.038712    0.492875 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027598    0.000039    0.492914 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088168    0.132406    0.625321 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088168    0.000342    0.625663 v sine_out[19] (out)
                                              0.625663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475663   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028635    0.000132    0.454411 ^ _281_/A (sg13g2_nor2_1)
     1    0.006671    0.030876    0.042211    0.496622 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.030876    0.000070    0.496692 v output35/A (sg13g2_buf_2)
     1    0.051939    0.088257    0.134029    0.630721 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088258    0.000351    0.631072 v sine_out[8] (out)
                                              0.631072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.631072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000433    0.454712 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003717    0.037849    0.049025    0.503738 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037849    0.000013    0.503751 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091683    0.139597    0.643347 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091688    0.000763    0.644110 v sine_out[1] (out)
                                              0.644110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494110   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000071    0.445109 v _169_/A (sg13g2_nand2_1)
     1    0.004463    0.032296    0.040553    0.485662 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032296    0.000019    0.485682 ^ _170_/B (sg13g2_nand2_1)
     1    0.003160    0.031661    0.048571    0.534252 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031661    0.000006    0.534258 v output20/A (sg13g2_buf_2)
     1    0.052120    0.088540    0.134591    0.668849 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088541    0.000382    0.669231 v sine_out[24] (out)
                                              0.669231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519231   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000255    0.390187 ^ fanout71/A (sg13g2_buf_8)
     8    0.028674    0.027781    0.075631    0.465818 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027781    0.000110    0.465928 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003897    0.042878    0.061920    0.527848 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042878    0.000016    0.527864 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091098    0.141603    0.669468 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091102    0.000702    0.670170 v sine_out[31] (out)
                                              0.670170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520170   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032219    0.000374    0.382868 v _215_/C (sg13g2_nand3_1)
     2    0.008775    0.048638    0.059880    0.442748 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.048638    0.000035    0.442783 ^ _284_/B (sg13g2_and2_1)
     1    0.004541    0.032051    0.093693    0.536476 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032051    0.000026    0.536502 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112325    0.139833    0.676335 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112325    0.000354    0.676689 ^ sine_out[12] (out)
                                              0.676689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526689   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000448    0.388843 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008185    0.045421    0.097094    0.485937 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045421    0.000042    0.485979 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.032931    0.056227    0.542206 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032931    0.000005    0.542210 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090091    0.136206    0.678416 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090093    0.000573    0.678989 v sine_out[27] (out)
                                              0.678989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.678989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528989   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074472    0.000460    0.388855 ^ fanout67/A (sg13g2_buf_8)
     8    0.032115    0.030942    0.095216    0.484071 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030948    0.000046    0.484117 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003074    0.039460    0.059517    0.543633 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039460    0.000005    0.543638 v output29/A (sg13g2_buf_2)
     1    0.054079    0.091599    0.140298    0.683936 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091604    0.000768    0.684704 v sine_out[32] (out)
                                              0.684704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534704   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000061    0.375710 v _239_/A (sg13g2_and3_1)
     1    0.005294    0.027057    0.074474    0.450184 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027057    0.000035    0.450220 v _256_/A2 (sg13g2_a22oi_1)
     1    0.003614    0.056982    0.079955    0.530175 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056982    0.000011    0.530186 ^ output4/A (sg13g2_buf_2)
     1    0.054300    0.117173    0.155137    0.685323 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117177    0.000819    0.686141 ^ sine_out[0] (out)
                                              0.686141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536141   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000435    0.388830 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003731    0.021371    0.073043    0.461873 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021371    0.000010    0.461883 v _179_/B (sg13g2_nand2_1)
     2    0.006531    0.040142    0.043290    0.505173 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040142    0.000009    0.505181 ^ _180_/B (sg13g2_nand2_1)
     1    0.004335    0.037513    0.056224    0.561405 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037513    0.000023    0.561428 v output24/A (sg13g2_buf_2)
     1    0.053168    0.090189    0.138458    0.699886 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090191    0.000582    0.700468 v sine_out[28] (out)
                                              0.700468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550468   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000276    0.392109 v _128_/A (sg13g2_inv_2)
     5    0.019281    0.046649    0.048103    0.440212 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046650    0.000149    0.440361 ^ _138_/A (sg13g2_nor2_1)
     2    0.007304    0.036988    0.051143    0.491504 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036988    0.000025    0.491529 v _279_/B (sg13g2_nor2_1)
     1    0.003937    0.052750    0.058582    0.550111 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.052750    0.000016    0.550127 ^ output34/A (sg13g2_buf_2)
     1    0.052329    0.113161    0.150535    0.700662 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.113161    0.000429    0.701091 ^ sine_out[7] (out)
                                              0.701091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551091   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000033    0.527056 ^ _277_/B (sg13g2_nor2_1)
     1    0.003822    0.027884    0.046991    0.574047 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027884    0.000015    0.574062 v output32/A (sg13g2_buf_2)
     1    0.052913    0.089731    0.133560    0.707622 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089733    0.000535    0.708157 v sine_out[5] (out)
                                              0.708157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558157   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000044    0.445082 v _144_/A (sg13g2_nand2_1)
     2    0.007423    0.043067    0.049958    0.495040 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.043067    0.000024    0.495064 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.052391    0.069239    0.564303 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052391    0.000080    0.564383 v output9/A (sg13g2_buf_2)
     1    0.051864    0.088291    0.144326    0.708708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088291    0.000336    0.709045 v sine_out[14] (out)
                                              0.709045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.709045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559045   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000276    0.392109 v _128_/A (sg13g2_inv_2)
     5    0.019281    0.046649    0.048103    0.440212 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046650    0.000149    0.440361 ^ _138_/A (sg13g2_nor2_1)
     2    0.007304    0.036988    0.051143    0.491504 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036988    0.000014    0.491518 v _139_/A2 (sg13g2_a21oi_1)
     1    0.003335    0.048269    0.075419    0.566936 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048269    0.000007    0.566944 ^ output8/A (sg13g2_buf_2)
     1    0.051939    0.112353    0.147826    0.714770 ^ output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.112353    0.000351    0.715121 ^ sine_out[13] (out)
                                              0.715121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565121   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000010    0.527034 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.027444    0.075526    0.602560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027444    0.000007    0.602566 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088319    0.132430    0.734997 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088319    0.000362    0.735359 v sine_out[22] (out)
                                              0.735359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585359   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028148    0.000091    0.453989 ^ fanout56/A (sg13g2_buf_2)
     8    0.030556    0.071380    0.105922    0.559911 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071380    0.000061    0.559972 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.028275    0.043934    0.603905 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028275    0.000011    0.603916 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088258    0.132788    0.736704 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088258    0.000353    0.737057 v sine_out[21] (out)
                                              0.737057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587057   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000192    0.454090 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040511    0.093051    0.547140 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040511    0.000012    0.547153 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003322    0.028413    0.057874    0.605027 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028413    0.000008    0.605034 v output27/A (sg13g2_buf_2)
     1    0.053515    0.090660    0.134415    0.739449 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090663    0.000652    0.740101 v sine_out[30] (out)
                                              0.740101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590101   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000025    0.527048 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.034552    0.078677    0.605725 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.034552    0.000016    0.605741 v output6/A (sg13g2_buf_2)
     1    0.052025    0.088416    0.135887    0.741628 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088416    0.000368    0.741996 v sine_out[11] (out)
                                              0.741996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591996   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000489    0.454768 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043257    0.050593    0.505361 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043257    0.000114    0.505475 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052725    0.558200 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000120    0.558320 ^ _276_/A (sg13g2_nor2_1)
     1    0.005900    0.033357    0.047857    0.606177 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033357    0.000051    0.606228 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089483    0.136014    0.742242 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089485    0.000497    0.742739 v sine_out[4] (out)
                                              0.742739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592739   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000042    0.375691 v fanout57/A (sg13g2_buf_8)
     8    0.029773    0.026218    0.076543    0.452234 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026222    0.000089    0.452324 v fanout56/A (sg13g2_buf_2)
     8    0.029654    0.057129    0.103080    0.555403 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057129    0.000121    0.555524 v _172_/A (sg13g2_nand2_1)
     1    0.004683    0.035200    0.045382    0.600906 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035200    0.000027    0.600934 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113543    0.142144    0.743078 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113543    0.000472    0.743550 ^ sine_out[25] (out)
                                              0.743550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593550   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000489    0.454768 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043257    0.050593    0.505361 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043257    0.000114    0.505475 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052725    0.558200 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000122    0.558322 ^ _278_/A (sg13g2_nor2_1)
     1    0.006316    0.034466    0.048952    0.607274 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034466    0.000062    0.607335 v output33/A (sg13g2_buf_2)
     1    0.052372    0.088948    0.136189    0.743524 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088949    0.000437    0.743962 v sine_out[6] (out)
                                              0.743962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000192    0.454090 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040511    0.093051    0.547140 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040511    0.000017    0.547158 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003742    0.029483    0.063675    0.610833 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029483    0.000013    0.610846 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090466    0.134806    0.745652 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090469    0.000619    0.746271 v sine_out[29] (out)
                                              0.746271   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596271   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000053    0.119187 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011948    0.044990    0.182822    0.302009 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.044990    0.000040    0.302049 v fanout70/A (sg13g2_buf_1)
     4    0.017783    0.063467    0.105460    0.407509 v fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.063467    0.000085    0.407594 v _173_/B1 (sg13g2_o21ai_1)
     2    0.009822    0.064070    0.074888    0.482482 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.064070    0.000068    0.482550 ^ _174_/B (sg13g2_nand2_1)
     1    0.003944    0.038245    0.062591    0.545141 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.038245    0.000013    0.545155 v _175_/B (sg13g2_nand2_1)
     1    0.007628    0.045916    0.053106    0.598260 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.045916    0.000091    0.598352 ^ output22/A (sg13g2_buf_2)
     1    0.052684    0.113858    0.147615    0.745966 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113859    0.000495    0.746461 ^ sine_out[26] (out)
                                              0.746461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596461   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074470    0.000304    0.388699 ^ fanout66/A (sg13g2_buf_8)
     8    0.038889    0.033865    0.097824    0.486522 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033867    0.000418    0.486941 ^ fanout64/A (sg13g2_buf_8)
     8    0.033049    0.029580    0.075806    0.562747 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029580    0.000056    0.562803 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002953    0.032721    0.052015    0.614817 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032721    0.000004    0.614821 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088681    0.135187    0.750009 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088681    0.000400    0.750408 v sine_out[10] (out)
                                              0.750408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000470    0.454749 ^ _143_/A (sg13g2_nor2_1)
     2    0.008018    0.035725    0.045465    0.500214 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035725    0.000048    0.500261 v _147_/A (sg13g2_nand2_1)
     2    0.007660    0.042438    0.047802    0.548064 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042438    0.000021    0.548085 ^ _149_/B (sg13g2_nand2_1)
     1    0.007264    0.053106    0.069642    0.617727 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000083    0.617810 v output10/A (sg13g2_buf_2)
     1    0.051821    0.088230    0.144627    0.762437 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088230    0.000328    0.762765 v sine_out[15] (out)
                                              0.762765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.762765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612765   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000471    0.454750 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121750    0.576500 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000090    0.576591 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004331    0.035635    0.055196    0.631786 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035635    0.000023    0.631809 v output36/A (sg13g2_buf_2)
     1    0.051895    0.088223    0.136280    0.768089 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088223    0.000343    0.768432 v sine_out[9] (out)
                                              0.768432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618432   slack (MET)



