#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 24 15:12:37 2020
# Process ID: 19156
# Current directory: C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1
# Command line: vivado.exe -log testcase5_top_DACandMAV.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source testcase5_top_DACandMAV.tcl -notrace
# Log file: C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV.vdi
# Journal file: C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source testcase5_top_DACandMAV.tcl -notrace
Command: link_design -top testcase5_top_DACandMAV -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_core_inst/inst'
Finished Parsing XDC File [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_core_inst/inst'
Parsing XDC File [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_core_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1747.438 ; gain = 679.578
Finished Parsing XDC File [c:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_core_inst/inst'
Parsing XDC File [C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/constrs_testcase5/new/tc5_top.xdc]
Finished Parsing XDC File [C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.srcs/constrs_testcase5/new/tc5_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1747.438 ; gain = 699.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1747.438 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1da1ad0b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1766.867 ; gain = 19.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153faf0b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153faf0b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17b55f7a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17b55f7a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17b55f7a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b55f7a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1959.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 240bbf046

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1959.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 240bbf046

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1959.648 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 240bbf046

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.648 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.648 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 240bbf046

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1959.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file testcase5_top_DACandMAV_drc_opted.rpt -pb testcase5_top_DACandMAV_drc_opted.pb -rpx testcase5_top_DACandMAV_drc_opted.rpx
Command: report_drc -file testcase5_top_DACandMAV_drc_opted.rpt -pb testcase5_top_DACandMAV_drc_opted.pb -rpx testcase5_top_DACandMAV_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.648 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1790a952e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1959.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.648 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12741250d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.477 ; gain = 0.828

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cf1a5393

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cf1a5393

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668
Phase 1 Placer Initialization | Checksum: 1cf1a5393

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2074e6c3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.316 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2445160fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668
Phase 2.2 Global Placement Core | Checksum: 22a55fc09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668
Phase 2 Global Placement | Checksum: 22a55fc09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1df8de98f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ec29caa2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2f9b898

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 199d8cb48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d3d1342f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22116a4c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 211f67176

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.316 ; gain = 18.668
Phase 3 Detail Placement | Checksum: 211f67176

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.316 ; gain = 18.668

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 262d898f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.230 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25b54f93c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2042.711 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 283ab3a8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2042.711 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 262d898f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.230. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e3f55557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063
Phase 4.1 Post Commit Optimization | Checksum: 1e3f55557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e3f55557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e3f55557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.711 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 145692b5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145692b5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063
Ending Placer Task | Checksum: 11d6db576

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.711 ; gain = 83.063
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2042.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file testcase5_top_DACandMAV_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2042.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file testcase5_top_DACandMAV_utilization_placed.rpt -pb testcase5_top_DACandMAV_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file testcase5_top_DACandMAV_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2042.711 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cf34face ConstDB: 0 ShapeSum: 4e38baa8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 700f843a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2371.117 ; gain = 328.406
Post Restoration Checksum: NetGraph: 3d730749 NumContArr: 329c7cf1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 700f843a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2390.813 ; gain = 348.102

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 700f843a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2405.461 ; gain = 362.750

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 700f843a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2405.461 ; gain = 362.750
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 169ff1d15

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2502.438 ; gain = 459.727
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.186  | TNS=0.000  | WHS=-0.116 | THS=-3.737 |

Phase 2 Router Initialization | Checksum: 1653185e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2502.438 ; gain = 459.727

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.33137e-05 %
  Global Horizontal Routing Utilization  = 9.69314e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 96
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 91
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cabc3540

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27e888a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727
Phase 4 Rip-up And Reroute | Checksum: 27e888a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27e888a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27e888a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727
Phase 5 Delay and Skew Optimization | Checksum: 27e888a6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 273323417

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.302  | TNS=0.000  | WHS=0.125  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 273323417

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727
Phase 6 Post Hold Fix | Checksum: 273323417

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0126398 %
  Global Horizontal Routing Utilization  = 0.00829456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b48785b7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b48785b7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 231dc04ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.302  | TNS=0.000  | WHS=0.125  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 231dc04ba

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2502.438 ; gain = 459.727

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2502.438 ; gain = 459.727
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2502.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file testcase5_top_DACandMAV_drc_routed.rpt -pb testcase5_top_DACandMAV_drc_routed.pb -rpx testcase5_top_DACandMAV_drc_routed.rpx
Command: report_drc -file testcase5_top_DACandMAV_drc_routed.rpt -pb testcase5_top_DACandMAV_drc_routed.pb -rpx testcase5_top_DACandMAV_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file testcase5_top_DACandMAV_methodology_drc_routed.rpt -pb testcase5_top_DACandMAV_methodology_drc_routed.pb -rpx testcase5_top_DACandMAV_methodology_drc_routed.rpx
Command: report_methodology -file testcase5_top_DACandMAV_methodology_drc_routed.rpt -pb testcase5_top_DACandMAV_methodology_drc_routed.pb -rpx testcase5_top_DACandMAV_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ECE-IT-Admin/Box/Shanshan_Xie/Research_work/1_2019_CiM/Testing/Cifar10_FPGA_Measurement/2020_CiM_test_ver2/2020_CiM_test_ver2.runs/impl_1/testcase5_top_DACandMAV_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file testcase5_top_DACandMAV_power_routed.rpt -pb testcase5_top_DACandMAV_power_summary_routed.pb -rpx testcase5_top_DACandMAV_power_routed.rpx
Command: report_power -file testcase5_top_DACandMAV_power_routed.rpt -pb testcase5_top_DACandMAV_power_summary_routed.pb -rpx testcase5_top_DACandMAV_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file testcase5_top_DACandMAV_route_status.rpt -pb testcase5_top_DACandMAV_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file testcase5_top_DACandMAV_timing_summary_routed.rpt -pb testcase5_top_DACandMAV_timing_summary_routed.pb -rpx testcase5_top_DACandMAV_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file testcase5_top_DACandMAV_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file testcase5_top_DACandMAV_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file testcase5_top_DACandMAV_bus_skew_routed.rpt -pb testcase5_top_DACandMAV_bus_skew_routed.pb -rpx testcase5_top_DACandMAV_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 15:13:48 2020...
