library verilog;
use verilog.vl_types.all;
entity operation3 is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        input_tp        : in     vl_logic;
        op2_input_STB   : in     vl_logic;
        op2_BUSY        : in     vl_logic;
        output_x        : out    vl_logic_vector(31 downto 0);
        op2_output_STB  : out    vl_logic;
        output_module_BUSY: in     vl_logic
    );
end operation3;
