strict digraph "compose( ,  )" {
	node [label="\N"];
	"48:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f02a013e510>",
		clk_sens=True,
		fillcolor=gold,
		label="48:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_ena', 'mem', 'r_addr', 'w_data', 'w_ena']"];
	"48:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f02a048bad0>",
		fillcolor=turquoise,
		label="48:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"48:AL" -> "48:BL"	 [cond="[]",
		lineno=None];
	"49:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f02a013e690>",
		fillcolor=springgreen,
		label="49:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"49:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a04df850>",
		fillcolor=firebrick,
		label="49:NS
mem[w_addr] <= w_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a04df850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"49:IF" -> "49:NS"	 [cond="['w_ena']",
		label=w_ena,
		lineno=49];
	"Leaf_48:AL"	 [def_var="['mem', 'r_data']",
		label="Leaf_48:AL"];
	"49:NS" -> "Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"50:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f02a2591f50>",
		fillcolor=springgreen,
		label="50:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"50:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a041ea10>",
		fillcolor=firebrick,
		label="50:NS
r_data <= mem[r_addr];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a041ea10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"50:IF" -> "50:NS"	 [cond="['r_ena']",
		label=r_ena,
		lineno=50];
	"48:BL" -> "49:IF"	 [cond="[]",
		lineno=None];
	"48:BL" -> "50:IF"	 [cond="[]",
		lineno=None];
	"Leaf_48:AL" -> "48:AL";
	"50:NS" -> "Leaf_48:AL"	 [cond="[]",
		lineno=None];
}
