/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [33:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_44z;
  wire [13:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  reg [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_87z;
  reg [2:0] celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [27:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[68] ? in_data[87] : in_data[13];
  assign celloutsig_1_19z = celloutsig_1_8z[2] ? celloutsig_1_0z[0] : celloutsig_1_14z[0];
  assign celloutsig_0_21z = celloutsig_0_7z[1] ? celloutsig_0_8z : in_data[94];
  assign celloutsig_1_6z = ~celloutsig_1_0z[4];
  assign celloutsig_1_13z = ~celloutsig_1_3z[2];
  assign celloutsig_0_4z = ~((celloutsig_0_0z | in_data[2]) & (celloutsig_0_3z[5] | celloutsig_0_2z[2]));
  assign celloutsig_0_23z = ~((celloutsig_0_1z[1] | celloutsig_0_18z[16]) & (celloutsig_0_11z[7] | celloutsig_0_15z[30]));
  assign celloutsig_0_47z = { celloutsig_0_33z[4:1], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_4z } + { celloutsig_0_32z[12], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_87z = { celloutsig_0_44z[1], celloutsig_0_32z } + in_data[46:31];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z } + { celloutsig_0_3z[3:1], celloutsig_0_8z, celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = in_data[87:65] + { celloutsig_0_3z[10:0], celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_11z[16], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_12z, celloutsig_0_13z } + { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_5z[2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_19z } + { celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[186:181] & in_data[104:99];
  assign celloutsig_1_11z = { celloutsig_1_4z[17:13], celloutsig_1_1z, celloutsig_1_8z } & { celloutsig_1_2z[11:8], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_17z[6:3], celloutsig_1_13z } & in_data[143:139];
  assign celloutsig_0_26z = { celloutsig_0_24z[2], celloutsig_0_6z, celloutsig_0_23z } & celloutsig_0_25z[6:4];
  assign celloutsig_0_28z = { celloutsig_0_10z[6], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_16z } & { celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_20z[8:2] || { celloutsig_0_11z[9:4], celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_10z[11:4], celloutsig_0_4z } || celloutsig_0_15z[21:13];
  assign celloutsig_1_14z = celloutsig_1_11z[5] ? in_data[186:164] : { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z[12:6], 1'h0, celloutsig_1_11z[4:0] };
  assign celloutsig_0_18z = celloutsig_0_17z ? { celloutsig_0_11z[13:7], celloutsig_0_5z, celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_8z } : { celloutsig_0_7z[5:1], celloutsig_0_1z[3:1], celloutsig_0_1z[1], 1'h0, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_9z = in_data[175:169] != { celloutsig_1_2z[7:5], celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_2z[6:2], celloutsig_0_0z, celloutsig_0_0z } !== in_data[75:69];
  assign celloutsig_0_9z = celloutsig_0_7z[4:2] !== in_data[53:51];
  assign celloutsig_0_32z = { celloutsig_0_20z[7:1], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_19z } | { in_data[14:5], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[68:58], celloutsig_0_0z } | { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_1z[3:1], celloutsig_0_1z[1] };
  assign celloutsig_0_44z = { celloutsig_0_3z[5:1], celloutsig_0_29z } | { celloutsig_0_7z[7:6], celloutsig_0_19z };
  assign celloutsig_1_3z = celloutsig_1_2z[16:13] | celloutsig_1_1z;
  assign celloutsig_1_10z = in_data[119:116] | celloutsig_1_2z[21:18];
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_4z[7:2], celloutsig_1_9z };
  assign celloutsig_1_17z = { celloutsig_1_2z[25:2], celloutsig_1_10z } | { in_data[132:112], celloutsig_1_16z };
  assign celloutsig_0_20z = { celloutsig_0_11z[5:3], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_19z } | celloutsig_0_5z[9:1];
  assign celloutsig_0_2z = in_data[57:51] | in_data[66:60];
  assign celloutsig_0_8z = ^ { celloutsig_0_1z[1], celloutsig_0_2z };
  assign celloutsig_0_13z = ^ celloutsig_0_11z[13:10];
  assign celloutsig_0_16z = ^ { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_17z = ^ { celloutsig_0_7z[7:4], celloutsig_0_16z };
  assign celloutsig_0_48z = { celloutsig_0_18z[7:2], celloutsig_0_29z } << { celloutsig_0_47z[11:9], celloutsig_0_19z };
  assign celloutsig_0_7z = celloutsig_0_5z[10:3] << celloutsig_0_5z[9:2];
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] << celloutsig_1_0z[3:0];
  assign celloutsig_1_4z = { in_data[150:128], celloutsig_1_1z } << in_data[179:153];
  assign celloutsig_0_33z = { celloutsig_0_2z[0], celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_23z } >> { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_4z[19:17] >> in_data[171:169];
  assign celloutsig_0_19z = { celloutsig_0_18z[19], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z } >> celloutsig_0_15z[4:1];
  assign celloutsig_1_2z = in_data[166:141] ~^ { in_data[187:166], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_1z[2], celloutsig_0_13z, celloutsig_0_8z } ~^ celloutsig_0_7z[7:5];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_5z = { celloutsig_0_3z[6:2], celloutsig_0_0z, celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_88z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_88z = celloutsig_0_48z[2:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_8z = celloutsig_1_2z[22:19];
  assign celloutsig_0_12z = ~((celloutsig_0_10z[10] & celloutsig_0_8z) | (celloutsig_0_5z[4] & celloutsig_0_3z[3]));
  assign celloutsig_0_14z = ~((in_data[62] & celloutsig_0_2z[1]) | (celloutsig_0_10z[5] & celloutsig_0_13z));
  assign celloutsig_0_1z[3:1] = { in_data[75:74], celloutsig_0_0z } | { in_data[83:82], celloutsig_0_0z };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { out_data[132:128], out_data[96], out_data[47:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
