<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-stxx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-stxx-defs.h</h1><a href="cvmx-stxx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-stxx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon stxx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_STXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_STXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#afcc8733b957e6e887c009c2d854984af" title="cvmx-stxx-defs.h">CVMX_STXX_ARB_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_ARB_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000608ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-stxx-defs_8h.html#afcc8733b957e6e887c009c2d854984af">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_ARB_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000608ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a3caad2e0c5811539c36a13284ed91a6f">CVMX_STXX_BCKPRS_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_BCKPRS_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000688ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-stxx-defs_8h.html#a3caad2e0c5811539c36a13284ed91a6f">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_BCKPRS_CNT(offset) (CVMX_ADD_IO_SEG(0x0001180090000688ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ac7037792adcc0526d2fb49c2cbbc24b8">CVMX_STXX_COM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00085"></a>00085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_COM_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00086"></a>00086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000600ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="cvmx-stxx-defs_8h.html#ac7037792adcc0526d2fb49c2cbbc24b8">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_COM_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000600ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a742d378f24b896a2a6070386b6278ebe">CVMX_STXX_DIP_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="keywordflow">if</span> (!(
<a name="l00095"></a>00095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_DIP_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000690ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-stxx-defs_8h.html#a742d378f24b896a2a6070386b6278ebe">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_DIP_CNT(offset) (CVMX_ADD_IO_SEG(0x0001180090000690ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a7f1ca3908fbb81946750c9eff59645e8">CVMX_STXX_IGN_CAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_IGN_CAL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000610ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-stxx-defs_8h.html#a7f1ca3908fbb81946750c9eff59645e8">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_IGN_CAL(offset) (CVMX_ADD_IO_SEG(0x0001180090000610ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a3877447668e423352a79e0985717b60e">CVMX_STXX_INT_MSK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_INT_MSK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800900006A0ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-stxx-defs_8h.html#a3877447668e423352a79e0985717b60e">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_INT_MSK(offset) (CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ae417c1b4a6df18ae76feabd04bf5869b">CVMX_STXX_INT_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">if</span> (!(
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_INT_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000698ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-stxx-defs_8h.html#ae417c1b4a6df18ae76feabd04bf5869b">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a8c7d5dd4c794fa002a61b44c0a249978">CVMX_STXX_INT_SYNC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_INT_SYNC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800900006A8ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-stxx-defs_8h.html#a8c7d5dd4c794fa002a61b44c0a249978">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_INT_SYNC(offset) (CVMX_ADD_IO_SEG(0x00011800900006A8ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#aa9cbbf46b99ce9a1bfd1b214cd0437d1">CVMX_STXX_MIN_BST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00157"></a>00157         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_MIN_BST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00158"></a>00158     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000618ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 <span class="preprocessor">#else</span>
<a name="l00161"></a><a class="code" href="cvmx-stxx-defs_8h.html#aa9cbbf46b99ce9a1bfd1b214cd0437d1">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_MIN_BST(offset) (CVMX_ADD_IO_SEG(0x0001180090000618ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ad631fd0ff24b8795b5bfb8c6cec59b4d">CVMX_STXX_SPI4_CALX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="keywordflow">if</span> (!(
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00169"></a>00169         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_SPI4_CALX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000400ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x1000000ull) * 8;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#else</span>
<a name="l00173"></a><a class="code" href="cvmx-stxx-defs_8h.html#ad631fd0ff24b8795b5bfb8c6cec59b4d">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000400ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x1000000ull) * 8)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ac9ae38e633e9203b866b81128ebd383e">CVMX_STXX_SPI4_DAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="keywordflow">if</span> (!(
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_SPI4_DAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000628ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-stxx-defs_8h.html#ac9ae38e633e9203b866b81128ebd383e">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_SPI4_DAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000628ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a792f8e1913242b64e1ddda98760ef411">CVMX_STXX_SPI4_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00193"></a>00193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_SPI4_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00194"></a>00194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000630ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 <span class="preprocessor">#else</span>
<a name="l00197"></a><a class="code" href="cvmx-stxx-defs_8h.html#a792f8e1913242b64e1ddda98760ef411">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_SPI4_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000630ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ab28737a7ad660c117498887460b05970">CVMX_STXX_STAT_BYTES_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_STAT_BYTES_HI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000648ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-stxx-defs_8h.html#ab28737a7ad660c117498887460b05970">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_STAT_BYTES_HI(offset) (CVMX_ADD_IO_SEG(0x0001180090000648ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a46131d35aaf3e02827149b406feb1238">CVMX_STXX_STAT_BYTES_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_STAT_BYTES_LO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000680ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-stxx-defs_8h.html#a46131d35aaf3e02827149b406feb1238">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_STAT_BYTES_LO(offset) (CVMX_ADD_IO_SEG(0x0001180090000680ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#a3cac07d5654e04b80be7c7f7b7636fdf">CVMX_STXX_STAT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_STAT_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000638ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-stxx-defs_8h.html#a3cac07d5654e04b80be7c7f7b7636fdf">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_STAT_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000638ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-stxx-defs_8h.html#ab13e13a755d16307f34c21ed4d616378">CVMX_STXX_STAT_PKT_XMT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00240"></a>00240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00241"></a>00241         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_STXX_STAT_PKT_XMT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00242"></a>00242     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000640ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 <span class="preprocessor">#else</span>
<a name="l00245"></a><a class="code" href="cvmx-stxx-defs_8h.html#ab13e13a755d16307f34c21ed4d616378">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_STXX_STAT_PKT_XMT(offset) (CVMX_ADD_IO_SEG(0x0001180090000640ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">/**</span>
<a name="l00249"></a>00249 <span class="comment"> * cvmx_stx#_arb_ctl</span>
<a name="l00250"></a>00250 <span class="comment"> *</span>
<a name="l00251"></a>00251 <span class="comment"> * STX_ARB_CTL - Spi transmit arbitration control</span>
<a name="l00252"></a>00252 <span class="comment"> *</span>
<a name="l00253"></a>00253 <span class="comment"> *</span>
<a name="l00254"></a>00254 <span class="comment"> * Notes:</span>
<a name="l00255"></a>00255 <span class="comment"> * If STX_ARB_CTL[MINTRN] is set in Spi4 mode, then the data_max_t</span>
<a name="l00256"></a>00256 <span class="comment"> * parameter will have to be adjusted.  Please see the</span>
<a name="l00257"></a>00257 <span class="comment"> * STX_SPI4_DAT[MAX_T] section for additional information.  In</span>
<a name="l00258"></a>00258 <span class="comment"> * addition, the min_burst can only be guaranteed on the initial data</span>
<a name="l00259"></a>00259 <span class="comment"> * burst of a given packet (i.e. the first data burst which contains</span>
<a name="l00260"></a>00260 <span class="comment"> * the SOP tick).  All subsequent bursts could be truncated by training</span>
<a name="l00261"></a>00261 <span class="comment"> * sequences at any point during transmission and could be arbitrarily</span>
<a name="l00262"></a>00262 <span class="comment"> * small.  This mode is only for use in Spi4 mode.</span>
<a name="l00263"></a>00263 <span class="comment"> */</span>
<a name="l00264"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html">00264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__arb__ctl.html" title="cvmx_stx::_arb_ctl">cvmx_stxx_arb_ctl</a> {
<a name="l00265"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html#a140ce5cc23d4cbf4be3c52bceef10c24">00265</a>     uint64_t <a class="code" href="unioncvmx__stxx__arb__ctl.html#a140ce5cc23d4cbf4be3c52bceef10c24">u64</a>;
<a name="l00266"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">00266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">cvmx_stxx_arb_ctl_s</a> {
<a name="l00267"></a>00267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#ae05cba10062b8da56b634661c10eadcf">reserved_6_63</a>                : 58;
<a name="l00269"></a>00269     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a553b48b7e6a64a047d712cb27eb7c3f9">mintrn</a>                       : 1;  <span class="comment">/**&lt; Hold off training cycles until STX_MIN_BST[MINB]</span>
<a name="l00270"></a>00270 <span class="comment">                                                         is satisfied */</span>
<a name="l00271"></a>00271     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a4df5a7ea9a780f28bdfbcf7f16d6f852">reserved_4_4</a>                 : 1;
<a name="l00272"></a>00272     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a1d632c6706f49d3593eac1345766abee">igntpa</a>                       : 1;  <span class="comment">/**&lt; User switch to ignore any TPA information from the</span>
<a name="l00273"></a>00273 <span class="comment">                                                         Spi interface. This CSR forces all TPA terms to</span>
<a name="l00274"></a>00274 <span class="comment">                                                         be masked out.  It is only intended as backdoor</span>
<a name="l00275"></a>00275 <span class="comment">                                                         or debug feature. */</span>
<a name="l00276"></a>00276     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a9f94f682027c0a15ca45bc1ea0cab455">reserved_0_2</a>                 : 3;
<a name="l00277"></a>00277 <span class="preprocessor">#else</span>
<a name="l00278"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a9f94f682027c0a15ca45bc1ea0cab455">00278</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a9f94f682027c0a15ca45bc1ea0cab455">reserved_0_2</a>                 : 3;
<a name="l00279"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a1d632c6706f49d3593eac1345766abee">00279</a>     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a1d632c6706f49d3593eac1345766abee">igntpa</a>                       : 1;
<a name="l00280"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a4df5a7ea9a780f28bdfbcf7f16d6f852">00280</a>     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a4df5a7ea9a780f28bdfbcf7f16d6f852">reserved_4_4</a>                 : 1;
<a name="l00281"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a553b48b7e6a64a047d712cb27eb7c3f9">00281</a>     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#a553b48b7e6a64a047d712cb27eb7c3f9">mintrn</a>                       : 1;
<a name="l00282"></a><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#ae05cba10062b8da56b634661c10eadcf">00282</a>     uint64_t <a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html#ae05cba10062b8da56b634661c10eadcf">reserved_6_63</a>                : 58;
<a name="l00283"></a>00283 <span class="preprocessor">#endif</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__arb__ctl.html#aec2a92341052629d280660dcbe724d71">s</a>;
<a name="l00285"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html#ad8864e31b410836f9d3bf645ec4305cb">00285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">cvmx_stxx_arb_ctl_s</a>            <a class="code" href="unioncvmx__stxx__arb__ctl.html#ad8864e31b410836f9d3bf645ec4305cb">cn38xx</a>;
<a name="l00286"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html#aa3c55893692a779f2c98dd001821d6c6">00286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">cvmx_stxx_arb_ctl_s</a>            <a class="code" href="unioncvmx__stxx__arb__ctl.html#aa3c55893692a779f2c98dd001821d6c6">cn38xxp2</a>;
<a name="l00287"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html#afe9b5ab6f85b65b31a134781f9a0a9e2">00287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">cvmx_stxx_arb_ctl_s</a>            <a class="code" href="unioncvmx__stxx__arb__ctl.html#afe9b5ab6f85b65b31a134781f9a0a9e2">cn58xx</a>;
<a name="l00288"></a><a class="code" href="unioncvmx__stxx__arb__ctl.html#a54094b7c7b56479b40d932cd717422bd">00288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__arb__ctl_1_1cvmx__stxx__arb__ctl__s.html">cvmx_stxx_arb_ctl_s</a>            <a class="code" href="unioncvmx__stxx__arb__ctl.html#a54094b7c7b56479b40d932cd717422bd">cn58xxp1</a>;
<a name="l00289"></a>00289 };
<a name="l00290"></a><a class="code" href="cvmx-stxx-defs_8h.html#a9da128de3cee729ac9cfc8528d4a7099">00290</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__arb__ctl.html" title="cvmx_stx::_arb_ctl">cvmx_stxx_arb_ctl</a> <a class="code" href="unioncvmx__stxx__arb__ctl.html" title="cvmx_stx::_arb_ctl">cvmx_stxx_arb_ctl_t</a>;
<a name="l00291"></a>00291 <span class="comment"></span>
<a name="l00292"></a>00292 <span class="comment">/**</span>
<a name="l00293"></a>00293 <span class="comment"> * cvmx_stx#_bckprs_cnt</span>
<a name="l00294"></a>00294 <span class="comment"> *</span>
<a name="l00295"></a>00295 <span class="comment"> * Notes:</span>
<a name="l00296"></a>00296 <span class="comment"> * This register reports the total number of cycles (STX data clks -</span>
<a name="l00297"></a>00297 <span class="comment"> * stx_clk) in which the port defined in STX_STAT_CTL[BCKPRS] has lost TPA</span>
<a name="l00298"></a>00298 <span class="comment"> * or is otherwise receiving backpressure.</span>
<a name="l00299"></a>00299 <span class="comment"> *</span>
<a name="l00300"></a>00300 <span class="comment"> * In Spi4 mode, this is defined as a loss of TPA which is indicated when</span>
<a name="l00301"></a>00301 <span class="comment"> * the receiving device reports SATISFIED for the given port.  The calendar</span>
<a name="l00302"></a>00302 <span class="comment"> * status is brought into N2 on the spi4_tx*_sclk and synchronized into the</span>
<a name="l00303"></a>00303 <span class="comment"> * N2 Spi TX clock domain which is 1/2 the frequency of the spi4_tx*_dclk</span>
<a name="l00304"></a>00304 <span class="comment"> * clock (internally, this the stx_clk).  The counter will update on the</span>
<a name="l00305"></a>00305 <span class="comment"> * rising edge in which backpressure is reported.</span>
<a name="l00306"></a>00306 <span class="comment"> *</span>
<a name="l00307"></a>00307 <span class="comment"> * This register will be cleared when software writes all &apos;1&apos;s to</span>
<a name="l00308"></a>00308 <span class="comment"> * the STX_BCKPRS_CNT.</span>
<a name="l00309"></a>00309 <span class="comment"> */</span>
<a name="l00310"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html">00310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__bckprs__cnt.html" title="cvmx_stx::_bckprs_cnt">cvmx_stxx_bckprs_cnt</a> {
<a name="l00311"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a47e9b396837302e6308077bab046cc59">00311</a>     uint64_t <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a47e9b396837302e6308077bab046cc59">u64</a>;
<a name="l00312"></a><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">00312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">cvmx_stxx_bckprs_cnt_s</a> {
<a name="l00313"></a>00313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0391f32d486d50eb30d826d0ac8ebf0d">reserved_32_63</a>               : 32;
<a name="l00315"></a>00315     uint64_t <a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0d5dc52ea549f1080b9153feb36c47ff">cnt</a>                          : 32; <span class="comment">/**&lt; Number of cycles when back-pressure is received</span>
<a name="l00316"></a>00316 <span class="comment">                                                         for port defined in STX_STAT_CTL[BCKPRS] */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#else</span>
<a name="l00318"></a><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0d5dc52ea549f1080b9153feb36c47ff">00318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0d5dc52ea549f1080b9153feb36c47ff">cnt</a>                          : 32;
<a name="l00319"></a><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0391f32d486d50eb30d826d0ac8ebf0d">00319</a>     uint64_t <a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html#a0391f32d486d50eb30d826d0ac8ebf0d">reserved_32_63</a>               : 32;
<a name="l00320"></a>00320 <span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a87c0a09dfbfa8f59edbe1b3a4643317c">s</a>;
<a name="l00322"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html#afa5252801f74b047fa9060e547f3e88a">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">cvmx_stxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#afa5252801f74b047fa9060e547f3e88a">cn38xx</a>;
<a name="l00323"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a74200c19de6d1681f97fbe3a093fb627">00323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">cvmx_stxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a74200c19de6d1681f97fbe3a093fb627">cn38xxp2</a>;
<a name="l00324"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a93193e9cf2f8538e31ed42a2bfd716cf">00324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">cvmx_stxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a93193e9cf2f8538e31ed42a2bfd716cf">cn58xx</a>;
<a name="l00325"></a><a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a4204673fbfc9a24dcfa993fdf6548989">00325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__bckprs__cnt_1_1cvmx__stxx__bckprs__cnt__s.html">cvmx_stxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__stxx__bckprs__cnt.html#a4204673fbfc9a24dcfa993fdf6548989">cn58xxp1</a>;
<a name="l00326"></a>00326 };
<a name="l00327"></a><a class="code" href="cvmx-stxx-defs_8h.html#afff9ff9a922c21b20175acba85f4711f">00327</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__bckprs__cnt.html" title="cvmx_stx::_bckprs_cnt">cvmx_stxx_bckprs_cnt</a> <a class="code" href="unioncvmx__stxx__bckprs__cnt.html" title="cvmx_stx::_bckprs_cnt">cvmx_stxx_bckprs_cnt_t</a>;
<a name="l00328"></a>00328 <span class="comment"></span>
<a name="l00329"></a>00329 <span class="comment">/**</span>
<a name="l00330"></a>00330 <span class="comment"> * cvmx_stx#_com_ctl</span>
<a name="l00331"></a>00331 <span class="comment"> *</span>
<a name="l00332"></a>00332 <span class="comment"> * STX_COM_CTL - TX Common Control Register</span>
<a name="l00333"></a>00333 <span class="comment"> *</span>
<a name="l00334"></a>00334 <span class="comment"> *</span>
<a name="l00335"></a>00335 <span class="comment"> * Notes:</span>
<a name="l00336"></a>00336 <span class="comment"> * Restrictions:</span>
<a name="l00337"></a>00337 <span class="comment"> * Both the calendar table and the LEN and M parameters must be</span>
<a name="l00338"></a>00338 <span class="comment"> * completely setup before writing the Interface enable (INF_EN) and</span>
<a name="l00339"></a>00339 <span class="comment"> * Status channel enabled (ST_EN) asserted.</span>
<a name="l00340"></a>00340 <span class="comment"> */</span>
<a name="l00341"></a><a class="code" href="unioncvmx__stxx__com__ctl.html">00341</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__com__ctl.html" title="cvmx_stx::_com_ctl">cvmx_stxx_com_ctl</a> {
<a name="l00342"></a><a class="code" href="unioncvmx__stxx__com__ctl.html#a98b45e3ccdff29d150e4fd3ecdfc936f">00342</a>     uint64_t <a class="code" href="unioncvmx__stxx__com__ctl.html#a98b45e3ccdff29d150e4fd3ecdfc936f">u64</a>;
<a name="l00343"></a><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">00343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">cvmx_stxx_com_ctl_s</a> {
<a name="l00344"></a>00344 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1327f8dba9bf443c28ce26de1d870f86">reserved_4_63</a>                : 60;
<a name="l00346"></a>00346     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a7564b4a587c9128b746676c86e532f3c">st_en</a>                        : 1;  <span class="comment">/**&lt; Status channel enabled */</span>
<a name="l00347"></a>00347     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1ea562f639ab757e810967cb36a0c25a">reserved_1_2</a>                 : 2;
<a name="l00348"></a>00348     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#ab5a4c8e8bc274dd12807b6e5480732e0">inf_en</a>                       : 1;  <span class="comment">/**&lt; Interface enable */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#ab5a4c8e8bc274dd12807b6e5480732e0">00350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#ab5a4c8e8bc274dd12807b6e5480732e0">inf_en</a>                       : 1;
<a name="l00351"></a><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1ea562f639ab757e810967cb36a0c25a">00351</a>     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1ea562f639ab757e810967cb36a0c25a">reserved_1_2</a>                 : 2;
<a name="l00352"></a><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a7564b4a587c9128b746676c86e532f3c">00352</a>     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a7564b4a587c9128b746676c86e532f3c">st_en</a>                        : 1;
<a name="l00353"></a><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1327f8dba9bf443c28ce26de1d870f86">00353</a>     uint64_t <a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html#a1327f8dba9bf443c28ce26de1d870f86">reserved_4_63</a>                : 60;
<a name="l00354"></a>00354 <span class="preprocessor">#endif</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__com__ctl.html#aeaf5e6b273feee8eac98483b6e6e8599">s</a>;
<a name="l00356"></a><a class="code" href="unioncvmx__stxx__com__ctl.html#a369662dbf3d10f2c845987e44483d369">00356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">cvmx_stxx_com_ctl_s</a>            <a class="code" href="unioncvmx__stxx__com__ctl.html#a369662dbf3d10f2c845987e44483d369">cn38xx</a>;
<a name="l00357"></a><a class="code" href="unioncvmx__stxx__com__ctl.html#a26e2d01ddf6ccd180bd18a42f3e1d4b8">00357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">cvmx_stxx_com_ctl_s</a>            <a class="code" href="unioncvmx__stxx__com__ctl.html#a26e2d01ddf6ccd180bd18a42f3e1d4b8">cn38xxp2</a>;
<a name="l00358"></a><a class="code" href="unioncvmx__stxx__com__ctl.html#aa6c6766820502cc3d2fe45308006218e">00358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">cvmx_stxx_com_ctl_s</a>            <a class="code" href="unioncvmx__stxx__com__ctl.html#aa6c6766820502cc3d2fe45308006218e">cn58xx</a>;
<a name="l00359"></a><a class="code" href="unioncvmx__stxx__com__ctl.html#a7c2c1027fad4f21b712eac87f392dd3c">00359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__com__ctl_1_1cvmx__stxx__com__ctl__s.html">cvmx_stxx_com_ctl_s</a>            <a class="code" href="unioncvmx__stxx__com__ctl.html#a7c2c1027fad4f21b712eac87f392dd3c">cn58xxp1</a>;
<a name="l00360"></a>00360 };
<a name="l00361"></a><a class="code" href="cvmx-stxx-defs_8h.html#ad1e69260efa36c43f9f286ae8b16d06d">00361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__com__ctl.html" title="cvmx_stx::_com_ctl">cvmx_stxx_com_ctl</a> <a class="code" href="unioncvmx__stxx__com__ctl.html" title="cvmx_stx::_com_ctl">cvmx_stxx_com_ctl_t</a>;
<a name="l00362"></a>00362 <span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">/**</span>
<a name="l00364"></a>00364 <span class="comment"> * cvmx_stx#_dip_cnt</span>
<a name="l00365"></a>00365 <span class="comment"> *</span>
<a name="l00366"></a>00366 <span class="comment"> * Notes:</span>
<a name="l00367"></a>00367 <span class="comment"> * * DIPMAX</span>
<a name="l00368"></a>00368 <span class="comment"> *   This counts the number of consecutive DIP2 states in which the the</span>
<a name="l00369"></a>00369 <span class="comment"> *   received DIP2 is bad.  The expected range is 1-15 cycles with the</span>
<a name="l00370"></a>00370 <span class="comment"> *   value of 0 meaning disabled.</span>
<a name="l00371"></a>00371 <span class="comment"> *</span>
<a name="l00372"></a>00372 <span class="comment"> * * FRMMAX</span>
<a name="l00373"></a>00373 <span class="comment"> *   This counts the number of consecutive unexpected framing patterns (11)</span>
<a name="l00374"></a>00374 <span class="comment"> *   states.  The expected range is 1-15 cycles with the value of 0 meaning</span>
<a name="l00375"></a>00375 <span class="comment"> *   disabled.</span>
<a name="l00376"></a>00376 <span class="comment"> */</span>
<a name="l00377"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html">00377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__dip__cnt.html" title="cvmx_stx::_dip_cnt">cvmx_stxx_dip_cnt</a> {
<a name="l00378"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html#ac22a7ec75a1c988c5b464eb5e269bf10">00378</a>     uint64_t <a class="code" href="unioncvmx__stxx__dip__cnt.html#ac22a7ec75a1c988c5b464eb5e269bf10">u64</a>;
<a name="l00379"></a><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">00379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">cvmx_stxx_dip_cnt_s</a> {
<a name="l00380"></a>00380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a08fd1cdf97620031b09bd860b131c5bc">reserved_8_63</a>                : 56;
<a name="l00382"></a>00382     uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a45c0fed889593c3607617505cb0d9dcd">frmmax</a>                       : 4;  <span class="comment">/**&lt; Number of consecutive unexpected framing patterns</span>
<a name="l00383"></a>00383 <span class="comment">                                                         before loss of sync */</span>
<a name="l00384"></a>00384     uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#af95c08f38fc3417044f31de669a3224a">dipmax</a>                       : 4;  <span class="comment">/**&lt; Number of consecutive DIP2 error before loss</span>
<a name="l00385"></a>00385 <span class="comment">                                                         of sync */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#af95c08f38fc3417044f31de669a3224a">00387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#af95c08f38fc3417044f31de669a3224a">dipmax</a>                       : 4;
<a name="l00388"></a><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a45c0fed889593c3607617505cb0d9dcd">00388</a>     uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a45c0fed889593c3607617505cb0d9dcd">frmmax</a>                       : 4;
<a name="l00389"></a><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a08fd1cdf97620031b09bd860b131c5bc">00389</a>     uint64_t <a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html#a08fd1cdf97620031b09bd860b131c5bc">reserved_8_63</a>                : 56;
<a name="l00390"></a>00390 <span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__dip__cnt.html#a809ad875e9e2a1aa699f148ffed68327">s</a>;
<a name="l00392"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html#a9876ed42f4055ec10b9b5d5cce50a5f5">00392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">cvmx_stxx_dip_cnt_s</a>            <a class="code" href="unioncvmx__stxx__dip__cnt.html#a9876ed42f4055ec10b9b5d5cce50a5f5">cn38xx</a>;
<a name="l00393"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html#af6b78c995880ec698a3094585f5d3368">00393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">cvmx_stxx_dip_cnt_s</a>            <a class="code" href="unioncvmx__stxx__dip__cnt.html#af6b78c995880ec698a3094585f5d3368">cn38xxp2</a>;
<a name="l00394"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html#a266b60a86d666e8ae84fc90a7984052e">00394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">cvmx_stxx_dip_cnt_s</a>            <a class="code" href="unioncvmx__stxx__dip__cnt.html#a266b60a86d666e8ae84fc90a7984052e">cn58xx</a>;
<a name="l00395"></a><a class="code" href="unioncvmx__stxx__dip__cnt.html#a5d791a05255b579530087178bb06bd17">00395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__dip__cnt_1_1cvmx__stxx__dip__cnt__s.html">cvmx_stxx_dip_cnt_s</a>            <a class="code" href="unioncvmx__stxx__dip__cnt.html#a5d791a05255b579530087178bb06bd17">cn58xxp1</a>;
<a name="l00396"></a>00396 };
<a name="l00397"></a><a class="code" href="cvmx-stxx-defs_8h.html#a1a59891a77419f57b1a131a82dc7031d">00397</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__dip__cnt.html" title="cvmx_stx::_dip_cnt">cvmx_stxx_dip_cnt</a> <a class="code" href="unioncvmx__stxx__dip__cnt.html" title="cvmx_stx::_dip_cnt">cvmx_stxx_dip_cnt_t</a>;
<a name="l00398"></a>00398 <span class="comment"></span>
<a name="l00399"></a>00399 <span class="comment">/**</span>
<a name="l00400"></a>00400 <span class="comment"> * cvmx_stx#_ign_cal</span>
<a name="l00401"></a>00401 <span class="comment"> *</span>
<a name="l00402"></a>00402 <span class="comment"> * STX_IGN_CAL - Ignore Calendar Status from Spi4 Status Channel</span>
<a name="l00403"></a>00403 <span class="comment"> *</span>
<a name="l00404"></a>00404 <span class="comment"> */</span>
<a name="l00405"></a><a class="code" href="unioncvmx__stxx__ign__cal.html">00405</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__ign__cal.html" title="cvmx_stx::_ign_cal">cvmx_stxx_ign_cal</a> {
<a name="l00406"></a><a class="code" href="unioncvmx__stxx__ign__cal.html#a0cb28340cf3ef7553bcb8073bd23e3ea">00406</a>     uint64_t <a class="code" href="unioncvmx__stxx__ign__cal.html#a0cb28340cf3ef7553bcb8073bd23e3ea">u64</a>;
<a name="l00407"></a><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">00407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">cvmx_stxx_ign_cal_s</a> {
<a name="l00408"></a>00408 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a6a7be62febfe13ae8dd0f603dcf69670">reserved_16_63</a>               : 48;
<a name="l00410"></a>00410     uint64_t <a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a16f64173689cf63847aeda8b3dd54a13">igntpa</a>                       : 16; <span class="comment">/**&lt; Ignore Calendar Status from Spi4 Status Channel</span>
<a name="l00411"></a>00411 <span class="comment">                                                          per Spi4 port</span>
<a name="l00412"></a>00412 <span class="comment">                                                         - 0: Use the status channel info</span>
<a name="l00413"></a>00413 <span class="comment">                                                         - 1: Grant the given port MAX_BURST1 credits */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#else</span>
<a name="l00415"></a><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a16f64173689cf63847aeda8b3dd54a13">00415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a16f64173689cf63847aeda8b3dd54a13">igntpa</a>                       : 16;
<a name="l00416"></a><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a6a7be62febfe13ae8dd0f603dcf69670">00416</a>     uint64_t <a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html#a6a7be62febfe13ae8dd0f603dcf69670">reserved_16_63</a>               : 48;
<a name="l00417"></a>00417 <span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__ign__cal.html#aa87a7c7d125bca3e70d21c1769255ad0">s</a>;
<a name="l00419"></a><a class="code" href="unioncvmx__stxx__ign__cal.html#afd51cbdecf7f13479db44a4d04e8fbdb">00419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">cvmx_stxx_ign_cal_s</a>            <a class="code" href="unioncvmx__stxx__ign__cal.html#afd51cbdecf7f13479db44a4d04e8fbdb">cn38xx</a>;
<a name="l00420"></a><a class="code" href="unioncvmx__stxx__ign__cal.html#ad2060ea783af475bd310b54bd5fffe45">00420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">cvmx_stxx_ign_cal_s</a>            <a class="code" href="unioncvmx__stxx__ign__cal.html#ad2060ea783af475bd310b54bd5fffe45">cn38xxp2</a>;
<a name="l00421"></a><a class="code" href="unioncvmx__stxx__ign__cal.html#a64ae7db1e69331ba4a865def3ef68797">00421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">cvmx_stxx_ign_cal_s</a>            <a class="code" href="unioncvmx__stxx__ign__cal.html#a64ae7db1e69331ba4a865def3ef68797">cn58xx</a>;
<a name="l00422"></a><a class="code" href="unioncvmx__stxx__ign__cal.html#af6dda2d33e38af3282716b5700fe211b">00422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__ign__cal_1_1cvmx__stxx__ign__cal__s.html">cvmx_stxx_ign_cal_s</a>            <a class="code" href="unioncvmx__stxx__ign__cal.html#af6dda2d33e38af3282716b5700fe211b">cn58xxp1</a>;
<a name="l00423"></a>00423 };
<a name="l00424"></a><a class="code" href="cvmx-stxx-defs_8h.html#a96abf96ab6a77674b17852ae67facb74">00424</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__ign__cal.html" title="cvmx_stx::_ign_cal">cvmx_stxx_ign_cal</a> <a class="code" href="unioncvmx__stxx__ign__cal.html" title="cvmx_stx::_ign_cal">cvmx_stxx_ign_cal_t</a>;
<a name="l00425"></a>00425 <span class="comment"></span>
<a name="l00426"></a>00426 <span class="comment">/**</span>
<a name="l00427"></a>00427 <span class="comment"> * cvmx_stx#_int_msk</span>
<a name="l00428"></a>00428 <span class="comment"> *</span>
<a name="l00429"></a>00429 <span class="comment"> * Notes:</span>
<a name="l00430"></a>00430 <span class="comment"> * If the bit is enabled, then the coresponding exception condition will</span>
<a name="l00431"></a>00431 <span class="comment"> * result in an interrupt to the system.</span>
<a name="l00432"></a>00432 <span class="comment"> */</span>
<a name="l00433"></a><a class="code" href="unioncvmx__stxx__int__msk.html">00433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__msk.html" title="cvmx_stx::_int_msk">cvmx_stxx_int_msk</a> {
<a name="l00434"></a><a class="code" href="unioncvmx__stxx__int__msk.html#ae567c396c88b199c0bd63d900a813fc1">00434</a>     uint64_t <a class="code" href="unioncvmx__stxx__int__msk.html#ae567c396c88b199c0bd63d900a813fc1">u64</a>;
<a name="l00435"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">00435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">cvmx_stxx_int_msk_s</a> {
<a name="l00436"></a>00436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a2d820c6768974620b076c6844cedc1a6">reserved_8_63</a>                : 56;
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#aa49ce51eef278770426f3d4ff3dd940e">frmerr</a>                       : 1;  <span class="comment">/**&lt; FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */</span>
<a name="l00439"></a>00439     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a8b3ac32840ae5f4366ac2080659dc463">unxfrm</a>                       : 1;  <span class="comment">/**&lt; Unexpected framing sequence */</span>
<a name="l00440"></a>00440     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a340c595d68950d22ca8d707cfb6b43b7">nosync</a>                       : 1;  <span class="comment">/**&lt; ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */</span>
<a name="l00441"></a>00441     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ac5a9a78252409bd923e6fd58b3c13e89">diperr</a>                       : 1;  <span class="comment">/**&lt; DIP2 error on the Spi4 Status channel */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ad664a4449dfadc01628de3fbf6c50967">datovr</a>                       : 1;  <span class="comment">/**&lt; Spi4 FIFO overflow error */</span>
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a81a3ea2729f7048c7e648fce56580eb4">ovrbst</a>                       : 1;  <span class="comment">/**&lt; Transmit packet burst too big */</span>
<a name="l00444"></a>00444     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a66939e646f7635274ff512fc639799c3">calpar1</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank1 */</span>
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a9e0468010c8f740f58b7a371d320a382">calpar0</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank0 */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#else</span>
<a name="l00447"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a9e0468010c8f740f58b7a371d320a382">00447</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a9e0468010c8f740f58b7a371d320a382">calpar0</a>                      : 1;
<a name="l00448"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a66939e646f7635274ff512fc639799c3">00448</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a66939e646f7635274ff512fc639799c3">calpar1</a>                      : 1;
<a name="l00449"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a81a3ea2729f7048c7e648fce56580eb4">00449</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a81a3ea2729f7048c7e648fce56580eb4">ovrbst</a>                       : 1;
<a name="l00450"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ad664a4449dfadc01628de3fbf6c50967">00450</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ad664a4449dfadc01628de3fbf6c50967">datovr</a>                       : 1;
<a name="l00451"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ac5a9a78252409bd923e6fd58b3c13e89">00451</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#ac5a9a78252409bd923e6fd58b3c13e89">diperr</a>                       : 1;
<a name="l00452"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a340c595d68950d22ca8d707cfb6b43b7">00452</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a340c595d68950d22ca8d707cfb6b43b7">nosync</a>                       : 1;
<a name="l00453"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a8b3ac32840ae5f4366ac2080659dc463">00453</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a8b3ac32840ae5f4366ac2080659dc463">unxfrm</a>                       : 1;
<a name="l00454"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#aa49ce51eef278770426f3d4ff3dd940e">00454</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#aa49ce51eef278770426f3d4ff3dd940e">frmerr</a>                       : 1;
<a name="l00455"></a><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a2d820c6768974620b076c6844cedc1a6">00455</a>     uint64_t <a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html#a2d820c6768974620b076c6844cedc1a6">reserved_8_63</a>                : 56;
<a name="l00456"></a>00456 <span class="preprocessor">#endif</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__int__msk.html#aa20ff6be8cc1f2c40ecb7c678327c26d">s</a>;
<a name="l00458"></a><a class="code" href="unioncvmx__stxx__int__msk.html#aa3ad09e89b43f219ac24c8ab10f818ba">00458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">cvmx_stxx_int_msk_s</a>            <a class="code" href="unioncvmx__stxx__int__msk.html#aa3ad09e89b43f219ac24c8ab10f818ba">cn38xx</a>;
<a name="l00459"></a><a class="code" href="unioncvmx__stxx__int__msk.html#a4f6bfbbe76ab3f23477eb5bd956eeafa">00459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">cvmx_stxx_int_msk_s</a>            <a class="code" href="unioncvmx__stxx__int__msk.html#a4f6bfbbe76ab3f23477eb5bd956eeafa">cn38xxp2</a>;
<a name="l00460"></a><a class="code" href="unioncvmx__stxx__int__msk.html#adf94558bc0968b154284f5fc89548c05">00460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">cvmx_stxx_int_msk_s</a>            <a class="code" href="unioncvmx__stxx__int__msk.html#adf94558bc0968b154284f5fc89548c05">cn58xx</a>;
<a name="l00461"></a><a class="code" href="unioncvmx__stxx__int__msk.html#aae27c1595df649702c45927596a93489">00461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__msk_1_1cvmx__stxx__int__msk__s.html">cvmx_stxx_int_msk_s</a>            <a class="code" href="unioncvmx__stxx__int__msk.html#aae27c1595df649702c45927596a93489">cn58xxp1</a>;
<a name="l00462"></a>00462 };
<a name="l00463"></a><a class="code" href="cvmx-stxx-defs_8h.html#a9f07ffd01252f3dd8f2f3624a14b3caf">00463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__msk.html" title="cvmx_stx::_int_msk">cvmx_stxx_int_msk</a> <a class="code" href="unioncvmx__stxx__int__msk.html" title="cvmx_stx::_int_msk">cvmx_stxx_int_msk_t</a>;
<a name="l00464"></a>00464 <span class="comment"></span>
<a name="l00465"></a>00465 <span class="comment">/**</span>
<a name="l00466"></a>00466 <span class="comment"> * cvmx_stx#_int_reg</span>
<a name="l00467"></a>00467 <span class="comment"> *</span>
<a name="l00468"></a>00468 <span class="comment"> * Notes:</span>
<a name="l00469"></a>00469 <span class="comment"> * * CALPAR0</span>
<a name="l00470"></a>00470 <span class="comment"> *   This bit indicates that the Spi4 calendar table encountered a parity</span>
<a name="l00471"></a>00471 <span class="comment"> *   error on bank0 of the calendar table memory.  This error bit is</span>
<a name="l00472"></a>00472 <span class="comment"> *   associated with the calendar table on the TX interface - the interface</span>
<a name="l00473"></a>00473 <span class="comment"> *   that drives the Spi databus.  The calendar table is used in Spi4 mode</span>
<a name="l00474"></a>00474 <span class="comment"> *   when using the status channel.  Parity errors can occur during normal</span>
<a name="l00475"></a>00475 <span class="comment"> *   operation when the calendar table is constantly being read for the port</span>
<a name="l00476"></a>00476 <span class="comment"> *   information, or during initialization time, when the user has access.</span>
<a name="l00477"></a>00477 <span class="comment"> *   This errors will force the the status channel to the reset state and</span>
<a name="l00478"></a>00478 <span class="comment"> *   begin driving training sequences.  The status channel will also reset.</span>
<a name="l00479"></a>00479 <span class="comment"> *   Software must follow the init sequence to resynch the interface.  This</span>
<a name="l00480"></a>00480 <span class="comment"> *   includes toggling INF_EN which will cancel all outstanding accumulated</span>
<a name="l00481"></a>00481 <span class="comment"> *   credits.</span>
<a name="l00482"></a>00482 <span class="comment"> *</span>
<a name="l00483"></a>00483 <span class="comment"> * * CALPAR1</span>
<a name="l00484"></a>00484 <span class="comment"> *   Identical to CALPAR0 except that it indicates that the error occured</span>
<a name="l00485"></a>00485 <span class="comment"> *   on bank1 (instead of bank0).</span>
<a name="l00486"></a>00486 <span class="comment"> *</span>
<a name="l00487"></a>00487 <span class="comment"> * * OVRBST</span>
<a name="l00488"></a>00488 <span class="comment"> *   STX can track upto a 512KB data burst.  Any packet larger than that is</span>
<a name="l00489"></a>00489 <span class="comment"> *   illegal and will cause confusion in the STX state machine.  BMI is</span>
<a name="l00490"></a>00490 <span class="comment"> *   responsible for throwing away these out of control packets from the</span>
<a name="l00491"></a>00491 <span class="comment"> *   input and the Execs should never generate them on the output.  This is</span>
<a name="l00492"></a>00492 <span class="comment"> *   a fatal error and should have STX_INT_SYNC[OVRBST] set.</span>
<a name="l00493"></a>00493 <span class="comment"> *</span>
<a name="l00494"></a>00494 <span class="comment"> * * DATOVR</span>
<a name="l00495"></a>00495 <span class="comment"> *   FIFO where the Spi4 data ramps upto its transmit frequency has</span>
<a name="l00496"></a>00496 <span class="comment"> *   overflowed.  This is a fatal error and should have</span>
<a name="l00497"></a>00497 <span class="comment"> *   STX_INT_SYNC[DATOVR] set.</span>
<a name="l00498"></a>00498 <span class="comment"> *</span>
<a name="l00499"></a>00499 <span class="comment"> * * DIPERR</span>
<a name="l00500"></a>00500 <span class="comment"> *   This bit will fire if any DIP2 error is caught by the Spi4 status</span>
<a name="l00501"></a>00501 <span class="comment"> *   channel.</span>
<a name="l00502"></a>00502 <span class="comment"> *</span>
<a name="l00503"></a>00503 <span class="comment"> * * NOSYNC</span>
<a name="l00504"></a>00504 <span class="comment"> *   This bit indicates that the number of consecutive DIP2 errors exceeds</span>
<a name="l00505"></a>00505 <span class="comment"> *   STX_DIP_CNT[MAXDIP] and that the interface should be taken down.  The</span>
<a name="l00506"></a>00506 <span class="comment"> *   datapath will be notified and send continuous training sequences until</span>
<a name="l00507"></a>00507 <span class="comment"> *   software resynchronizes the interface.  This error condition should</span>
<a name="l00508"></a>00508 <span class="comment"> *   have STX_INT_SYNC[NOSYNC] set.</span>
<a name="l00509"></a>00509 <span class="comment"> *</span>
<a name="l00510"></a>00510 <span class="comment"> * * UNXFRM</span>
<a name="l00511"></a>00511 <span class="comment"> *   Unexpected framing data was seen on the status channel.</span>
<a name="l00512"></a>00512 <span class="comment"> *</span>
<a name="l00513"></a>00513 <span class="comment"> * * FRMERR</span>
<a name="l00514"></a>00514 <span class="comment"> *   This bit indicates that the number of consecutive unexpected framing</span>
<a name="l00515"></a>00515 <span class="comment"> *   sequences STX_DIP_CNT[MAXFRM] and that the interface should be taken</span>
<a name="l00516"></a>00516 <span class="comment"> *   down.  The datapath will be notified and send continuous training</span>
<a name="l00517"></a>00517 <span class="comment"> *   sequences until software resynchronizes the interface.  This error</span>
<a name="l00518"></a>00518 <span class="comment"> *   condition should have STX_INT_SYNC[FRMERR] set.</span>
<a name="l00519"></a>00519 <span class="comment"> *</span>
<a name="l00520"></a>00520 <span class="comment"> * * SYNCERR</span>
<a name="l00521"></a>00521 <span class="comment"> *   Indicates that an exception marked in STX_INT_SYNC has occured and the</span>
<a name="l00522"></a>00522 <span class="comment"> *   TX datapath is disabled.  It is recommended that the OVRBST, DATOVR,</span>
<a name="l00523"></a>00523 <span class="comment"> *   NOSYNC, and FRMERR error conditions all have their bits set in the</span>
<a name="l00524"></a>00524 <span class="comment"> *   STX_INT_SYNC register.</span>
<a name="l00525"></a>00525 <span class="comment"> */</span>
<a name="l00526"></a><a class="code" href="unioncvmx__stxx__int__reg.html">00526</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__reg.html" title="cvmx_stx::_int_reg">cvmx_stxx_int_reg</a> {
<a name="l00527"></a><a class="code" href="unioncvmx__stxx__int__reg.html#a7ca21d22e785978f431aa1278cce4402">00527</a>     uint64_t <a class="code" href="unioncvmx__stxx__int__reg.html#a7ca21d22e785978f431aa1278cce4402">u64</a>;
<a name="l00528"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">00528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a> {
<a name="l00529"></a>00529 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a1bdf5bd64196ec8c722d8ad6e279dac8">reserved_9_63</a>                : 55;
<a name="l00531"></a>00531     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#af2074ab6b16f12c8934501c0885e2d59">syncerr</a>                      : 1;  <span class="comment">/**&lt; Interface encountered a fatal error */</span>
<a name="l00532"></a>00532     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a4b22c067ae11f7e7d9e77be9bffdd3e1">frmerr</a>                       : 1;  <span class="comment">/**&lt; FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */</span>
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#afbece3a653648f67ad3c3213ba7a9fbc">unxfrm</a>                       : 1;  <span class="comment">/**&lt; Unexpected framing sequence */</span>
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a91c0b84db44feeae22fb2211261ae89c">nosync</a>                       : 1;  <span class="comment">/**&lt; ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a656a38dad5278d6c7ee21745295a635c">diperr</a>                       : 1;  <span class="comment">/**&lt; DIP2 error on the Spi4 Status channel */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a43684e7d622138b457cae633e949331a">datovr</a>                       : 1;  <span class="comment">/**&lt; Spi4 FIFO overflow error */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a7b28765d90e9337b78888daa159630cf">ovrbst</a>                       : 1;  <span class="comment">/**&lt; Transmit packet burst too big */</span>
<a name="l00538"></a>00538     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#ae1768306141b83eeb57251f418fc8302">calpar1</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank1 */</span>
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a3498afbf751c5ca15dd4454fd93cca63">calpar0</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank0 */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#else</span>
<a name="l00541"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a3498afbf751c5ca15dd4454fd93cca63">00541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a3498afbf751c5ca15dd4454fd93cca63">calpar0</a>                      : 1;
<a name="l00542"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#ae1768306141b83eeb57251f418fc8302">00542</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#ae1768306141b83eeb57251f418fc8302">calpar1</a>                      : 1;
<a name="l00543"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a7b28765d90e9337b78888daa159630cf">00543</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a7b28765d90e9337b78888daa159630cf">ovrbst</a>                       : 1;
<a name="l00544"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a43684e7d622138b457cae633e949331a">00544</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a43684e7d622138b457cae633e949331a">datovr</a>                       : 1;
<a name="l00545"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a656a38dad5278d6c7ee21745295a635c">00545</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a656a38dad5278d6c7ee21745295a635c">diperr</a>                       : 1;
<a name="l00546"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a91c0b84db44feeae22fb2211261ae89c">00546</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a91c0b84db44feeae22fb2211261ae89c">nosync</a>                       : 1;
<a name="l00547"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#afbece3a653648f67ad3c3213ba7a9fbc">00547</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#afbece3a653648f67ad3c3213ba7a9fbc">unxfrm</a>                       : 1;
<a name="l00548"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a4b22c067ae11f7e7d9e77be9bffdd3e1">00548</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a4b22c067ae11f7e7d9e77be9bffdd3e1">frmerr</a>                       : 1;
<a name="l00549"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#af2074ab6b16f12c8934501c0885e2d59">00549</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#af2074ab6b16f12c8934501c0885e2d59">syncerr</a>                      : 1;
<a name="l00550"></a><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a1bdf5bd64196ec8c722d8ad6e279dac8">00550</a>     uint64_t <a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html#a1bdf5bd64196ec8c722d8ad6e279dac8">reserved_9_63</a>                : 55;
<a name="l00551"></a>00551 <span class="preprocessor">#endif</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__int__reg.html#ab23d61431885707af269c32bbce5d7e8">s</a>;
<a name="l00553"></a><a class="code" href="unioncvmx__stxx__int__reg.html#aed3cd18e9612b603247e2c1a3f39d8b8">00553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>            <a class="code" href="unioncvmx__stxx__int__reg.html#aed3cd18e9612b603247e2c1a3f39d8b8">cn38xx</a>;
<a name="l00554"></a><a class="code" href="unioncvmx__stxx__int__reg.html#a972fffb0000baa6a56aa1e273f20dd4e">00554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>            <a class="code" href="unioncvmx__stxx__int__reg.html#a972fffb0000baa6a56aa1e273f20dd4e">cn38xxp2</a>;
<a name="l00555"></a><a class="code" href="unioncvmx__stxx__int__reg.html#a968987db22e91f7fd7876fe871f1af81">00555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>            <a class="code" href="unioncvmx__stxx__int__reg.html#a968987db22e91f7fd7876fe871f1af81">cn58xx</a>;
<a name="l00556"></a><a class="code" href="unioncvmx__stxx__int__reg.html#a4775992609ef7d1d4840ab7d5a50203c">00556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>            <a class="code" href="unioncvmx__stxx__int__reg.html#a4775992609ef7d1d4840ab7d5a50203c">cn58xxp1</a>;
<a name="l00557"></a>00557 };
<a name="l00558"></a><a class="code" href="cvmx-stxx-defs_8h.html#a7e842b824cfe51dcd78fc064d1343308">00558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__reg.html" title="cvmx_stx::_int_reg">cvmx_stxx_int_reg</a> <a class="code" href="unioncvmx__stxx__int__reg.html" title="cvmx_stx::_int_reg">cvmx_stxx_int_reg_t</a>;
<a name="l00559"></a>00559 <span class="comment"></span>
<a name="l00560"></a>00560 <span class="comment">/**</span>
<a name="l00561"></a>00561 <span class="comment"> * cvmx_stx#_int_sync</span>
<a name="l00562"></a>00562 <span class="comment"> *</span>
<a name="l00563"></a>00563 <span class="comment"> * Notes:</span>
<a name="l00564"></a>00564 <span class="comment"> * If the bit is enabled, then the coresponding exception condition is flagged</span>
<a name="l00565"></a>00565 <span class="comment"> * to be fatal.  In Spi4 mode, the exception condition will result in a loss</span>
<a name="l00566"></a>00566 <span class="comment"> * of sync condition on the Spi4 interface and the datapath will send</span>
<a name="l00567"></a>00567 <span class="comment"> * continuous traing sequences.</span>
<a name="l00568"></a>00568 <span class="comment"> *</span>
<a name="l00569"></a>00569 <span class="comment"> * It is recommended that software set the OVRBST, DATOVR, NOSYNC, and</span>
<a name="l00570"></a>00570 <span class="comment"> * FRMERR errors as synchronization events.  Software is free to</span>
<a name="l00571"></a>00571 <span class="comment"> * synchronize the bus on other conditions, but this is the minimum</span>
<a name="l00572"></a>00572 <span class="comment"> * recommended set.</span>
<a name="l00573"></a>00573 <span class="comment"> */</span>
<a name="l00574"></a><a class="code" href="unioncvmx__stxx__int__sync.html">00574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__sync.html" title="cvmx_stx::_int_sync">cvmx_stxx_int_sync</a> {
<a name="l00575"></a><a class="code" href="unioncvmx__stxx__int__sync.html#ae56a4b7cf5304cabb32791db8998666f">00575</a>     uint64_t <a class="code" href="unioncvmx__stxx__int__sync.html#ae56a4b7cf5304cabb32791db8998666f">u64</a>;
<a name="l00576"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">00576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">cvmx_stxx_int_sync_s</a> {
<a name="l00577"></a>00577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a231ec1e74737950e12aeb209b71324b2">reserved_8_63</a>                : 56;
<a name="l00579"></a>00579     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a2db6c67a8c2dd7ed290272290d14d999">frmerr</a>                       : 1;  <span class="comment">/**&lt; FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */</span>
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aae74b7530e5401bdd51e20cadfbd02e1">unxfrm</a>                       : 1;  <span class="comment">/**&lt; Unexpected framing sequence */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a09849198bb2a88a7b11a4a917a79d0b6">nosync</a>                       : 1;  <span class="comment">/**&lt; ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */</span>
<a name="l00582"></a>00582     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a06cc717057bca018cc211f8cfa988f0a">diperr</a>                       : 1;  <span class="comment">/**&lt; DIP2 error on the Spi4 Status channel */</span>
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a721f578a35d09df50b8f2efb8faa9c5a">datovr</a>                       : 1;  <span class="comment">/**&lt; Spi4 FIFO overflow error */</span>
<a name="l00584"></a>00584     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a9c0360a6abf015043a57c7d2c5ebd005">ovrbst</a>                       : 1;  <span class="comment">/**&lt; Transmit packet burst too big */</span>
<a name="l00585"></a>00585     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aec848375f08e4959a72794f864b4f156">calpar1</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank1 */</span>
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a5426a1cc8bc2941e272b058fca0fe2ee">calpar0</a>                      : 1;  <span class="comment">/**&lt; STX Calendar Table Parity Error Bank0 */</span>
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a5426a1cc8bc2941e272b058fca0fe2ee">00588</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a5426a1cc8bc2941e272b058fca0fe2ee">calpar0</a>                      : 1;
<a name="l00589"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aec848375f08e4959a72794f864b4f156">00589</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aec848375f08e4959a72794f864b4f156">calpar1</a>                      : 1;
<a name="l00590"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a9c0360a6abf015043a57c7d2c5ebd005">00590</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a9c0360a6abf015043a57c7d2c5ebd005">ovrbst</a>                       : 1;
<a name="l00591"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a721f578a35d09df50b8f2efb8faa9c5a">00591</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a721f578a35d09df50b8f2efb8faa9c5a">datovr</a>                       : 1;
<a name="l00592"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a06cc717057bca018cc211f8cfa988f0a">00592</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a06cc717057bca018cc211f8cfa988f0a">diperr</a>                       : 1;
<a name="l00593"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a09849198bb2a88a7b11a4a917a79d0b6">00593</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a09849198bb2a88a7b11a4a917a79d0b6">nosync</a>                       : 1;
<a name="l00594"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aae74b7530e5401bdd51e20cadfbd02e1">00594</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#aae74b7530e5401bdd51e20cadfbd02e1">unxfrm</a>                       : 1;
<a name="l00595"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a2db6c67a8c2dd7ed290272290d14d999">00595</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a2db6c67a8c2dd7ed290272290d14d999">frmerr</a>                       : 1;
<a name="l00596"></a><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a231ec1e74737950e12aeb209b71324b2">00596</a>     uint64_t <a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html#a231ec1e74737950e12aeb209b71324b2">reserved_8_63</a>                : 56;
<a name="l00597"></a>00597 <span class="preprocessor">#endif</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__int__sync.html#a482056b8d7618f928fbf42856828d228">s</a>;
<a name="l00599"></a><a class="code" href="unioncvmx__stxx__int__sync.html#a25e8a857ead426da0a4c3aefa54445b9">00599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">cvmx_stxx_int_sync_s</a>           <a class="code" href="unioncvmx__stxx__int__sync.html#a25e8a857ead426da0a4c3aefa54445b9">cn38xx</a>;
<a name="l00600"></a><a class="code" href="unioncvmx__stxx__int__sync.html#a9e180d03bd15f14ff48816782abf06aa">00600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">cvmx_stxx_int_sync_s</a>           <a class="code" href="unioncvmx__stxx__int__sync.html#a9e180d03bd15f14ff48816782abf06aa">cn38xxp2</a>;
<a name="l00601"></a><a class="code" href="unioncvmx__stxx__int__sync.html#afe6445e643bb6dec0100e70820b03841">00601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">cvmx_stxx_int_sync_s</a>           <a class="code" href="unioncvmx__stxx__int__sync.html#afe6445e643bb6dec0100e70820b03841">cn58xx</a>;
<a name="l00602"></a><a class="code" href="unioncvmx__stxx__int__sync.html#ab46e508d91694a20689dd47d514e3b3c">00602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__int__sync_1_1cvmx__stxx__int__sync__s.html">cvmx_stxx_int_sync_s</a>           <a class="code" href="unioncvmx__stxx__int__sync.html#ab46e508d91694a20689dd47d514e3b3c">cn58xxp1</a>;
<a name="l00603"></a>00603 };
<a name="l00604"></a><a class="code" href="cvmx-stxx-defs_8h.html#af1194448656ccaed72e0c21f18b62369">00604</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__int__sync.html" title="cvmx_stx::_int_sync">cvmx_stxx_int_sync</a> <a class="code" href="unioncvmx__stxx__int__sync.html" title="cvmx_stx::_int_sync">cvmx_stxx_int_sync_t</a>;
<a name="l00605"></a>00605 <span class="comment"></span>
<a name="l00606"></a>00606 <span class="comment">/**</span>
<a name="l00607"></a>00607 <span class="comment"> * cvmx_stx#_min_bst</span>
<a name="l00608"></a>00608 <span class="comment"> *</span>
<a name="l00609"></a>00609 <span class="comment"> * STX_MIN_BST - Min Burst to enforce when inserting training sequence</span>
<a name="l00610"></a>00610 <span class="comment"> *</span>
<a name="l00611"></a>00611 <span class="comment"> */</span>
<a name="l00612"></a><a class="code" href="unioncvmx__stxx__min__bst.html">00612</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__min__bst.html" title="cvmx_stx::_min_bst">cvmx_stxx_min_bst</a> {
<a name="l00613"></a><a class="code" href="unioncvmx__stxx__min__bst.html#a101c2f8f508f0dc04396fa467d01642c">00613</a>     uint64_t <a class="code" href="unioncvmx__stxx__min__bst.html#a101c2f8f508f0dc04396fa467d01642c">u64</a>;
<a name="l00614"></a><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">cvmx_stxx_min_bst_s</a> {
<a name="l00615"></a>00615 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#ab7ef3565576ebd331e791559c1b2cb55">reserved_9_63</a>                : 55;
<a name="l00617"></a>00617     uint64_t <a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#a2318a99bba7cbb909aa2947eb9601c9e">minb</a>                         : 9;  <span class="comment">/**&lt; When STX_ARB_CTL[MINTRN] is set, MINB indicates</span>
<a name="l00618"></a>00618 <span class="comment">                                                         the number of 8B blocks to send before inserting</span>
<a name="l00619"></a>00619 <span class="comment">                                                         a training sequence.  Normally MINB will be set</span>
<a name="l00620"></a>00620 <span class="comment">                                                         to GMX_TX_SPI_THRESH[THRESH].  MINB should always</span>
<a name="l00621"></a>00621 <span class="comment">                                                         be set to an even number (ie. multiple of 16B) */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#else</span>
<a name="l00623"></a><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#a2318a99bba7cbb909aa2947eb9601c9e">00623</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#a2318a99bba7cbb909aa2947eb9601c9e">minb</a>                         : 9;
<a name="l00624"></a><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#ab7ef3565576ebd331e791559c1b2cb55">00624</a>     uint64_t <a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html#ab7ef3565576ebd331e791559c1b2cb55">reserved_9_63</a>                : 55;
<a name="l00625"></a>00625 <span class="preprocessor">#endif</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__min__bst.html#a325cbdff59240edbb91edf66c5737ec5">s</a>;
<a name="l00627"></a><a class="code" href="unioncvmx__stxx__min__bst.html#a1dc36a6486c50d9e4fd1f84ff59d7161">00627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">cvmx_stxx_min_bst_s</a>            <a class="code" href="unioncvmx__stxx__min__bst.html#a1dc36a6486c50d9e4fd1f84ff59d7161">cn38xx</a>;
<a name="l00628"></a><a class="code" href="unioncvmx__stxx__min__bst.html#aec973f9091ae1bc9a7e2dde8f7f583ac">00628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">cvmx_stxx_min_bst_s</a>            <a class="code" href="unioncvmx__stxx__min__bst.html#aec973f9091ae1bc9a7e2dde8f7f583ac">cn38xxp2</a>;
<a name="l00629"></a><a class="code" href="unioncvmx__stxx__min__bst.html#a5177ee2805b8bb39cc939518708ad0a1">00629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">cvmx_stxx_min_bst_s</a>            <a class="code" href="unioncvmx__stxx__min__bst.html#a5177ee2805b8bb39cc939518708ad0a1">cn58xx</a>;
<a name="l00630"></a><a class="code" href="unioncvmx__stxx__min__bst.html#a5b9ee4ae1ff2bbd2a3fdbe3a6b0be3b8">00630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__min__bst_1_1cvmx__stxx__min__bst__s.html">cvmx_stxx_min_bst_s</a>            <a class="code" href="unioncvmx__stxx__min__bst.html#a5b9ee4ae1ff2bbd2a3fdbe3a6b0be3b8">cn58xxp1</a>;
<a name="l00631"></a>00631 };
<a name="l00632"></a><a class="code" href="cvmx-stxx-defs_8h.html#ae88f4c084dc7e5914e75b3f09011982c">00632</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__min__bst.html" title="cvmx_stx::_min_bst">cvmx_stxx_min_bst</a> <a class="code" href="unioncvmx__stxx__min__bst.html" title="cvmx_stx::_min_bst">cvmx_stxx_min_bst_t</a>;
<a name="l00633"></a>00633 <span class="comment"></span>
<a name="l00634"></a>00634 <span class="comment">/**</span>
<a name="l00635"></a>00635 <span class="comment"> * cvmx_stx#_spi4_cal#</span>
<a name="l00636"></a>00636 <span class="comment"> *</span>
<a name="l00637"></a>00637 <span class="comment"> * specify the RSL base addresses for the block</span>
<a name="l00638"></a>00638 <span class="comment"> * STX_SPI4_CAL - Spi4 Calender table</span>
<a name="l00639"></a>00639 <span class="comment"> * direct_calendar_write / direct_calendar_read</span>
<a name="l00640"></a>00640 <span class="comment"> *</span>
<a name="l00641"></a>00641 <span class="comment"> * Notes:</span>
<a name="l00642"></a>00642 <span class="comment"> * There are 32 calendar table CSR&apos;s, each containing 4 entries for a</span>
<a name="l00643"></a>00643 <span class="comment"> *     total of 128 entries.  In the above definition...</span>
<a name="l00644"></a>00644 <span class="comment"> *</span>
<a name="l00645"></a>00645 <span class="comment"> *           n = calendar table offset * 4</span>
<a name="l00646"></a>00646 <span class="comment"> *</span>
<a name="l00647"></a>00647 <span class="comment"> *        Example, offset 0x00 contains the calendar table entries 0, 1, 2, 3</span>
<a name="l00648"></a>00648 <span class="comment"> *        (with n == 0).  Offset 0x10 is the 16th entry in the calendar table</span>
<a name="l00649"></a>00649 <span class="comment"> *        and would contain entries (16*4) = 64, 65, 66, and 67.</span>
<a name="l00650"></a>00650 <span class="comment"> *</span>
<a name="l00651"></a>00651 <span class="comment"> * Restrictions:</span>
<a name="l00652"></a>00652 <span class="comment"> *        Calendar table entry accesses (read or write) can only occur</span>
<a name="l00653"></a>00653 <span class="comment"> *        if the interface is disabled.  All other accesses will be</span>
<a name="l00654"></a>00654 <span class="comment"> *        unpredictable.</span>
<a name="l00655"></a>00655 <span class="comment"> *</span>
<a name="l00656"></a>00656 <span class="comment"> *     Both the calendar table and the LEN and M parameters must be</span>
<a name="l00657"></a>00657 <span class="comment"> *     completely setup before writing the Interface enable (INF_EN) and</span>
<a name="l00658"></a>00658 <span class="comment"> *     Status channel enabled (ST_EN) asserted.</span>
<a name="l00659"></a>00659 <span class="comment"> */</span>
<a name="l00660"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html">00660</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__calx.html" title="cvmx_stx::_spi4_cal#">cvmx_stxx_spi4_calx</a> {
<a name="l00661"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html#a34b106fee9c0dbc19f0f88fd5aeefc25">00661</a>     uint64_t <a class="code" href="unioncvmx__stxx__spi4__calx.html#a34b106fee9c0dbc19f0f88fd5aeefc25">u64</a>;
<a name="l00662"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">00662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">cvmx_stxx_spi4_calx_s</a> {
<a name="l00663"></a>00663 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a01e1d025a54fc00d5f4ccf0876a8ff9a">reserved_17_63</a>               : 47;
<a name="l00665"></a>00665     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a915671670d87dcb79bed118222d8a167">oddpar</a>                       : 1;  <span class="comment">/**&lt; Odd parity over STX_SPI4_CAL[15:0]</span>
<a name="l00666"></a>00666 <span class="comment">                                                         (^STX_SPI4_CAL[16:0] === 1&apos;b1)                  |   $NS       NS */</span>
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a6d81f98f26085dc45d605d5dabf032f0">prt3</a>                         : 4;  <span class="comment">/**&lt; Status for port n+3 */</span>
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#ad434e6ab55a1340c43417c19a6d948e4">prt2</a>                         : 4;  <span class="comment">/**&lt; Status for port n+2 */</span>
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a104913d766ee7c60edaf32f69a7006df">prt1</a>                         : 4;  <span class="comment">/**&lt; Status for port n+1 */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a33d0d83c3a3273cc785c4a119d9ea900">prt0</a>                         : 4;  <span class="comment">/**&lt; Status for port n+0 */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#else</span>
<a name="l00672"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a33d0d83c3a3273cc785c4a119d9ea900">00672</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a33d0d83c3a3273cc785c4a119d9ea900">prt0</a>                         : 4;
<a name="l00673"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a104913d766ee7c60edaf32f69a7006df">00673</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a104913d766ee7c60edaf32f69a7006df">prt1</a>                         : 4;
<a name="l00674"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#ad434e6ab55a1340c43417c19a6d948e4">00674</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#ad434e6ab55a1340c43417c19a6d948e4">prt2</a>                         : 4;
<a name="l00675"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a6d81f98f26085dc45d605d5dabf032f0">00675</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a6d81f98f26085dc45d605d5dabf032f0">prt3</a>                         : 4;
<a name="l00676"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a915671670d87dcb79bed118222d8a167">00676</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a915671670d87dcb79bed118222d8a167">oddpar</a>                       : 1;
<a name="l00677"></a><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a01e1d025a54fc00d5f4ccf0876a8ff9a">00677</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html#a01e1d025a54fc00d5f4ccf0876a8ff9a">reserved_17_63</a>               : 47;
<a name="l00678"></a>00678 <span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__spi4__calx.html#a2129715b35585298f3aa27976869a7fa">s</a>;
<a name="l00680"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html#acc222c0d22ffd54dbec9d4356c3f08bd">00680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">cvmx_stxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__stxx__spi4__calx.html#acc222c0d22ffd54dbec9d4356c3f08bd">cn38xx</a>;
<a name="l00681"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html#a193ccc478b5a19ea8cbdefd9ef41f5b5">00681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">cvmx_stxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__stxx__spi4__calx.html#a193ccc478b5a19ea8cbdefd9ef41f5b5">cn38xxp2</a>;
<a name="l00682"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html#a89312fcc1738875fe9c1e731b3c89aea">00682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">cvmx_stxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__stxx__spi4__calx.html#a89312fcc1738875fe9c1e731b3c89aea">cn58xx</a>;
<a name="l00683"></a><a class="code" href="unioncvmx__stxx__spi4__calx.html#ada4c9607e63ac6b6d8dde60a03420212">00683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__calx_1_1cvmx__stxx__spi4__calx__s.html">cvmx_stxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__stxx__spi4__calx.html#ada4c9607e63ac6b6d8dde60a03420212">cn58xxp1</a>;
<a name="l00684"></a>00684 };
<a name="l00685"></a><a class="code" href="cvmx-stxx-defs_8h.html#a95c68aaadfddabea4d86840ccde10245">00685</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__calx.html" title="cvmx_stx::_spi4_cal#">cvmx_stxx_spi4_calx</a> <a class="code" href="unioncvmx__stxx__spi4__calx.html" title="cvmx_stx::_spi4_cal#">cvmx_stxx_spi4_calx_t</a>;
<a name="l00686"></a>00686 <span class="comment"></span>
<a name="l00687"></a>00687 <span class="comment">/**</span>
<a name="l00688"></a>00688 <span class="comment"> * cvmx_stx#_spi4_dat</span>
<a name="l00689"></a>00689 <span class="comment"> *</span>
<a name="l00690"></a>00690 <span class="comment"> * STX_SPI4_DAT - Spi4 datapath channel control register</span>
<a name="l00691"></a>00691 <span class="comment"> *</span>
<a name="l00692"></a>00692 <span class="comment"> *</span>
<a name="l00693"></a>00693 <span class="comment"> * Notes:</span>
<a name="l00694"></a>00694 <span class="comment"> * Restrictions:</span>
<a name="l00695"></a>00695 <span class="comment"> * * DATA_MAX_T must be in MOD 4 cycles</span>
<a name="l00696"></a>00696 <span class="comment"> *</span>
<a name="l00697"></a>00697 <span class="comment"> * * DATA_MAX_T must at least 0x20</span>
<a name="l00698"></a>00698 <span class="comment"> *</span>
<a name="l00699"></a>00699 <span class="comment"> * * DATA_MAX_T == 0 or ALPHA == 0 will disable the training sequnce</span>
<a name="l00700"></a>00700 <span class="comment"> *</span>
<a name="l00701"></a>00701 <span class="comment"> * * If STX_ARB_CTL[MINTRN] is set, then training cycles will stall</span>
<a name="l00702"></a>00702 <span class="comment"> *   waiting for min bursts to complete.  In the worst case, this will</span>
<a name="l00703"></a>00703 <span class="comment"> *   add the entire min burst transmission time to the interval between</span>
<a name="l00704"></a>00704 <span class="comment"> *   trainging sequence.  The observed MAX_T on the Spi4 bus will be...</span>
<a name="l00705"></a>00705 <span class="comment"> *</span>
<a name="l00706"></a>00706 <span class="comment"> *                STX_SPI4_DAT[MAX_T] + (STX_MIN_BST[MINB] * 4)</span>
<a name="l00707"></a>00707 <span class="comment"> *</span>
<a name="l00708"></a>00708 <span class="comment"> *      If STX_ARB_CTL[MINTRN] is set in Spi4 mode, then the data_max_t</span>
<a name="l00709"></a>00709 <span class="comment"> *      parameter will have to be adjusted.  Please see the</span>
<a name="l00710"></a>00710 <span class="comment"> *      STX_SPI4_DAT[MAX_T] section for additional information.  In</span>
<a name="l00711"></a>00711 <span class="comment"> *      addition, the min_burst can only be guaranteed on the initial data</span>
<a name="l00712"></a>00712 <span class="comment"> *      burst of a given packet (i.e. the first data burst which contains</span>
<a name="l00713"></a>00713 <span class="comment"> *      the SOP tick).  All subsequent bursts could be truncated by training</span>
<a name="l00714"></a>00714 <span class="comment"> *      sequences at any point during transmission and could be arbitrarily</span>
<a name="l00715"></a>00715 <span class="comment"> *      small.  This mode is only for use in Spi4 mode.</span>
<a name="l00716"></a>00716 <span class="comment"> */</span>
<a name="l00717"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html">00717</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__dat.html" title="cvmx_stx::_spi4_dat">cvmx_stxx_spi4_dat</a> {
<a name="l00718"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html#aa4055adaa8e75707bb3b66e1b43b02a8">00718</a>     uint64_t <a class="code" href="unioncvmx__stxx__spi4__dat.html#aa4055adaa8e75707bb3b66e1b43b02a8">u64</a>;
<a name="l00719"></a><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">00719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">cvmx_stxx_spi4_dat_s</a> {
<a name="l00720"></a>00720 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#a0e193a5bee75801a11671d7de6a5fb6d">reserved_32_63</a>               : 32;
<a name="l00722"></a>00722     uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aa2664867f86ccdc967839faf69d26c45">alpha</a>                        : 16; <span class="comment">/**&lt; alpha (from spi4.2 spec) */</span>
<a name="l00723"></a>00723     uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aaaf7d411b684103573b02941fbdea08c">max_t</a>                        : 16; <span class="comment">/**&lt; DATA_MAX_T (from spi4.2 spec) */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#else</span>
<a name="l00725"></a><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aaaf7d411b684103573b02941fbdea08c">00725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aaaf7d411b684103573b02941fbdea08c">max_t</a>                        : 16;
<a name="l00726"></a><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aa2664867f86ccdc967839faf69d26c45">00726</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#aa2664867f86ccdc967839faf69d26c45">alpha</a>                        : 16;
<a name="l00727"></a><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#a0e193a5bee75801a11671d7de6a5fb6d">00727</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html#a0e193a5bee75801a11671d7de6a5fb6d">reserved_32_63</a>               : 32;
<a name="l00728"></a>00728 <span class="preprocessor">#endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__spi4__dat.html#a5c53a859e5826de04f17883d6f2288dd">s</a>;
<a name="l00730"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html#a5c45fa89cbbbf98750a2504c643f9e6f">00730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">cvmx_stxx_spi4_dat_s</a>           <a class="code" href="unioncvmx__stxx__spi4__dat.html#a5c45fa89cbbbf98750a2504c643f9e6f">cn38xx</a>;
<a name="l00731"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html#a17d62353ded6b92b38cfaf5fdcb210aa">00731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">cvmx_stxx_spi4_dat_s</a>           <a class="code" href="unioncvmx__stxx__spi4__dat.html#a17d62353ded6b92b38cfaf5fdcb210aa">cn38xxp2</a>;
<a name="l00732"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html#ab6f5614dd41c7a34601142bf66d9a681">00732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">cvmx_stxx_spi4_dat_s</a>           <a class="code" href="unioncvmx__stxx__spi4__dat.html#ab6f5614dd41c7a34601142bf66d9a681">cn58xx</a>;
<a name="l00733"></a><a class="code" href="unioncvmx__stxx__spi4__dat.html#a46419332965270e22d731bd2e19d4644">00733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__dat_1_1cvmx__stxx__spi4__dat__s.html">cvmx_stxx_spi4_dat_s</a>           <a class="code" href="unioncvmx__stxx__spi4__dat.html#a46419332965270e22d731bd2e19d4644">cn58xxp1</a>;
<a name="l00734"></a>00734 };
<a name="l00735"></a><a class="code" href="cvmx-stxx-defs_8h.html#aa304b9ffae2db61ce4e9b38a30cdbd93">00735</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__dat.html" title="cvmx_stx::_spi4_dat">cvmx_stxx_spi4_dat</a> <a class="code" href="unioncvmx__stxx__spi4__dat.html" title="cvmx_stx::_spi4_dat">cvmx_stxx_spi4_dat_t</a>;
<a name="l00736"></a>00736 <span class="comment"></span>
<a name="l00737"></a>00737 <span class="comment">/**</span>
<a name="l00738"></a>00738 <span class="comment"> * cvmx_stx#_spi4_stat</span>
<a name="l00739"></a>00739 <span class="comment"> *</span>
<a name="l00740"></a>00740 <span class="comment"> * STX_SPI4_STAT - Spi4 status channel control register</span>
<a name="l00741"></a>00741 <span class="comment"> *</span>
<a name="l00742"></a>00742 <span class="comment"> *</span>
<a name="l00743"></a>00743 <span class="comment"> * Notes:</span>
<a name="l00744"></a>00744 <span class="comment"> * Restrictions:</span>
<a name="l00745"></a>00745 <span class="comment"> * Both the calendar table and the LEN and M parameters must be</span>
<a name="l00746"></a>00746 <span class="comment"> * completely setup before writing the Interface enable (INF_EN) and</span>
<a name="l00747"></a>00747 <span class="comment"> * Status channel enabled (ST_EN) asserted.</span>
<a name="l00748"></a>00748 <span class="comment"> *</span>
<a name="l00749"></a>00749 <span class="comment"> * The calendar table will only be enabled when LEN &gt; 0.</span>
<a name="l00750"></a>00750 <span class="comment"> *</span>
<a name="l00751"></a>00751 <span class="comment"> * Current rev will only support LVTTL status IO.</span>
<a name="l00752"></a>00752 <span class="comment"> */</span>
<a name="l00753"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html">00753</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__stat.html" title="cvmx_stx::_spi4_stat">cvmx_stxx_spi4_stat</a> {
<a name="l00754"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html#ae9dfa399a3b7b6e9934bb4414048bf22">00754</a>     uint64_t <a class="code" href="unioncvmx__stxx__spi4__stat.html#ae9dfa399a3b7b6e9934bb4414048bf22">u64</a>;
<a name="l00755"></a><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">00755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">cvmx_stxx_spi4_stat_s</a> {
<a name="l00756"></a>00756 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a3fd7e62bfdc01bd6aab8498ed227613c">reserved_16_63</a>               : 48;
<a name="l00758"></a>00758     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#ad6b11d883fe4f6d8a3cac7fed4997551">m</a>                            : 8;  <span class="comment">/**&lt; CALENDAR_M (from spi4.2 spec) */</span>
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a73db86fb4f5f3718b9fef5f098ea12f1">reserved_7_7</a>                 : 1;
<a name="l00760"></a>00760     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a7025b76c90e69f94ae9a1f3d05813cce">len</a>                          : 7;  <span class="comment">/**&lt; CALENDAR_LEN (from spi4.2 spec) */</span>
<a name="l00761"></a>00761 <span class="preprocessor">#else</span>
<a name="l00762"></a><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a7025b76c90e69f94ae9a1f3d05813cce">00762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a7025b76c90e69f94ae9a1f3d05813cce">len</a>                          : 7;
<a name="l00763"></a><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a73db86fb4f5f3718b9fef5f098ea12f1">00763</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a73db86fb4f5f3718b9fef5f098ea12f1">reserved_7_7</a>                 : 1;
<a name="l00764"></a><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#ad6b11d883fe4f6d8a3cac7fed4997551">00764</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#ad6b11d883fe4f6d8a3cac7fed4997551">m</a>                            : 8;
<a name="l00765"></a><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a3fd7e62bfdc01bd6aab8498ed227613c">00765</a>     uint64_t <a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html#a3fd7e62bfdc01bd6aab8498ed227613c">reserved_16_63</a>               : 48;
<a name="l00766"></a>00766 <span class="preprocessor">#endif</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__spi4__stat.html#a816325d91e436d83ea636ca6bb7f0be1">s</a>;
<a name="l00768"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html#a7ab0d50b2560a92fc6814fb082612d67">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">cvmx_stxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__stxx__spi4__stat.html#a7ab0d50b2560a92fc6814fb082612d67">cn38xx</a>;
<a name="l00769"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html#a2fe9064df0cb6824174acca694bf10d4">00769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">cvmx_stxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__stxx__spi4__stat.html#a2fe9064df0cb6824174acca694bf10d4">cn38xxp2</a>;
<a name="l00770"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html#a055b70a56e1a0ce4f4f46af00dd9a885">00770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">cvmx_stxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__stxx__spi4__stat.html#a055b70a56e1a0ce4f4f46af00dd9a885">cn58xx</a>;
<a name="l00771"></a><a class="code" href="unioncvmx__stxx__spi4__stat.html#a2df46d3fbf64b3730a06852b253decce">00771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__spi4__stat_1_1cvmx__stxx__spi4__stat__s.html">cvmx_stxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__stxx__spi4__stat.html#a2df46d3fbf64b3730a06852b253decce">cn58xxp1</a>;
<a name="l00772"></a>00772 };
<a name="l00773"></a><a class="code" href="cvmx-stxx-defs_8h.html#ac864903cff374b6affe00b2f96845aa3">00773</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__spi4__stat.html" title="cvmx_stx::_spi4_stat">cvmx_stxx_spi4_stat</a> <a class="code" href="unioncvmx__stxx__spi4__stat.html" title="cvmx_stx::_spi4_stat">cvmx_stxx_spi4_stat_t</a>;
<a name="l00774"></a>00774 <span class="comment"></span>
<a name="l00775"></a>00775 <span class="comment">/**</span>
<a name="l00776"></a>00776 <span class="comment"> * cvmx_stx#_stat_bytes_hi</span>
<a name="l00777"></a>00777 <span class="comment"> */</span>
<a name="l00778"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html">00778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html" title="cvmx_stx::_stat_bytes_hi">cvmx_stxx_stat_bytes_hi</a> {
<a name="l00779"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#abb32125c80b36e54cd5ce00622437483">00779</a>     uint64_t <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#abb32125c80b36e54cd5ce00622437483">u64</a>;
<a name="l00780"></a><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">00780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">cvmx_stxx_stat_bytes_hi_s</a> {
<a name="l00781"></a>00781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a86c417033655b1b75839ca4563a5ccaf">reserved_32_63</a>               : 32;
<a name="l00783"></a>00783     uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a444e5d24bb3c6215e82ea1c041a77629">cnt</a>                          : 32; <span class="comment">/**&lt; Number of bytes sent (CNT[63:32]) */</span>
<a name="l00784"></a>00784 <span class="preprocessor">#else</span>
<a name="l00785"></a><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a444e5d24bb3c6215e82ea1c041a77629">00785</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a444e5d24bb3c6215e82ea1c041a77629">cnt</a>                          : 32;
<a name="l00786"></a><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a86c417033655b1b75839ca4563a5ccaf">00786</a>     uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html#a86c417033655b1b75839ca4563a5ccaf">reserved_32_63</a>               : 32;
<a name="l00787"></a>00787 <span class="preprocessor">#endif</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#a777a758ab9a6186746dcdec36172a52c">s</a>;
<a name="l00789"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#abf96efedec5418fefdbab5a2a07e7544">00789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">cvmx_stxx_stat_bytes_hi_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#abf96efedec5418fefdbab5a2a07e7544">cn38xx</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#a7457e9330c8f25ebf6354760a20aa045">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">cvmx_stxx_stat_bytes_hi_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#a7457e9330c8f25ebf6354760a20aa045">cn38xxp2</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#a60a9c6e94cb03c6d34362a79d437a5e1">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">cvmx_stxx_stat_bytes_hi_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#a60a9c6e94cb03c6d34362a79d437a5e1">cn58xx</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#aa0ecb4e0ac702538681bfd9f3b7012af">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__hi_1_1cvmx__stxx__stat__bytes__hi__s.html">cvmx_stxx_stat_bytes_hi_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html#aa0ecb4e0ac702538681bfd9f3b7012af">cn58xxp1</a>;
<a name="l00793"></a>00793 };
<a name="l00794"></a><a class="code" href="cvmx-stxx-defs_8h.html#a7486f5e81591fb547240fc80acd78e19">00794</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__bytes__hi.html" title="cvmx_stx::_stat_bytes_hi">cvmx_stxx_stat_bytes_hi</a> <a class="code" href="unioncvmx__stxx__stat__bytes__hi.html" title="cvmx_stx::_stat_bytes_hi">cvmx_stxx_stat_bytes_hi_t</a>;
<a name="l00795"></a>00795 <span class="comment"></span>
<a name="l00796"></a>00796 <span class="comment">/**</span>
<a name="l00797"></a>00797 <span class="comment"> * cvmx_stx#_stat_bytes_lo</span>
<a name="l00798"></a>00798 <span class="comment"> */</span>
<a name="l00799"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html">00799</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html" title="cvmx_stx::_stat_bytes_lo">cvmx_stxx_stat_bytes_lo</a> {
<a name="l00800"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a2d65026fee5d1a29169102c3c43570a8">00800</a>     uint64_t <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a2d65026fee5d1a29169102c3c43570a8">u64</a>;
<a name="l00801"></a><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">00801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">cvmx_stxx_stat_bytes_lo_s</a> {
<a name="l00802"></a>00802 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#ab2d8158c798abec382edcdca90cec2a9">reserved_32_63</a>               : 32;
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#a5280efe788f2907c61cad09bd01c3f31">cnt</a>                          : 32; <span class="comment">/**&lt; Number of bytes sent (CNT[31:0]) */</span>
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#a5280efe788f2907c61cad09bd01c3f31">00806</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#a5280efe788f2907c61cad09bd01c3f31">cnt</a>                          : 32;
<a name="l00807"></a><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#ab2d8158c798abec382edcdca90cec2a9">00807</a>     uint64_t <a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html#ab2d8158c798abec382edcdca90cec2a9">reserved_32_63</a>               : 32;
<a name="l00808"></a>00808 <span class="preprocessor">#endif</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a784ef32702490a84303839bbbd3208f5">s</a>;
<a name="l00810"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a65093cd14f5baedfe67dc094f2c1c3a9">00810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">cvmx_stxx_stat_bytes_lo_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a65093cd14f5baedfe67dc094f2c1c3a9">cn38xx</a>;
<a name="l00811"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#ac3fba4d70c62607cfe9fefec239d4e50">00811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">cvmx_stxx_stat_bytes_lo_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#ac3fba4d70c62607cfe9fefec239d4e50">cn38xxp2</a>;
<a name="l00812"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a55ce703764f2d6fd353b94289ce99fcd">00812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">cvmx_stxx_stat_bytes_lo_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a55ce703764f2d6fd353b94289ce99fcd">cn58xx</a>;
<a name="l00813"></a><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a9dbb02b567bf9879836f0081f9bfd452">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__bytes__lo_1_1cvmx__stxx__stat__bytes__lo__s.html">cvmx_stxx_stat_bytes_lo_s</a>      <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html#a9dbb02b567bf9879836f0081f9bfd452">cn58xxp1</a>;
<a name="l00814"></a>00814 };
<a name="l00815"></a><a class="code" href="cvmx-stxx-defs_8h.html#ab8a533b8a36e1e987dbddf94142862ef">00815</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__bytes__lo.html" title="cvmx_stx::_stat_bytes_lo">cvmx_stxx_stat_bytes_lo</a> <a class="code" href="unioncvmx__stxx__stat__bytes__lo.html" title="cvmx_stx::_stat_bytes_lo">cvmx_stxx_stat_bytes_lo_t</a>;
<a name="l00816"></a>00816 <span class="comment"></span>
<a name="l00817"></a>00817 <span class="comment">/**</span>
<a name="l00818"></a>00818 <span class="comment"> * cvmx_stx#_stat_ctl</span>
<a name="l00819"></a>00819 <span class="comment"> */</span>
<a name="l00820"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html">00820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__ctl.html" title="cvmx_stx::_stat_ctl">cvmx_stxx_stat_ctl</a> {
<a name="l00821"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html#ab096fcc542f9053d1c5f9dad76c7b997">00821</a>     uint64_t <a class="code" href="unioncvmx__stxx__stat__ctl.html#ab096fcc542f9053d1c5f9dad76c7b997">u64</a>;
<a name="l00822"></a><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">cvmx_stxx_stat_ctl_s</a> {
<a name="l00823"></a>00823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#a5d482d92195ef321bc84b3bd7b2df4a1">reserved_5_63</a>                : 59;
<a name="l00825"></a>00825     uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ad4cc88b423321a1bc6a77e86967c2db3">clr</a>                          : 1;  <span class="comment">/**&lt; Clear all statistics counters</span>
<a name="l00826"></a>00826 <span class="comment">                                                         - STX_STAT_PKT_XMT</span>
<a name="l00827"></a>00827 <span class="comment">                                                         - STX_STAT_BYTES_HI</span>
<a name="l00828"></a>00828 <span class="comment">                                                         - STX_STAT_BYTES_LO */</span>
<a name="l00829"></a>00829     uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ab4b7932e48ac73d75c4daca76f5942b9">bckprs</a>                       : 4;  <span class="comment">/**&lt; The selected port for STX_BCKPRS_CNT */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#else</span>
<a name="l00831"></a><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ab4b7932e48ac73d75c4daca76f5942b9">00831</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ab4b7932e48ac73d75c4daca76f5942b9">bckprs</a>                       : 4;
<a name="l00832"></a><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ad4cc88b423321a1bc6a77e86967c2db3">00832</a>     uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#ad4cc88b423321a1bc6a77e86967c2db3">clr</a>                          : 1;
<a name="l00833"></a><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#a5d482d92195ef321bc84b3bd7b2df4a1">00833</a>     uint64_t <a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html#a5d482d92195ef321bc84b3bd7b2df4a1">reserved_5_63</a>                : 59;
<a name="l00834"></a>00834 <span class="preprocessor">#endif</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__stat__ctl.html#adca4d42e41a6217c3d275b8f51b72f17">s</a>;
<a name="l00836"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html#a660dab3b0d2ad3009e1aef22f7f6e459">00836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">cvmx_stxx_stat_ctl_s</a>           <a class="code" href="unioncvmx__stxx__stat__ctl.html#a660dab3b0d2ad3009e1aef22f7f6e459">cn38xx</a>;
<a name="l00837"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html#aef8381fe2433592b6a352ebb60597d2f">00837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">cvmx_stxx_stat_ctl_s</a>           <a class="code" href="unioncvmx__stxx__stat__ctl.html#aef8381fe2433592b6a352ebb60597d2f">cn38xxp2</a>;
<a name="l00838"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html#a35a8b587fda7bc42f91adc4029970bcb">00838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">cvmx_stxx_stat_ctl_s</a>           <a class="code" href="unioncvmx__stxx__stat__ctl.html#a35a8b587fda7bc42f91adc4029970bcb">cn58xx</a>;
<a name="l00839"></a><a class="code" href="unioncvmx__stxx__stat__ctl.html#a31b05888449ad6f6c79a07886f0c2c53">00839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__ctl_1_1cvmx__stxx__stat__ctl__s.html">cvmx_stxx_stat_ctl_s</a>           <a class="code" href="unioncvmx__stxx__stat__ctl.html#a31b05888449ad6f6c79a07886f0c2c53">cn58xxp1</a>;
<a name="l00840"></a>00840 };
<a name="l00841"></a><a class="code" href="cvmx-stxx-defs_8h.html#ab7f7b37adbf8edd7dde70544e31cc363">00841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__ctl.html" title="cvmx_stx::_stat_ctl">cvmx_stxx_stat_ctl</a> <a class="code" href="unioncvmx__stxx__stat__ctl.html" title="cvmx_stx::_stat_ctl">cvmx_stxx_stat_ctl_t</a>;
<a name="l00842"></a>00842 <span class="comment"></span>
<a name="l00843"></a>00843 <span class="comment">/**</span>
<a name="l00844"></a>00844 <span class="comment"> * cvmx_stx#_stat_pkt_xmt</span>
<a name="l00845"></a>00845 <span class="comment"> */</span>
<a name="l00846"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html">00846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html" title="cvmx_stx::_stat_pkt_xmt">cvmx_stxx_stat_pkt_xmt</a> {
<a name="l00847"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#aecec2f0319d951330fdca184075a094d">00847</a>     uint64_t <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#aecec2f0319d951330fdca184075a094d">u64</a>;
<a name="l00848"></a><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">00848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">cvmx_stxx_stat_pkt_xmt_s</a> {
<a name="l00849"></a>00849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a8eb597ca4afb79ed3f0a02891f7c39af">reserved_32_63</a>               : 32;
<a name="l00851"></a>00851     uint64_t <a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a3593156ff88987b50af06ad59c30753c">cnt</a>                          : 32; <span class="comment">/**&lt; Number of packets sent */</span>
<a name="l00852"></a>00852 <span class="preprocessor">#else</span>
<a name="l00853"></a><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a3593156ff88987b50af06ad59c30753c">00853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a3593156ff88987b50af06ad59c30753c">cnt</a>                          : 32;
<a name="l00854"></a><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a8eb597ca4afb79ed3f0a02891f7c39af">00854</a>     uint64_t <a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html#a8eb597ca4afb79ed3f0a02891f7c39af">reserved_32_63</a>               : 32;
<a name="l00855"></a>00855 <span class="preprocessor">#endif</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#ace7c4cdf9cbc3cea6b18d46402df6018">s</a>;
<a name="l00857"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#ab3bde37e88456bea383b155f7f9e8ff3">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">cvmx_stxx_stat_pkt_xmt_s</a>       <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#ab3bde37e88456bea383b155f7f9e8ff3">cn38xx</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a5f2cb750edef44f4e6937d3a73cc3b36">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">cvmx_stxx_stat_pkt_xmt_s</a>       <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a5f2cb750edef44f4e6937d3a73cc3b36">cn38xxp2</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a4852655c15c7131c9068d4022523e2fb">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">cvmx_stxx_stat_pkt_xmt_s</a>       <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a4852655c15c7131c9068d4022523e2fb">cn58xx</a>;
<a name="l00860"></a><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a5704277d7a04e3f70e44f41216cfe420">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__stxx__stat__pkt__xmt_1_1cvmx__stxx__stat__pkt__xmt__s.html">cvmx_stxx_stat_pkt_xmt_s</a>       <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html#a5704277d7a04e3f70e44f41216cfe420">cn58xxp1</a>;
<a name="l00861"></a>00861 };
<a name="l00862"></a><a class="code" href="cvmx-stxx-defs_8h.html#ac690bd2b30bc75259e7d5803a5b4474b">00862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html" title="cvmx_stx::_stat_pkt_xmt">cvmx_stxx_stat_pkt_xmt</a> <a class="code" href="unioncvmx__stxx__stat__pkt__xmt.html" title="cvmx_stx::_stat_pkt_xmt">cvmx_stxx_stat_pkt_xmt_t</a>;
<a name="l00863"></a>00863 
<a name="l00864"></a>00864 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
