<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>sysdeps/powerpc/powerpc32/memset.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/18977.html'>sysdeps</a>/<a href='../files/19149.html'>powerpc</a>/<a href='../files/19157.html'>powerpc32</a>/memset.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/* Optimized memset implementation for PowerPC.</em>
<a id='L2' name='L2'></a>   2 <em class='comment'>   Copyright (C) 1997-2022 Free Software Foundation, Inc.</em>
<a id='L3' name='L3'></a>   3 <em class='comment'>   This file is part of the GNU C Library.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'></em>
<a id='L5' name='L5'></a>   5 <em class='comment'>   The GNU C Library is free software; you can redistribute it and/or</em>
<a id='L6' name='L6'></a>   6 <em class='comment'>   modify it under the terms of the GNU Lesser General Public</em>
<a id='L7' name='L7'></a>   7 <em class='comment'>   License as published by the Free Software Foundation; either</em>
<a id='L8' name='L8'></a>   8 <em class='comment'>   version 2.1 of the License, or (at your option) any later version.</em>
<a id='L9' name='L9'></a>   9 <em class='comment'></em>
<a id='L10' name='L10'></a>  10 <em class='comment'>   The GNU C Library is distributed in the hope that it will be useful,</em>
<a id='L11' name='L11'></a>  11 <em class='comment'>   but WITHOUT ANY WARRANTY; without even the implied warranty of</em>
<a id='L12' name='L12'></a>  12 <em class='comment'>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</em>
<a id='L13' name='L13'></a>  13 <em class='comment'>   Lesser General Public License for more details.</em>
<a id='L14' name='L14'></a>  14 <em class='comment'></em>
<a id='L15' name='L15'></a>  15 <em class='comment'>   You should have received a copy of the GNU Lesser General Public</em>
<a id='L16' name='L16'></a>  16 <em class='comment'>   License along with the GNU C Library; if not, see</em>
<a id='L17' name='L17'></a>  17 <em class='comment'>   &lt;https://www.gnu.org/licenses/&gt;.  */</em>
<a id='L18' name='L18'></a>  18 
<a id='L19' name='L19'></a>  19 <em class='sharp'>#include</em> &lt;<a href='../I/5967.html'>sysdep.h</a>&gt;
<a id='L20' name='L20'></a>  20 <em class='sharp'>#include</em> &lt;rtld-global-offsets.h&gt;
<a id='L21' name='L21'></a>  21 
<a id='L22' name='L22'></a>  22 <em class='comment'>/* void * [r3] memset (void *s [r3], int c [r4], size_t n [r5]));</em>
<a id='L23' name='L23'></a>  23 <em class='comment'>   Returns 's'.</em>
<a id='L24' name='L24'></a>  24 <em class='comment'></em>
<a id='L25' name='L25'></a>  25 <em class='comment'>   The memset is done in four sizes: byte (8 bits), word (32 bits),</em>
<a id='L26' name='L26'></a>  26 <em class='comment'>   32-byte blocks (256 bits) and cache line size (128, 256, 1024 bits).</em>
<a id='L27' name='L27'></a>  27 <em class='comment'>   There is a special case for setting whole cache lines to 0, which</em>
<a id='L28' name='L28'></a>  28 <em class='comment'>   takes advantage of the dcbz instruction.  */</em>
<a id='L29' name='L29'></a>  29 
<a id='L30' name='L30'></a>  30     .section    ".text"
<a id='L31' name='L31'></a>  31 EALIGN (memset, 5, 1)
<a id='L32' name='L32'></a>  32 
<a id='L33' name='L33'></a>  33 <em class='sharp'>#define</em> rTMP    r0
<a id='L34' name='L34'></a>  34 <em class='sharp'>#define</em> rRTN    r3  <em class='comment'>/* initial value of 1st argument */</em>
<a id='L35' name='L35'></a>  35 <em class='sharp'>#define</em> rMEMP0  r3  <em class='comment'>/* original value of 1st arg */</em>
<a id='L36' name='L36'></a>  36 <em class='sharp'>#define</em> rCHR    r4  <em class='comment'>/* char to set in each byte */</em>
<a id='L37' name='L37'></a>  37 <em class='sharp'>#define</em> rLEN    r5  <em class='comment'>/* length of region to set */</em>
<a id='L38' name='L38'></a>  38 <em class='sharp'>#define</em> rMEMP   r6  <em class='comment'>/* address at which we are storing */</em>
<a id='L39' name='L39'></a>  39 <em class='sharp'>#define</em> rALIGN  r7  <em class='comment'>/* number of bytes we are setting now (when aligning) */</em>
<a id='L40' name='L40'></a>  40 <em class='sharp'>#define</em> rMEMP2  r8
<a id='L41' name='L41'></a>  41 
<a id='L42' name='L42'></a>  42 <em class='sharp'>#define</em> rPOS32  r7  <em class='comment'>/* constant +32 for clearing with dcbz */</em>
<a id='L43' name='L43'></a>  43 <em class='sharp'>#define</em> rNEG64  r8  <em class='comment'>/* constant -64 for clearing with dcbz */</em>
<a id='L44' name='L44'></a>  44 <em class='sharp'>#define</em> rNEG32  r9  <em class='comment'>/* constant -32 for clearing with dcbz */</em>
<a id='L45' name='L45'></a>  45 
<a id='L46' name='L46'></a>  46 <em class='sharp'>#define</em> <a href='../R/23406.html' title='Multiple referred from 7 places.'>rGOT</a>    r9  <em class='comment'>/* Address of the Global Offset Table.  */</em>
<a id='L47' name='L47'></a>  47 <em class='sharp'>#define</em> rCLS    r8  <em class='comment'>/* Cache line size obtained from static.  */</em>
<a id='L48' name='L48'></a>  48 <em class='sharp'>#define</em> rCLM    r9  <em class='comment'>/* Cache line size mask to check for cache alignment.  */</em>
<a id='L49' name='L49'></a>  49 
<a id='L50' name='L50'></a>  50 <em class='comment'>/* take care of case for size &lt;= 4  */</em>
<a id='L51' name='L51'></a>  51     cmplwi  cr1, rLEN, 4
<a id='L52' name='L52'></a>  52     andi.   rALIGN, rMEMP0, 3
<a id='L53' name='L53'></a>  53     mr  rMEMP, rMEMP0
<a id='L54' name='L54'></a>  54     ble-    cr1, L(small)
<a id='L55' name='L55'></a>  55 <em class='comment'>/* align to word boundary  */</em>
<a id='L56' name='L56'></a>  56     cmplwi  cr5, rLEN, 31
<a id='L57' name='L57'></a>  57     rlwimi  rCHR, rCHR, 8, 16, 23
<a id='L58' name='L58'></a>  58     beq+    L(aligned)  <em class='comment'>/* 8th instruction from .align */</em>
<a id='L59' name='L59'></a>  59     mtcrf   0x01, rMEMP0
<a id='L60' name='L60'></a>  60     subfic  rALIGN, rALIGN, 4
<a id='L61' name='L61'></a>  61     add rMEMP, rMEMP, rALIGN
<a id='L62' name='L62'></a>  62     sub rLEN, rLEN, rALIGN
<a id='L63' name='L63'></a>  63     bf+ 31, L(g0)
<a id='L64' name='L64'></a>  64     stb rCHR, 0(rMEMP0)
<a id='L65' name='L65'></a>  65     bt  30, L(aligned)
<a id='L66' name='L66'></a>  66 L(g0):  sth rCHR, -2(rMEMP) <em class='comment'>/* 16th instruction from .align */</em>
<a id='L67' name='L67'></a>  67 <em class='comment'>/* take care of case for size &lt; 31 */</em>
<a id='L68' name='L68'></a>  68 L(aligned):
<a id='L69' name='L69'></a>  69     mtcrf   0x01, rLEN
<a id='L70' name='L70'></a>  70     rlwimi  rCHR, rCHR, 16, 0, 15
<a id='L71' name='L71'></a>  71     ble cr5, L(medium)
<a id='L72' name='L72'></a>  72 <em class='comment'>/* align to cache line boundary...  */</em>
<a id='L73' name='L73'></a>  73     andi.   rALIGN, rMEMP, 0x1C
<a id='L74' name='L74'></a>  74     subfic  rALIGN, rALIGN, 0x20
<a id='L75' name='L75'></a>  75     beq L(caligned)
<a id='L76' name='L76'></a>  76     mtcrf   0x01, rALIGN
<a id='L77' name='L77'></a>  77     add rMEMP, rMEMP, rALIGN
<a id='L78' name='L78'></a>  78     sub rLEN, rLEN, rALIGN
<a id='L79' name='L79'></a>  79     cmplwi  cr1, rALIGN, 0x10
<a id='L80' name='L80'></a>  80     mr  rMEMP2, rMEMP
<a id='L81' name='L81'></a>  81     bf  28, L(a1)
<a id='L82' name='L82'></a>  82     stw rCHR, -4(rMEMP2)
<a id='L83' name='L83'></a>  83     stwu    rCHR, -8(rMEMP2)
<a id='L84' name='L84'></a>  84 L(a1):  blt cr1, L(a2)
<a id='L85' name='L85'></a>  85     stw rCHR, -4(rMEMP2) <em class='comment'>/* 32nd instruction from .align */</em>
<a id='L86' name='L86'></a>  86     stw rCHR, -8(rMEMP2)
<a id='L87' name='L87'></a>  87     stw rCHR, -12(rMEMP2)
<a id='L88' name='L88'></a>  88     stwu    rCHR, -16(rMEMP2)
<a id='L89' name='L89'></a>  89 L(a2):  bf  29, L(caligned)
<a id='L90' name='L90'></a>  90     stw rCHR, -4(rMEMP2)
<a id='L91' name='L91'></a>  91 <em class='comment'>/* now aligned to a cache line.  */</em>
<a id='L92' name='L92'></a>  92 L(caligned):
<a id='L93' name='L93'></a>  93     cmplwi  cr1, rCHR, 0
<a id='L94' name='L94'></a>  94     clrrwi. rALIGN, rLEN, 5
<a id='L95' name='L95'></a>  95     mtcrf   0x01, rLEN  <em class='comment'>/* 40th instruction from .align */</em>
<a id='L96' name='L96'></a>  96 
<a id='L97' name='L97'></a>  97 <em class='comment'>/* Check if we can use the special case for clearing memory using dcbz.</em>
<a id='L98' name='L98'></a>  98 <em class='comment'>   This requires that we know the correct cache line size for this</em>
<a id='L99' name='L99'></a>  99 <em class='comment'>   processor.  Getting the cache line size may require establishing GOT</em>
<a id='L100' name='L100'></a> 100 <em class='comment'>   addressability, so branch out of line to set this up.  */</em>
<a id='L101' name='L101'></a> 101     beq cr1, L(checklinesize)
<a id='L102' name='L102'></a> 102 
<a id='L103' name='L103'></a> 103 <em class='comment'>/* Store blocks of 32-bytes (256-bits) starting on a 32-byte boundary.</em>
<a id='L104' name='L104'></a> 104 <em class='comment'>   Can't assume that rCHR is zero or that the cache line size is either</em>
<a id='L105' name='L105'></a> 105 <em class='comment'>   32-bytes or even known.  */</em>
<a id='L106' name='L106'></a> 106 L(nondcbz):
<a id='L107' name='L107'></a> 107     srwi    rTMP, rALIGN, 5
<a id='L108' name='L108'></a> 108     mtctr   rTMP
<a id='L109' name='L109'></a> 109     beq L(medium)   <em class='comment'>/* we may not actually get to do a full line */</em>
<a id='L110' name='L110'></a> 110     clrlwi. rLEN, rLEN, 27
<a id='L111' name='L111'></a> 111     add rMEMP, rMEMP, rALIGN
<a id='L112' name='L112'></a> 112     li  rNEG64, -0x40
<a id='L113' name='L113'></a> 113     bdz L(cloopdone)    <em class='comment'>/* 48th instruction from .align */</em>
<a id='L114' name='L114'></a> 114 
<a id='L115' name='L115'></a> 115 <em class='comment'>/* We can't use dcbz here as we don't know the cache line size.  We can</em>
<a id='L116' name='L116'></a> 116 <em class='comment'>   use "data cache block touch for store", which is safe.  */</em>
<a id='L117' name='L117'></a> 117 L(c3):  dcbtst  rNEG64, rMEMP
<a id='L118' name='L118'></a> 118     stw rCHR, -4(rMEMP)
<a id='L119' name='L119'></a> 119     stw rCHR, -8(rMEMP)
<a id='L120' name='L120'></a> 120     stw rCHR, -12(rMEMP)
<a id='L121' name='L121'></a> 121     stw rCHR, -16(rMEMP)
<a id='L122' name='L122'></a> 122     nop         <em class='comment'>/* let 601 fetch last 4 instructions of loop */</em>
<a id='L123' name='L123'></a> 123     stw rCHR, -20(rMEMP)
<a id='L124' name='L124'></a> 124     stw rCHR, -24(rMEMP) <em class='comment'>/* 56th instruction from .align */</em>
<a id='L125' name='L125'></a> 125     nop         <em class='comment'>/* let 601 fetch first 8 instructions of loop */</em>
<a id='L126' name='L126'></a> 126     stw rCHR, -28(rMEMP)
<a id='L127' name='L127'></a> 127     stwu    rCHR, -32(rMEMP)
<a id='L128' name='L128'></a> 128     bdnz    L(c3)
<a id='L129' name='L129'></a> 129 L(cloopdone):
<a id='L130' name='L130'></a> 130     stw rCHR, -4(rMEMP)
<a id='L131' name='L131'></a> 131     stw rCHR, -8(rMEMP)
<a id='L132' name='L132'></a> 132     stw rCHR, -12(rMEMP)
<a id='L133' name='L133'></a> 133     stw rCHR, -16(rMEMP) <em class='comment'>/* 64th instruction from .align */</em>
<a id='L134' name='L134'></a> 134     stw rCHR, -20(rMEMP)
<a id='L135' name='L135'></a> 135     cmplwi  cr1, rLEN, 16
<a id='L136' name='L136'></a> 136     stw rCHR, -24(rMEMP)
<a id='L137' name='L137'></a> 137     stw rCHR, -28(rMEMP)
<a id='L138' name='L138'></a> 138     stwu    rCHR, -32(rMEMP)
<a id='L139' name='L139'></a> 139     beqlr
<a id='L140' name='L140'></a> 140     add rMEMP, rMEMP, rALIGN
<a id='L141' name='L141'></a> 141     b   L(medium_tail2) <em class='comment'>/* 72nd instruction from .align */</em>
<a id='L142' name='L142'></a> 142 
<a id='L143' name='L143'></a> 143     .align  5
<a id='L144' name='L144'></a> 144     nop
<a id='L145' name='L145'></a> 145 <em class='comment'>/* Clear cache lines of memory in 128-byte chunks.</em>
<a id='L146' name='L146'></a> 146 <em class='comment'>   This code is optimized for processors with 32-byte cache lines.</em>
<a id='L147' name='L147'></a> 147 <em class='comment'>   It is further optimized for the 601 processor, which requires</em>
<a id='L148' name='L148'></a> 148 <em class='comment'>   some care in how the code is aligned in the i-cache.  */</em>
<a id='L149' name='L149'></a> 149 L(zloopstart):
<a id='L150' name='L150'></a> 150     clrlwi  rLEN, rLEN, 27
<a id='L151' name='L151'></a> 151     mtcrf   0x02, rALIGN
<a id='L152' name='L152'></a> 152     srwi.   rTMP, rALIGN, 7
<a id='L153' name='L153'></a> 153     mtctr   rTMP
<a id='L154' name='L154'></a> 154     li  rPOS32, 0x20
<a id='L155' name='L155'></a> 155     li  rNEG64, -0x40
<a id='L156' name='L156'></a> 156     cmplwi  cr1, rLEN, 16   <em class='comment'>/* 8 */</em>
<a id='L157' name='L157'></a> 157     bf  26, L(z0)
<a id='L158' name='L158'></a> 158     dcbz    0, rMEMP
<a id='L159' name='L159'></a> 159     addi    rMEMP, rMEMP, 0x20
<a id='L160' name='L160'></a> 160 L(z0):  li  rNEG32, -0x20
<a id='L161' name='L161'></a> 161     bf  25, L(z1)
<a id='L162' name='L162'></a> 162     dcbz    0, rMEMP
<a id='L163' name='L163'></a> 163     dcbz    rPOS32, rMEMP
<a id='L164' name='L164'></a> 164     addi    rMEMP, rMEMP, 0x40 <em class='comment'>/* 16 */</em>
<a id='L165' name='L165'></a> 165 L(z1):  cmplwi  cr5, rLEN, 0
<a id='L166' name='L166'></a> 166     beq L(medium)
<a id='L167' name='L167'></a> 167 L(zloop):
<a id='L168' name='L168'></a> 168     dcbz    0, rMEMP
<a id='L169' name='L169'></a> 169     dcbz    rPOS32, rMEMP
<a id='L170' name='L170'></a> 170     addi    rMEMP, rMEMP, 0x80
<a id='L171' name='L171'></a> 171     dcbz    rNEG64, rMEMP
<a id='L172' name='L172'></a> 172     dcbz    rNEG32, rMEMP
<a id='L173' name='L173'></a> 173     bdnz    L(zloop)
<a id='L174' name='L174'></a> 174     beqlr   cr5
<a id='L175' name='L175'></a> 175     b   L(medium_tail2)
<a id='L176' name='L176'></a> 176 
<a id='L177' name='L177'></a> 177     .align  5
<a id='L178' name='L178'></a> 178 L(small):
<a id='L179' name='L179'></a> 179 <em class='comment'>/* Memset of 4 bytes or less.  */</em>
<a id='L180' name='L180'></a> 180     cmplwi  cr5, rLEN, 1
<a id='L181' name='L181'></a> 181     cmplwi  cr1, rLEN, 3
<a id='L182' name='L182'></a> 182     bltlr   cr5
<a id='L183' name='L183'></a> 183     stb rCHR, 0(rMEMP)
<a id='L184' name='L184'></a> 184     beqlr   cr5
<a id='L185' name='L185'></a> 185     nop
<a id='L186' name='L186'></a> 186     stb rCHR, 1(rMEMP)
<a id='L187' name='L187'></a> 187     bltlr   cr1
<a id='L188' name='L188'></a> 188     stb rCHR, 2(rMEMP)
<a id='L189' name='L189'></a> 189     beqlr   cr1
<a id='L190' name='L190'></a> 190     nop
<a id='L191' name='L191'></a> 191     stb rCHR, 3(rMEMP)
<a id='L192' name='L192'></a> 192     blr
<a id='L193' name='L193'></a> 193 
<a id='L194' name='L194'></a> 194 <em class='comment'>/* Memset of 0-31 bytes.  */</em>
<a id='L195' name='L195'></a> 195     .align  5
<a id='L196' name='L196'></a> 196 L(medium):
<a id='L197' name='L197'></a> 197     cmplwi  cr1, rLEN, 16
<a id='L198' name='L198'></a> 198 L(medium_tail2):
<a id='L199' name='L199'></a> 199     add rMEMP, rMEMP, rLEN
<a id='L200' name='L200'></a> 200 L(medium_tail):
<a id='L201' name='L201'></a> 201     bt- 31, L(medium_31t)
<a id='L202' name='L202'></a> 202     bt- 30, L(medium_30t)
<a id='L203' name='L203'></a> 203 L(medium_30f):
<a id='L204' name='L204'></a> 204     bt- 29, L(medium_29t)
<a id='L205' name='L205'></a> 205 L(medium_29f):
<a id='L206' name='L206'></a> 206     bge-    cr1, L(medium_27t)
<a id='L207' name='L207'></a> 207     bflr-   28
<a id='L208' name='L208'></a> 208     stw rCHR, -4(rMEMP) <em class='comment'>/* 8th instruction from .align */</em>
<a id='L209' name='L209'></a> 209     stw rCHR, -8(rMEMP)
<a id='L210' name='L210'></a> 210     blr
<a id='L211' name='L211'></a> 211 
<a id='L212' name='L212'></a> 212 L(medium_31t):
<a id='L213' name='L213'></a> 213     stbu    rCHR, -1(rMEMP)
<a id='L214' name='L214'></a> 214     bf- 30, L(medium_30f)
<a id='L215' name='L215'></a> 215 L(medium_30t):
<a id='L216' name='L216'></a> 216     sthu    rCHR, -2(rMEMP)
<a id='L217' name='L217'></a> 217     bf- 29, L(medium_29f)
<a id='L218' name='L218'></a> 218 L(medium_29t):
<a id='L219' name='L219'></a> 219     stwu    rCHR, -4(rMEMP)
<a id='L220' name='L220'></a> 220     blt-    cr1, L(medium_27f) <em class='comment'>/* 16th instruction from .align */</em>
<a id='L221' name='L221'></a> 221 L(medium_27t):
<a id='L222' name='L222'></a> 222     stw rCHR, -4(rMEMP)
<a id='L223' name='L223'></a> 223     stw rCHR, -8(rMEMP)
<a id='L224' name='L224'></a> 224     stw rCHR, -12(rMEMP)
<a id='L225' name='L225'></a> 225     stwu    rCHR, -16(rMEMP)
<a id='L226' name='L226'></a> 226 L(medium_27f):
<a id='L227' name='L227'></a> 227     bflr-   28
<a id='L228' name='L228'></a> 228 L(medium_28t):
<a id='L229' name='L229'></a> 229     stw rCHR, -4(rMEMP)
<a id='L230' name='L230'></a> 230     stw rCHR, -8(rMEMP)
<a id='L231' name='L231'></a> 231     blr
<a id='L232' name='L232'></a> 232 
<a id='L233' name='L233'></a> 233 L(checklinesize):
<a id='L234' name='L234'></a> 234 <em class='comment'>/* If the remaining length is less the 32 bytes then don't bother getting</em>
<a id='L235' name='L235'></a> 235 <em class='comment'>   the cache line size.  */</em>
<a id='L236' name='L236'></a> 236     beq L(medium)
<a id='L237' name='L237'></a> 237 <em class='sharp'>#ifdef</em> <a href='../Y/1408.html' title='Multiple used in 370 places.'>PIC</a>
<a id='L238' name='L238'></a> 238     mflr    rTMP
<a id='L239' name='L239'></a> 239 <em class='comment'>/* Establishes GOT addressability so we can load the cache line size</em>
<a id='L240' name='L240'></a> 240 <em class='comment'>   from rtld_global_ro. This value was set from the aux vector during</em>
<a id='L241' name='L241'></a> 241 <em class='comment'>   startup.  */</em>
<a id='L242' name='L242'></a> 242     SETUP_GOT_ACCESS(rGOT,got_label)
<a id='L243' name='L243'></a> 243     addis   rGOT,rGOT,_GLOBAL_OFFSET_TABLE_-got_label@ha
<a id='L244' name='L244'></a> 244     addi    rGOT,rGOT,_GLOBAL_OFFSET_TABLE_-got_label@l
<a id='L245' name='L245'></a> 245     mtlr    rTMP
<a id='L246' name='L246'></a> 246 <em class='sharp'>#endif</em>
<a id='L247' name='L247'></a> 247 <em class='comment'>/* Load rtld_global_ro._dl_cache_line_size.  */</em>
<a id='L248' name='L248'></a> 248     __GLRO(rCLS, rGOT, _dl_cache_line_size,
<a id='L249' name='L249'></a> 249            RTLD_GLOBAL_RO_DL_CACHE_LINE_SIZE_OFFSET)
<a id='L250' name='L250'></a> 250 
<a id='L251' name='L251'></a> 251 <em class='comment'>/* If the cache line size was not set then goto to L(nondcbz), which is</em>
<a id='L252' name='L252'></a> 252 <em class='comment'>   safe for any cache line size.  */</em>
<a id='L253' name='L253'></a> 253     cmplwi  cr1,rCLS,0
<a id='L254' name='L254'></a> 254     beq cr1,L(nondcbz)
<a id='L255' name='L255'></a> 255 
<a id='L256' name='L256'></a> 256 <em class='comment'>/* If the cache line size is 32 bytes then goto to L(zloopstart),</em>
<a id='L257' name='L257'></a> 257 <em class='comment'>   which is coded specifically for 32-byte lines (and 601).  */</em>
<a id='L258' name='L258'></a> 258     cmplwi  cr1,rCLS,32
<a id='L259' name='L259'></a> 259     beq cr1,L(zloopstart)
<a id='L260' name='L260'></a> 260 
<a id='L261' name='L261'></a> 261 <em class='comment'>/* Now we know the cache line size and it is not 32-bytes.  However</em>
<a id='L262' name='L262'></a> 262 <em class='comment'>   we may not yet be aligned to the cache line and may have a partial</em>
<a id='L263' name='L263'></a> 263 <em class='comment'>   line to fill.  Touch it 1st to fetch the cache line.  */</em>
<a id='L264' name='L264'></a> 264     dcbtst  0,rMEMP
<a id='L265' name='L265'></a> 265 
<a id='L266' name='L266'></a> 266     addi    rCLM,rCLS,-1
<a id='L267' name='L267'></a> 267 L(getCacheAligned):
<a id='L268' name='L268'></a> 268     cmplwi  cr1,rLEN,32
<a id='L269' name='L269'></a> 269     and.    rTMP,rCLM,rMEMP
<a id='L270' name='L270'></a> 270     blt cr1,L(handletail32)
<a id='L271' name='L271'></a> 271     beq L(cacheAligned)
<a id='L272' name='L272'></a> 272 <em class='comment'>/* We are not aligned to start of a cache line yet.  Store 32-byte</em>
<a id='L273' name='L273'></a> 273 <em class='comment'>   of data and test again.  */</em>
<a id='L274' name='L274'></a> 274     addi    rMEMP,rMEMP,32
<a id='L275' name='L275'></a> 275     addi    rLEN,rLEN,-32
<a id='L276' name='L276'></a> 276     stw rCHR,-32(rMEMP)
<a id='L277' name='L277'></a> 277     stw rCHR,-28(rMEMP)
<a id='L278' name='L278'></a> 278     stw rCHR,-24(rMEMP)
<a id='L279' name='L279'></a> 279     stw rCHR,-20(rMEMP)
<a id='L280' name='L280'></a> 280     stw rCHR,-16(rMEMP)
<a id='L281' name='L281'></a> 281     stw rCHR,-12(rMEMP)
<a id='L282' name='L282'></a> 282     stw rCHR,-8(rMEMP)
<a id='L283' name='L283'></a> 283     stw rCHR,-4(rMEMP)
<a id='L284' name='L284'></a> 284     b   L(getCacheAligned)
<a id='L285' name='L285'></a> 285 
<a id='L286' name='L286'></a> 286 <em class='comment'>/* Now we are aligned to the cache line and can use dcbz.  */</em>
<a id='L287' name='L287'></a> 287 L(cacheAligned):
<a id='L288' name='L288'></a> 288     cmplw   cr1,rLEN,rCLS
<a id='L289' name='L289'></a> 289     blt cr1,L(handletail32)
<a id='L290' name='L290'></a> 290     dcbz    0,rMEMP
<a id='L291' name='L291'></a> 291     subf    rLEN,rCLS,rLEN
<a id='L292' name='L292'></a> 292     add rMEMP,rMEMP,rCLS
<a id='L293' name='L293'></a> 293     b   L(cacheAligned)
<a id='L294' name='L294'></a> 294 
<a id='L295' name='L295'></a> 295 <em class='comment'>/* We are here because; the cache line size was set, it was not</em>
<a id='L296' name='L296'></a> 296 <em class='comment'>   32-bytes, and the remainder (rLEN) is now less than the actual cache</em>
<a id='L297' name='L297'></a> 297 <em class='comment'>   line size.  Set up the preconditions for L(nondcbz) and go there to</em>
<a id='L298' name='L298'></a> 298 <em class='comment'>   store the remaining bytes.  */</em>
<a id='L299' name='L299'></a> 299 L(handletail32):
<a id='L300' name='L300'></a> 300     clrrwi. rALIGN, rLEN, 5
<a id='L301' name='L301'></a> 301     b   L(nondcbz)
<a id='L302' name='L302'></a> 302 
<a id='L303' name='L303'></a> 303 END (memset)
<a id='L304' name='L304'></a> 304 libc_hidden_builtin_def (memset)
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
