$comment
	File created using the following command:
		vcd file dec3to8.msim.vcd -direction
$end
$date
	Sun Feb 23 18:08:04 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dec3to8_vlg_vec_tst $end
$var reg 3 ! signal_in [2:0] $end
$var wire 1 " signal_out [7] $end
$var wire 1 # signal_out [6] $end
$var wire 1 $ signal_out [5] $end
$var wire 1 % signal_out [4] $end
$var wire 1 & signal_out [3] $end
$var wire 1 ' signal_out [2] $end
$var wire 1 ( signal_out [1] $end
$var wire 1 ) signal_out [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 signal_out[0]~output_o $end
$var wire 1 2 signal_out[1]~output_o $end
$var wire 1 3 signal_out[2]~output_o $end
$var wire 1 4 signal_out[3]~output_o $end
$var wire 1 5 signal_out[4]~output_o $end
$var wire 1 6 signal_out[5]~output_o $end
$var wire 1 7 signal_out[6]~output_o $end
$var wire 1 8 signal_out[7]~output_o $end
$var wire 1 9 signal_in[1]~input_o $end
$var wire 1 : signal_in[0]~input_o $end
$var wire 1 ; signal_in[2]~input_o $end
$var wire 1 < Mux7~0_combout $end
$var wire 1 = Mux7~1_combout $end
$var wire 1 > Mux7~2_combout $end
$var wire 1 ? Mux7~3_combout $end
$var wire 1 @ Mux7~4_combout $end
$var wire 1 A Mux7~5_combout $end
$var wire 1 B Mux7~6_combout $end
$var wire 1 C Mux7~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1)
0(
0'
0&
0%
0$
0#
0"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
$end
#1000000
