#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 17 16:54:23 2021
# Process ID: 8332
# Current directory: C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/impl_1
# Command line: vivado.exe -log electricity_cipher.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source electricity_cipher.tcl -notrace
# Log file: C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/impl_1/electricity_cipher.vdi
# Journal file: C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source electricity_cipher.tcl -notrace
Command: link_design -top electricity_cipher -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 718.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_A'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_A'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[6]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[6]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[5]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[5]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[4]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[4]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[7]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[7]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rs'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rs'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

7 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 826.938 ; gain = 396.238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.509 . Memory (MB): peak = 851.855 ; gain = 24.918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22da69b02

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.152 ; gain = 544.297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22da69b02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22da69b02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b12d5db2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b12d5db2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b12d5db2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b12d5db2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1588.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1eb74c712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1588.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1eb74c712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1588.238 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eb74c712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1eb74c712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 40 Warnings, 40 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.238 ; gain = 761.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1588.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/impl_1/electricity_cipher_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file electricity_cipher_drc_opted.rpt -pb electricity_cipher_drc_opted.pb -rpx electricity_cipher_drc_opted.rpx
Command: report_drc -file electricity_cipher_drc_opted.rpt -pb electricity_cipher_drc_opted.pb -rpx electricity_cipher_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/impl_1/electricity_cipher_drc_opted.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon May 17 16:54:45 2021...
