
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000161                       # Number of seconds simulated (Second)
simTicks                                    160626000                       # Number of ticks simulated (Tick)
finalTick                                  1155598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.37                       # Real time elapsed on the host (Second)
hostTickRate                                117270493                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681156                       # Number of bytes of host memory used (Byte)
simInsts                                      2096646                       # Number of instructions simulated (Count)
simOps                                        2390481                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1530585                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1745074                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           321252                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          476086                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      230                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         470440                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     51                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12519                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             16870                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  85                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              305785                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.538467                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.466652                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    196867     64.38%     64.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     20779      6.80%     71.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     11252      3.68%     74.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      5057      1.65%     76.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     15034      4.92%     81.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     15329      5.01%     86.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     21634      7.07%     93.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     13263      4.34%     97.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      6570      2.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                305785                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      95      0.10%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  31866     33.05%     33.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     33.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     33.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     33.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     33.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  8504      8.82%     41.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 55246     57.31%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    544      0.56%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   150      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4665      0.99%      0.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        146321     31.10%     32.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.01%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     32.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       123566     26.27%     58.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           22      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        59620     12.67%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult        68124     14.48%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        59412     12.63%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         8664      1.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         470440                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.464396                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               96405                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.204925                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   635896                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  176046                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          163424                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   707225                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  312796                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          305389                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      164893                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      397287                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            469971                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         59205                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       469                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 180                       # Number of nop insts executed (Count)
system.cpu.numRefs                              67833                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           4928                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         8628                       # Number of stores executed (Count)
system.cpu.numRate                           1.462936                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             161                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      439058                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        463827                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.731685                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.731685                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.366709                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.366709                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     330187                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    208035                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     646461                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        9186                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       9246                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    606038                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads          59837                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          8929                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          555                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          244                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    6707                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              5337                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               452                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 3940                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  199                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    3651                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.926650                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     353                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             537                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              522                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12411                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               651                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       303624                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.528051                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.707951                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          204671     67.41%     67.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           12066      3.97%     71.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           22499      7.41%     78.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            6429      2.12%     80.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           16162      5.32%     86.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1346      0.44%     86.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            2571      0.85%     87.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            2242      0.74%     88.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           35638     11.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       303624                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               439184                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 463953                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       65558                       # Number of memory references committed (Count)
system.cpu.commit.loads                         57223                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       4237                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           304660                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      265024                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         4378      0.94%      0.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       142842     30.79%     31.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.01%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     31.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       123424     26.60%     58.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           22      0.00%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        59596     12.85%     71.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        68096     14.68%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        57223     12.33%     98.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         8335      1.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       463953                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         35638                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          58828                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             58828                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         58828                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            58828                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         8204                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            8204                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         8204                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           8204                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    383240998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    383240998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    383240998                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    383240998                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        67032                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         67032                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        67032                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        67032                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.122389                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.122389                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.122389                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.122389                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 46713.919795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 46713.919795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 46713.919795                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 46713.919795                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1549                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           49                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.612245                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1754                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1754                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3088                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3088                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5116                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5116                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    236688500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    236688500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    236688500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    236688500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.076322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.076322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.076322                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.076322                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46264.366693                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46264.366693                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46264.366693                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46264.366693                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   5118                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        50616                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           50616                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    381884500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    381884500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        58769                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        58769                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.138730                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.138730                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46839.752238                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46839.752238                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3053                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3053                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5100                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5100                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    236117500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    236117500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.086780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.086780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46297.549020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46297.549020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        99000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        99000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        49500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        49500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        97000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        97000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        48500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        48500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         8212                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           8212                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1356498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1356498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         8263                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         8263                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006172                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006172                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        26598                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        26598                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       571000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       571000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35687.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35687.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               120555                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6142                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              19.627971                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          911                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             273534                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            273534                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    21927                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                216773                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     49563                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16814                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    708                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 3561                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    73                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 480130                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   248                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              36014                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         457977                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        6707                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               4019                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        266932                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1558                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  277                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1783                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     31278                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   248                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             305785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.585274                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.066529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   233265     76.28%     76.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     2744      0.90%     77.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     7951      2.60%     79.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      397      0.13%     79.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     5549      1.81%     81.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      510      0.17%     81.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1198      0.39%     82.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      386      0.13%     82.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    53785     17.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               305785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.020878                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.425600                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          31003                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             31003                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         31003                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            31003                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          275                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             275                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          275                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            275                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     19467500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     19467500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     19467500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     19467500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        31278                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         31278                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        31278                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        31278                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008792                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008792                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008792                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008792                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70790.909091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70790.909091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70790.909091                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70790.909091                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          123                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            123                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          209                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               209                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           66                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            66                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           66                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           66                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          209                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          209                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     14818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     14818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     14818000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     14818000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.006682                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.006682                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.006682                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.006682                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70899.521531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70899.521531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70899.521531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70899.521531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    209                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        31003                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           31003                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          275                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           275                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     19467500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     19467500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        31278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        31278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70790.909091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70790.909091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           66                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           66                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          209                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          209                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     14818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     14818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.006682                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.006682                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70899.521531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70899.521531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               116486                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                465                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             250.507527                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             125321                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            125321                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       708                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     158469                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5185                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 476496                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  200                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    59837                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    8929                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   230                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2380                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      989                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            196                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          531                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  727                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   469297                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  468813                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    431560                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    512231                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.459331                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.842511                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         118                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2614                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    603                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   47                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     40                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              57223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.723905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            42.547589                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  49393     86.32%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  293      0.51%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3015      5.27%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  539      0.94%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.01%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    7      0.01%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.01%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.01%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.02%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.01%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 29      0.05%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                241      0.42%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2261      3.95%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                697      1.22%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                153      0.27%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                210      0.37%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 74      0.13%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 39      0.07%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                118      0.21%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 42      0.07%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 10      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               68      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                57223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    708                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    28195                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  174338                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6021                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     59692                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 36831                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 478576                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    79                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  31186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1463                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    429                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              478727                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1360908                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   335956                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   402803                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                464908                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    13842                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      27                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     71764                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           743674                       # The number of ROB reads (Count)
system.cpu.rob.writes                          954864                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   439058                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     463827                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     33                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2539                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2572                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    33                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2539                       # number of overall hits (Count)
system.l2.overallHits::total                     2572                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  176                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2579                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2755                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 176                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2579                       # number of overall misses (Count)
system.l2.overallMisses::total                   2755                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        14145500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       201383500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          215529000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       14145500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      201383500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         215529000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                209                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               5118                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5327                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               209                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              5118                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5327                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.842105                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.503908                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.517177                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.842105                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.503908                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.517177                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80372.159091                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78085.886002                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78231.941924                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80372.159091                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78085.886002                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78231.941924                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  217                       # number of writebacks (Count)
system.l2.writebacks::total                       217                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              176                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2579                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                2755                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             176                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2579                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               2755                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     12385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    175593500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      187979000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     12385500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    175593500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     187979000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.842105                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.503908                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.517177                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.842105                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.503908                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.517177                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70372.159091                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68085.886002                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68231.941924                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70372.159091                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68085.886002                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68231.941924                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2924                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              33                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 33                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           176                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              176                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     14145500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     14145500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.842105                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.842105                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80372.159091                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80372.159091                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          176                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          176                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     12385500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     12385500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.842105                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.842105                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70372.159091                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70372.159091                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       522000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         522000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.388889                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.388889                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 74571.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 74571.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       452000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       452000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.388889                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.388889                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 64571.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 64571.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2528                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2528                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2572                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2572                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    200861500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    200861500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.504314                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.504314                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78095.451011                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78095.451011                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2572                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2572                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    175141500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    175141500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.504314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.504314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68095.451011                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68095.451011                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          209                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              209                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          209                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          209                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1754                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1754                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1754                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1754                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        21305                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7020                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.034900                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     147.925040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       533.710326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3414.364634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.036115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.130300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.833585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  221                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1293                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2565                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   17                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      88156                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     88156                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2573.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000109954500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5681                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                196                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2754                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        217                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2754                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      217                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2754                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  217                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     411                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     212.692308                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    180.245958                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    119.357575                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             3     23.08%     23.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      7.69%     30.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      7.69%     38.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      7.69%     46.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      7.69%     53.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      7.69%     61.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      7.69%     69.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            3     23.08%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-495            1      7.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               13    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  176256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                13888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1097306787.19509912                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              86461718.52626598                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     160647500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      54071.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        11200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       164672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        13312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 69727192.359891921282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1025188948.240010976791                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 82875748.633471533656                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2579                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          217                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5118000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     68954000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   4030056500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29245.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26736.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18571688.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       165056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         176256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        13888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        13888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2579                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          217                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            217                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       69727192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1027579595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1097306787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     69727192                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      69727192                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     86461719                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         86461719                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     86461719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      69727192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1027579595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1183768506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2748                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 208                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                22547000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              13740000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           74072000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8204.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26954.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2443                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                148                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           71.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   521.846154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   312.698353                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   420.299170                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           83     22.80%     22.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           74     20.33%     43.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           24      6.59%     49.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           13      3.57%     53.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           16      4.40%     57.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      2.20%     59.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      2.20%     62.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.92%     64.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          131     35.99%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                175872                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              13312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1094.916141                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               82.875749                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1349460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          690690                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        9781800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        381060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12907440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     44999220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     26030880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      96140550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   598.536663                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     67126500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     93884000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1428000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          736230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       10317300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        798660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12907440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     44493060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     26457120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      97137810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   604.745247                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     68262750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     92747750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2748                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           217                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2520                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  7                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2747                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         8246                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8246                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       190208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   190208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2754                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2754    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2754                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             7007000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           14398250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5491                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2737                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               5309                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1971                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          209                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             6071                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                18                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               18                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            209                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5100                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          627                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        15354                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  15981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       439808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  466560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2924                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     13888                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              8251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.027027                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.162172                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    8028     97.30%     97.30% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     223      2.70%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                8251                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1155598000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            7290000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            313999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           7677000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         10654                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         5328                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             222                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
