name = 'LLVM'
version = '20.1.5'


homepage = "https://llvm.org/"
description = """The LLVM Core libraries provide a modern source- and target-independent
 optimizer, along with code generation support for many popular CPUs
 (as well as some less common ones!) These libraries are built around a well
 specified code representation known as the LLVM intermediate representation
 ("LLVM IR"). The LLVM Core libraries are well documented, and it is
 particularly easy to invent your own language (or port an existing compiler)
 to use LLVM as an optimizer and code generator."""

toolchain = {'name': 'GCCcore', 'version': '13.2.0'}
toolchainopts = {
    # 'cstd': 'gnu++11',
    'pic': True
}

source_urls = ['https://github.com/llvm/llvm-project/releases/download/llvmorg-%(version)s/']
sources = [
    'llvm-project-%(version)s.src.tar.xz',
]
patches = [
    'LLVM-18.1.8_envintest.patch',
    'LLVM-19.1.7_libomptarget_tests.patch',
    'LLVM-19.1.7_clang_rpathwrap_test.patch',
    'LLVM-20.1.x_improved-CUDA-13-support.patch',
    'LLVM-20.1.5-fix_bindc_commonblocks_fortran.patch',  # This path is included upstream from >=21.1.x
]
# riscv_debug_complex_1.patch: Flang's LLVM CodeGen backend (in version 20.1.5) does not support returning
# complex numbers of certain precisions (like complex(16) or complex(32)) on RISC-V target.
# This is a known limitation in current Flang/LLVM support.

# riscv_execution_engine.patch: Skip the test on RISC-V, which is appropriate since JIT execution via MLIR's
# ExecutionEngine is not reliably supported on this architecture in this LLVM version.

# riscv_MLIR.patch: Disable problematic MLIR Runner tests on RISC-V.
# Failures on RISC-V are due to missing soft-float helper symbols (like __addsf3),
# which is a known issue when running LLVM's JIT on platforms like RISC-V.

# riscv_xray_check.patch: RISC-V has looser execution ordering; relax CHECK-NEXT to CHECK

# riscv_fuzzer.patch: Mark as UNSUPPORTED for RISC-V tests that use libFuzzer + -fsanitize=address,fuzzer

# riscv_ompt.patch: Mark as UNSUPPORTED for RISC-V some ompt tests that are known to be fragile
# see (https://github.com/llvm/llvm-project/issues/35661#issuecomment-980993177)

checksums = [
    {'llvm-project-20.1.5.src.tar.xz': 'a069565cd1c6aee48ee0f36de300635b5781f355d7b3c96a28062d50d575fa3e'},
    {'LLVM-18.1.8_envintest.patch': '8e25dfab8a29a860717b4bd2d8cdd0e795433766d7fffbda32d06a2bde47058d'},
    {'LLVM-19.1.7_libomptarget_tests.patch': '79a67c118d034cfb74e255696369150c73432d2b422f4834efacb26f7904edbf'},
    {'LLVM-19.1.7_clang_rpathwrap_test.patch': '5ee6a87ec8ff1c8b736ffe0513aa2098bd2b83a1ffc647a1ad2cf966f567e8a1'},
    {'LLVM-20.1.x_improved-CUDA-13-support.patch': '78762218c8f34b25533f909533076f195136232b7fca1672af602182dfcdc5bf'},
    {'LLVM-20.1.5-fix_bindc_commonblocks_fortran.patch':
     '02b1123edfbb0f5c805fb7b7ad9caaf376489a80d723f90bf9366b0c9949dea1'},
]

if ARCH == 'riscv64':
    patches += [
        'LLVM-20.1.5_riscv_optimization_remark.patch',
        'LLVM-20.1.5_riscv_fast_math.patch',
        'LLVM-20.1.5_riscv_debug_complex_1.patch',
        'LLVM-20.1.5_riscv_execution_engine.patch',
        'LLVM-20.1.5_riscv_MLIR.patch',
        'LLVM-20.1.5_riscv_xray_check.patch',
        'LLVM-20.1.5_riscv_fuzzer.patch',
        'LLVM-20.1.5_riscv_ompt.patch',
    ]
    checksums += [
        {'LLVM-20.1.5_riscv_optimization_remark.patch':
         'e414a15e0fc48049a6ec75835cd032c8db6fb5c6d2825f0c604969c192aa60e0'},
        {'LLVM-20.1.5_riscv_fast_math.patch':
         '8f5383024c089a8220247aef1a021f85ea5c58c93196ebf80d8227f9c4097eb7'},
        {'LLVM-20.1.5_riscv_debug_complex_1.patch':
         '42a04437a0b74c8cf8aeef585f138b85416ea55d3ad5464762e766d476010590'},
        {'LLVM-20.1.5_riscv_execution_engine.patch':
         '7d795920e98c2c65df30ed01cc7e9251d69ae25e2674c251bc283ed44b53d02f'},
        {'LLVM-20.1.5_riscv_MLIR.patch':
         '2348ee5db243f94d7a8877aee1a4332585e3bd58976af76c4bed01972d7793ca'},
        {'LLVM-20.1.5_riscv_xray_check.patch':
         '5ca1e5730a3ee7cc1914959d64330f213a58f9818d91dbba346db63c77b47606'},
        {'LLVM-20.1.5_riscv_fuzzer.patch':
         '0d28e1acc96ab10daa2f696db01163c81f8a027a6ab8ccd5a770c6b7e91a4c34'},
        {'LLVM-20.1.5_riscv_ompt.patch':
         '9ed82093831777cee08629cb68b7e47d2cace3e0b950381b002f9bfd01bae1f6'},
    ]

builddependencies = [
    ('binutils', '2.40'),
    ('Python', '3.11.5'),
    ('CMake', '3.27.6'),
    ('psutil', '6.1.0'),  # Needed to enable test timeout in lit
    ('lit', '18.1.7'),
    ('git', '2.42.0'),
]

dependencies = [
    ('libffi', '3.4.4'),
    ('libxml2', '2.11.5'),
    ('ncurses', '6.4'),
    ('zlib', '1.2.13'),
    ('Z3', '4.13.0'),
    ('zstd', '1.5.5'),
]

build_shared_libs = True

bootstrap = True
full_llvm = False
build_clang_extras = True
build_runtimes = True
build_lld = True
build_lldb = True
build_bolt = True
build_openmp = True
build_openmp_tools = True
build_openmp_offload = True

# openmp offload is not supported for riscv64 (https://clang.llvm.org/docs/OffloadingDesign.html)
# There is a Bug in (at least) testing phase of BOLT for RISC-V. See https://github.com/llvm/llvm-project/issues/134245
if ARCH == 'riscv64':
    build_openmp_offload = False
    build_bolt = False

use_polly = True

python_bindings = True

build_targets = ['all']
# disable_werror = True

skip_all_tests = False
skip_sanitizer_tests = True
test_suite_max_failed = 10
test_suite_timeout_single = 5 * 60
test_suite_ignore_patterns = [
    "X86/register-fragments-bolt-symbols.s",
    "modularize/ProblemsCoverage.modularize",
    "Driver/atomic.f90",
    "Driver/gcc-toolchain-install-dir.f90",
    "api_tests/test_ompd_get_icv_from_scope.c",
]

moduleclass = 'compiler'
