Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8b942bb702c8415aaa8dd6c311a31476 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'pc_ctrl' [C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'pcSource' [C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'exec_fw_A' [C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv:222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'exec_fw_B' [C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv:223]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_alu_sv
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
