<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/odyssey/procedures/xml/error_info/poz_perv_mod_chip_clocking_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: poz_perv_mod_chip_clocking_errors.xml -->
<!-- Halt codes for poz_perv_mod_chip_clocking -->

<hwpErrors>
  <format>poz</format>
 <!-- ******************************************************************** -->
   <hwpError>
      <sbeError/>
      <rc>RC_RCS_CLOCK_TEST_OUT_ERROR</rc>
      <description>
        One or more processor reference clocks not toggling
        The clock is either more likely the root cause or it is indeterminate which of the two parts
        is at fault. Guarding the processor has the potential (based on resources) to prevent the
        system from IPLing, which would be undesirable when there could be a perfectly good
        redundant clock available. Therefore, we will not guard or deconfigure the processor on any
        of these errors.
      </description>
      <ffdc>PROC_TARGET</ffdc>
      <ffdc>READ_SNS1LTH</ffdc>
      <ffdc>ATTR_CP_REFCLOCK_SELECT_VALUE</ffdc>
      <ffdc>RCS_CLOCK_TEST_IN</ffdc>
      <ffdc>CLOCK_A_OK</ffdc>
      <ffdc>CLOCK_B_OK</ffdc>
      <!-- Duplicate of the callout's CLOCK_POS parameter for platforms that don't infer the CLOCK_POS parameter -->
      <ffdc>CLOCK_POS</ffdc>
   </hwpError>
  <!-- ******************************************************************** -->
   <hwpError>
      <sbeError/>
      <rc>RC_POZ_PLL_LOCK_ERROR</rc>
      <description>Chiplet PLL lock error</description>
      <ffdc>PROC_TARGET</ffdc>
      <ffdc>FAILED_CHIPLETS</ffdc>
      <ffdc>FAILED_PLLS</ffdc>
   </hwpError>
  <!-- ******************************************************************** -->
   <hwpError>
      <sbeError/>
      <rc>RC_POZ_RCS_ERROR</rc>
      <description>
        The redundant clock switch detected a problem.  The root cause may be the processor or the
        incoming clock(s).
      </description>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
  <!-- ******************************************************************** -->
   <hwpError>
      <sbeError/>
      <rc>RC_POZ_PPM_ERROR</rc>
      <description>
        The redundant clock switch detected a problem with the PPM Watchdog.  The root cause may be the processor or the
        incoming clock(s).
      </description>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
  <!-- ******************************************************************** -->
   <hwpError>
      <sbeError/>
      <rc>RC_POZ_RCS_FPLL_NOT_LOCKED</rc>
      <description>
        The redundant clock switch Filter PLLs are not locking.  The root cause may be the processor or the
        incoming clock(s).
      </description>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
