/*

AMD Vivado v2023.2 (64-bit) [Major: 2023, Minor: 2]
SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023

Process ID (PID): 21188
License: Customer
Mode: GUI Mode

Current time: 	Thu Aug 29 11:26:13 EDT 2024
Time zone: 	Eastern Standard Time (America/New_York)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 20

Screen size: 2560x1440
Local screen bounds: x = 0, y = 0, width = 2560, height = 1380
Screen resolution (DPI): 150
Available screens: 1
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=18
Scale size: 27
OS font scaling: 150%
Anti-Alias Enabled: false

Java version: 	17.0.7 64-bit
JavaFX version: 17.0.1
Java home: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
Java executable: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	464967
User home directory: C:/Users/464967
User working directory: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_DATADIR: C:/Xilinx/SharedData/2023.2/data;C:/Xilinx/Vivado/2023.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin

Vivado preferences file: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/vivado.xml
Vivado preferences directory: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/
Vivado layouts directory: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2023.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.log
Vivado journal file: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.jou
Engine tmp dir: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/.Xil/Vivado-21188-LT24G23002
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent4560 "C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2023.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/SharedData/2023.2/data;C:/Xilinx/Vivado/2023.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2023.2
RDI_INSTALLVERSION: 2023.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2023.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2023.2/tps/win64/javafx-sdk-17.0.1
RDI_JAVAROOT: C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
RDI_JAVA_VERSION: 17.0.7_7
RDI_LIBDIR: C:/Xilinx/Vivado/2023.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vitis/2023.2/bin;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0:LT24G23002-Thu08-29-2024_11-26-03.43
RDI_SHARED_DATA: C:/Xilinx/SharedData/2023.2/data
RDI_TPS_ROOT: C:/Xilinx/Vivado/2023.2/tps/win64
RDI_USE_JDK17: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2023.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2023.2
XILINX_SDK: C:/Xilinx/Vitis/2023.2
XILINX_VITIS: C:/Xilinx/Vitis/2023.2
XILINX_VIVADO: C:/Xilinx/Vivado/2023.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2023.2
_RDI_BINROOT: C:\Xilinx\Vivado\2023.2\bin
_RDI_CWD: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 1,129 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 123 MB (+126060kb) [00:00:04]
// [Engine Memory]: 881 MB (+772819kb) [00:00:04]
// Opening Vivado Project: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr. Version: Vivado v2023.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,176 MB. GUI used memory: 79 MB. Current time: 8/29/24, 11:26:14 AM EDT
// TclEventType: PROJECT_NEW
// [GUI Memory]: 131 MB (+2064kb) [00:00:09]
// [Engine Memory]: 1,213 MB (+301763kb) [00:00:09]
// [GUI Memory]: 138 MB (+1096kb) [00:00:10]
// WARNING: HEventQueue.dispatchEvent() is taking  1235 ms.
// Tcl Message: open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// Project name: MotorDriver_V1_0; location: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0; part: xc7s50csga324-1
// Tcl Message: open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.078 ; gain = 359.703 
dismissDialog("Open Project"); // bq (Open Project Progress)
// [GUI Memory]: 161 MB (+16656kb) [00:00:14]
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 95 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// [Engine Memory]: 1,279 MB (+5274kb) [00:01:46]
selectCodeEditor("MotorDriver.v", 0, 186); // ad (MotorDriver.v)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include, Custom_Header_Library.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include, Custom_Header_Library.vh]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog0)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh 
// Elapsed Time for: 'L.f': 01m:58s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
// Elapsed time: 17 seconds
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ao (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// Elapsed Time for: 'L.f': 02m:18s
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 14 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v");
selectButton("CANCEL", "Cancel"); // JButton (CANCEL)
// 'f' command handler elapsed time: 26 seconds
dismissDialog("Add Sources"); // c (dialog1)
// Elapsed time: 81 seconds
selectCodeEditor("MotorDriver.v", 752, 183); // ad (MotorDriver.v)
// Elapsed time: 31 seconds
selectCodeEditor("MotorDriver.v", 33, 55); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 327, 222); // ad (MotorDriver.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 15, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,290 MB. GUI used memory: 85 MB. Current time: 8/29/24, 11:30:59 AM EDT
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
// Tcl (Dont Echo) Command: 'rdi::info_commands {device::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {debug::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {*}'
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Settings"); // d (dialog3)
// [GUI Memory]: 180 MB (+11437kb) [00:05:02]
// [GUI Memory]: 244 MB (+57995kb) [00:05:02]
// [Engine Memory]: 1,385 MB (+43947kb) [00:05:02]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes INFO: [Synth 8-7075] Helper process launched with PID 1176 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2064.309 ; gain = 392.129 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2174.527 ; gain = 502.348 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2174.527 ; gain = 502.348 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 15 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
// [Engine Memory]: 1,930 MB (+499253kb) [00:05:08]
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 1,930 MB. GUI used memory: 101 MB. Current time: 8/29/24, 11:31:14 AM EDT
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source File Properties..."); // ao (RDIResourceCommand.RDICommands_PROPERTIES, edit_properties_menu)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectCodeEditor("MotorDriver.v", 142, 183); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("MotorDriver.v", 142, 183, false, true, false, false, false); // ad (MotorDriver.v) - Control Key
// Elapsed Time for: 'L.f': 05m:38s
// Elapsed Time for: 'L.f': 05m:40s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Motor_Libraries.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Motor_Libraries.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), pid_controller : xil_defaultlib.PID]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2179.562 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.949 ; gain = 7.387 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.949 ; gain = 7.387 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_INFORMATION_MESSAGES): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-165] Too many positional options when parsing '../../Custom_Verilog_Headers/Custom_Header_Library.vh', please type 'synth_design -help' for usage info.. ]", 1, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project_Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton(PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, "Run Strategies_remove"); // B (PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, Run Strategies_remove)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP_Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton(PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, "Run Strategies_remove"); // B (PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, Run Strategies_remove)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog3)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, General]", 0, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Simulation]", 1, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Elaboration]", 2, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog3)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.090 ; gain = 23.141 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.090 ; gain = 23.141 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.090 ; gain = 23.141 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// HMemoryUtils.trashcanNow. Engine heap size: 1,963 MB. GUI used memory: 103 MB. Current time: 8/29/24, 11:33:19 AM EDT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Motor_Libraries.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_GLOBAL_INCLUDE ; false", 6, "false", 1, false); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-55] 'set_property' expects at least one object. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.  
// Tcl Message: set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh] 
// Tcl Message: ERROR: [Common 17-55] 'set_property' expects at least one object. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object. 
editTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "false", 6, "Value", 1); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
// HMemoryUtils.trashcanNow. Engine heap size: 1,990 MB. GUI used memory: 103 MB. Current time: 8/29/24, 11:33:39 AM EDT
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_GLOBAL_INCLUDE ; false", 6, "false", 1, false); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-55] 'set_property' expects at least one object. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.  
// Tcl Message: set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh] 
// Tcl Message: ERROR: [Common 17-55] 'set_property' expects at least one object. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object. 
editTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "false", 6, "Value", 1); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g (RDIResource.PropertiesView_TABBED_PANE)
selectCodeEditor("MotorDriver.v", 1, 209); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 07m:44s
// Elapsed Time for: 'L.f': 07m:46s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ao (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 13 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v");
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 25 seconds
dismissDialog("Add Sources"); // c (dialog4)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v} 
// Elapsed Time for: 'L.f': 08m:16s
// Elapsed Time for: 'L.f': 08m:18s
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2316.398 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.398 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.398 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed time: 16 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:35:17 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 27 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog7)
// Elapsed time: 11 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, packager_open_ipxact_file_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
// Elapsed time: 17 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml");
// 'q' command handler elapsed time: 17 seconds
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 2,016 MB. GUI used memory: 109 MB. Current time: 8/29/24, 11:36:19 AM EDT
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ipx::infer_user_parameters [ipx::current_core] 
// Tcl Message: ipgui::add_param -name {C_FREQ} -component [ipx::current_core] 
dismissDialog("Import IP Parameters"); // W (dialog9)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, "Import IP Ports..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, packager_port_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::remove_all_port [ipx::current_core] 
// Tcl Message: ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// HMemoryUtils.trashcanNow. Engine heap size: 2,170 MB. GUI used memory: 145 MB. Current time: 8/29/24, 11:36:40 AM EDT
dismissDialog("Import Ports from HDL"); // X (dialog10)
// [Engine Memory]: 2,179 MB (+159538kb) [00:10:35]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 13 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed time: 11 seconds
selectButton(PAResourceItoN.MainToolbarMgr_OPEN, (String) null); // ad (PAResourceItoN.MainToolbarMgr_OPEN)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr"); // ao (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Opening Vivado Project: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr. Version: Vivado v2023.2 
selectButton("OptionPane.button", "No"); // JButton (OptionPane.button)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// Tcl Message: open_project C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr 
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// Project name: Sapphire; location: C:/Code/FPGA-HDL/Projects/Sapphire; part: xc7s50csga324-1
dismissDialog("Open Project"); // bq (Open Project Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd} 
// Tcl Message: Reading block design file <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd>... Adding component instance block -- xilinx.com:user:MotorDriver:1.0 - MotorDriver_0 Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - reset_inv_0 Adding component instance block -- Custom:ip:GPIO:2.0 - GPIO_0 Adding component instance block -- Custom:ip:GPIO:2.0 - GPIO_1 Successfully read diagram <design_1> from block design file <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd> 
// TclEventType: RSB_OPEN_DIAGRAM
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
// 'bF' command handler elapsed time: 3 seconds
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceQtoS.SystemTab_REPORT_IP_STATUS, "Report IP Status"); // g (PAResourceQtoS.SystemTab_REPORT_IP_STATUS)
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 12 to revision 13 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog11)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: generate_target all [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  
// HMemoryUtils.trashcanNow. Engine heap size: 2,212 MB. GUI used memory: 141 MB. Current time: 8/29/24, 11:37:34 AM EDT
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 . 
// Tcl Message: Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs design_1_MotorDriver_0_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// Tcl Message: [Thu Aug 29 11:37:35 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run design_1_MotorDriver_0_0_synth_1 
// Tcl Message: [Thu Aug 29 11:37:35 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Aug 29 11:37:40 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 11:37:45 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 11:37:50 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Thu Aug 29 11:37:55 2024] design_1_MotorDriver_0_0_synth_1 finished 
// Tcl Message: ERROR: [Vivado 12-13638] Failed runs(s) : 'design_1_MotorDriver_0_0_synth_1' 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.828 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors. 
// Elapsed Time for: 'b': 22s
// 'a' command handler elapsed time: 22 seconds
// Elapsed time: 22 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 48s
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
// Elapsed Time for: 'L.f': 50s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 7); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// HMemoryUtils.trashcanNow. Engine heap size: 2,257 MB. GUI used memory: 156 MB. Current time: 8/29/24, 11:38:04 AM EDT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // u (dialog12)
// Elapsed Time for: 'L.f': 58s
// Elapsed Time for: 'L.f': 01m:00s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v)]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v)]", 9); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 14 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Tcl Message: current_project MotorDriver_V1_0 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_URL, "Add URL"); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_URL)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog13)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 4, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 4, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 5); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 5, "Simulation", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 5, "Simulation", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Simulation)"); // d (dialog16)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 8, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 8, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 8, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 8, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 7, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 7, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 4, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 4, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 14 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "6 warnings"); // g (PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES)
// Elapsed time: 50 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Message: current_project Sapphire 
expandTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP]", 6); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectButton(PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL, "Refresh All"); // a (PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// [GUI Memory]: 264 MB (+7859kb) [00:14:33]
dismissDialog("Settings"); // d (dialog19)
// [GUI Memory]: 280 MB (+2374kb) [00:14:36]
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 13 to revision 14 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog20)
// Elapsed Time for: 'L.f': 03m:40s
// Elapsed Time for: 'L.f': 03m:42s
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 . 
// Tcl Message: Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Aug 29 11:40:55 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log [Thu Aug 29 11:40:55 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 03m:48s
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
// 'i' command handler elapsed time: 4 seconds
dismissDialog("Launch Run Critical Messages"); // aX (dialog21)
// Elapsed Time for: 'L.f': 03m:50s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 17 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 7); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v)]", 9); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// HMemoryUtils.trashcanNow. Engine heap size: 2,291 MB. GUI used memory: 174 MB. Current time: 8/29/24, 11:41:19 AM EDT
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
// [Engine Memory]: 2,291 MB (+3078kb) [00:15:27]
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include, design_1]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed time: 11 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_GLOBAL_INCLUDE ; true", 10, "true", 1, false); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property IS_GLOBAL_INCLUDE 0 [get_files -all C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] 
editTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "false", 10, "Value", 1); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTab((HResource) null, (HResource) null, "Design", 1); // aa
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[design_1, MotorDriver_0]", 8); // a (PAResourceQtoS.SystemTreeView_SYSTEM_TREE)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 10, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 10, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ao (PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY)
// Elapsed Time for: 'L.f': 05m:26s
// Elapsed Time for: 'L.f': 05m:30s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 9, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_REPORT_IP_STATUS, "Report IP Status"); // ao (PAResourceCommand.PACommandNames_REPORT_IP_STATUS, report_ip_status_menu)
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// Elapsed time: 10 seconds
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/MotorDriver_0 ; false ; design_1_MotorDriver_0_0 [MotorDriver_v1_0] (Up-to-date) ; No changes required ;  ; MotorDriver_v1_0 ; 1.0 (Rev. 14) ; 1.0 (Rev. 14) ; design_1_MotorDriver_0_0 [MotorDriver_v1_0] (Up-to-date) ; xc7s50csga324-1", 5, "false", 1, false); // y (PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/MotorDriver_0 ; false ; design_1_MotorDriver_0_0 [MotorDriver_v1_0] (Up-to-date) ; No changes required ;  ; MotorDriver_v1_0 ; 1.0 (Rev. 14) ; 1.0 (Rev. 14) ; design_1_MotorDriver_0_0 [MotorDriver_v1_0] (Up-to-date) ; xc7s50csga324-1", 5, "/MotorDriver_0", 0, false); // y (PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_INFORMATION_MESSAGES): FALSE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/2bf5/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]. ]", 5); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 22 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "4"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
// Elapsed time: 100 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectButton(PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL, "Refresh All"); // a (PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog19)
selectTab((HResource) null, (HResource) null, "IP Status", 3); // aa
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3420] Updated design_1_MotorDriver_0_0 to use current project options 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 08m:32s
// Elapsed Time for: 'L.f': 08m:34s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog22)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton("OptionPane.button", "Cancel"); // JButton (OptionPane.button)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'MotorDriver_0'. Failed to generate 'Simulation' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'MotorDriver_0'. Failed to generate 'Simulation' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block MotorDriver_0  
// Tcl Message: Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,311 MB. GUI used memory: 177 MB. Current time: 8/29/24, 11:45:55 AM EDT
// Elapsed Time for: 'L.f': 08m:46s
// Elapsed Time for: 'L.f': 08m:48s
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
// 'i' command handler elapsed time: 7 seconds
dismissDialog("Launch Run Critical Messages"); // aX (dialog23)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, design_1, General Messages, [BD 41-1030] Generation failed for the IP Integrator block MotorDriver_0 . ]", 5, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "bd_cell;-;/MotorDriver_0;-;design_1;-;4;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v)]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 22 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, false, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Counters.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
setText("PAResourceAtoD.AbstractFileView_READ_ONLY", "c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v"); // d (PAResourceAtoD.AbstractFileView_READ_ONLY)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // al (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // al (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_SUB_CORE_REFERENCE, "Add Sub-Core Reference..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_SUB_CORE_REFERENCE)
// Elapsed time: 15 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "coun"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "coun"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
dismissDialog("Add Sub-Core Reference"); // aj (dialog24)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Add File Group..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, packager_add_file_group_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
// 'b' command handler elapsed time: 3 seconds
dismissDialog("Add File Group"); // a (dialog25)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagebehavioralsimulation ; ", 6, "verilogSource", 2, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Tcl Message: current_project MotorDriver_V1_0 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "verilogSource", 6, "Type", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Type", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 7); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, MotorDriver.v]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, PID.v]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_TYPE)
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SrcFileTypeComboBox", "Verilog Header", 1); // bc (PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, SrcFileTypeComboBox)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v] 
dismissDialog("Set Type"); // K (dialog26)
// Elapsed Time for: 'L.f': 22m:02s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, Counters.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, Counters.v]", 3, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:04s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 22m:06s
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, Counters.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 22m:08s
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_TYPE)
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SrcFileTypeComboBox", "Verilog Header", 1); // bc (PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, SrcFileTypeComboBox)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v] 
dismissDialog("Set Type"); // K (dialog27)
// Elapsed Time for: 'L.f': 22m:12s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:14s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 22m:16s
// Elapsed Time for: 'L.f': 22m:18s
// Elapsed time: 22 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v] 
// Elapsed Time for: 'L.f': 22m:46s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:48s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, Counters.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 22m:50s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v] 
// Elapsed Time for: 'L.f': 22m:52s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:54s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 22m:56s
// Elapsed Time for: 'L.f': 22m:58s
// Elapsed time: 10 seconds
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 11:49:27 EDT 2024
# Process ID (PID): 21188
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid21188.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'. ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v" is not empty. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog28)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit MotorDriver of HDL file c:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v is not empty.. ]", 3, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "false", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 4, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "false", 4, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "verilogSource", 2, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagebehavioralsimulation ; ", 5, "../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v ; xil_defaultlib ; verilogSource ; true ; xilinx_anylanguagebehavioralsimulation ; ", 5, "../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ipx::infer_user_parameters [ipx::current_core] 
// Tcl Message: ipgui::add_param -name {C_FREQ} -component [ipx::current_core] 
dismissDialog("Import IP Parameters"); // W (dialog29)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Popup Trigger
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.250 ; gain = 16.422 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2685.695 ; gain = 108.867 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.633 ; gain = 121.805 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 13 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 2,529 MB. GUI used memory: 193 MB. Current time: 8/29/24, 11:50:40 AM EDT
// [Engine Memory]: 2,529 MB (+129057kb) [00:24:34]
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
dismissDialog("Save Project"); // W.d (dialog30)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1160] Copying file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp to C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1 and adding it to utils fileset 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:50:51 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
// 'i' command handler elapsed time: 7 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 27 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog31)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 15 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Message: current_project Sapphire 
selectButton(PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL, "Refresh All"); // a (PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog19)
// HMemoryUtils.trashcanNow. Engine heap size: 2,588 MB. GUI used memory: 186 MB. Current time: 8/29/24, 11:51:35 AM EDT
selectTab((HResource) null, (HResource) null, "IP Status", 3); // aa
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 14 to revision 15 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 14m:32s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog32)
// Elapsed Time for: 'L.f': 14m:34s
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab((HResource) null, (HResource) null, "Design", 1); // aa
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 . 
// Tcl Message: Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Aug 29 11:52:06 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log [Thu Aug 29 11:52:06 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 14m:58s
// TclEventType: RUN_STATUS_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
// 'i' command handler elapsed time: 4 seconds
dismissDialog("Launch Run Critical Messages"); // aX (dialog33)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed Time for: 'L.f': 15m:00s
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton("OptionPane.button", "Cancel"); // JButton (OptionPane.button)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,644 MB. GUI used memory: 187 MB. Current time: 8/29/24, 11:52:25 AM EDT
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v)]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_MotorDriver_0_0]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Synthesis, design_1_MotorDriver_0_0, design_1_MotorDriver_0_0.dcp]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 34 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Simulation]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Simulation, design_1_MotorDriver_0_0]", 14); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Implementation]", 25); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Designs, design_1, Implementation, design_1_MotorDriver_0_0]", 26); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib, design_1_wrapper.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] 
// Elapsed Time for: 'L.f': 16m:40s
// Elapsed Time for: 'L.f': 16m:42s
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run design_1_MotorDriver_0_0_synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// Tcl Message: [Thu Aug 29 11:54:00 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log [Thu Aug 29 11:54:00 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 37 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/b4f7/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]. ]", 5, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/b4f7/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]. ]", 5, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.gen\sources_1\bd\design_1\ipshared\b4f7\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v;-;;-;16;-;line;-;28;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/b4f7/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]. ]", 5); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/b4f7/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]. , [Synth 8-6156] failed synthesizing module 'design_1_MotorDriver_0_0' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/synth/design_1_MotorDriver_0_0.v:53]. ]", 6, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.gen\sources_1\bd\design_1\ip\design_1_MotorDriver_0_0\synth\design_1_MotorDriver_0_0.v;-;;-;16;-;line;-;53;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 32 seconds
selectCodeEditor("design_1_MotorDriver_0_0.v", 269, 120); // K (design_1_MotorDriver_0_0.v)
selectCodeEditor("design_1_MotorDriver_0_0.v", 348, 173); // K (design_1_MotorDriver_0_0.v)
selectCodeEditor("design_1_MotorDriver_0_0.v", 364, 169); // K (design_1_MotorDriver_0_0.v)
selectCodeEditor("design_1_MotorDriver_0_0.v", 265, 277); // K (design_1_MotorDriver_0_0.v)
selectCodeEditor("design_1_MotorDriver_0_0.v", 208, 206); // K (design_1_MotorDriver_0_0.v)
// Elapsed time: 138 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Tcl Message: current_project MotorDriver_V1_0 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 2, "MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 18 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v");
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog34)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog36)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 5, "Simulation", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Simulation)"); // d (dialog38)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 16 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Message: current_project Sapphire 
// [GUI Memory]: 303 MB (+9803kb) [00:32:52]
selectButton(PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL, "Refresh All"); // a (PAResourceQtoS.SettingsProjectIPRepositoryPage_REFRESH_ALL)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog19)
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // g (PAResourceQtoS.SystemTab_SHOW_IP_STATUS)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 15 to revision 16 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 22m:00s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog40)
// Elapsed Time for: 'L.f': 22m:02s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 . 
// Tcl Message: Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Aug 29 11:59:20 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log [Thu Aug 29 11:59:20 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log 
// Elapsed Time for: 'L.f': 22m:12s
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
// TclEventType: RUN_STATUS_CHANGE
// 'i' command handler elapsed time: 3 seconds
dismissDialog("Launch Run Critical Messages"); // aX (dialog41)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// Elapsed Time for: 'L.f': 22m:14s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:44s
// [Engine Memory]: 2,664 MB (+9618kb) [00:33:52]
// Elapsed Time for: 'L.f': 22m:48s
// HMemoryUtils.trashcanNow. Engine heap size: 2,664 MB. GUI used memory: 191 MB. Current time: 8/29/24, 12:00:00 PM EDT
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 42 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog42)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Block Designs, design_1, design_1_MotorDriver_0_0]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci)]", 7); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd), design_1 (design_1.v), MotorDriver_0 : design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.xci), design_1_MotorDriver_0_0 (design_1_MotorDriver_0_0.v), inst : MotorDriver (MotorDriver.v)]", 9); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 14, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
// [GUI Memory]: 322 MB (+4364kb) [00:34:40]
// Elapsed time: 14 seconds
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree("PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY", "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 3, false); // TreeChooserPanel.d (PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// Tcl Message: set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog19)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 12:01:24 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 35 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog43)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// WARNING: HEventQueue.dispatchEvent() is taking  2714161 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,669 MB. GUI used memory: 192 MB. Current time: 8/29/24, 12:47:48 PM EDT
// Elapsed time: 3168 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New..."); // ao (PAResourceCommand.PACommandNames_NEW_PROJECT, new_project_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectMoreButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // r (PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION)
setFolderChooser("C:/Code/FPGA-HDL");
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "project_sysv"); // Q (PAResourceOtoP.ProjectNameChooser_PROJECT_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("NEXT", "Next >"); // JButton (NEXT)
// [GUI Memory]: 359 MB (+21585kb) [01:29:09]
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // g (PAResourceOtoP.PartChooser_TABBED_PANE)
// HMemoryUtils.trashcanNow. Engine heap size: 2,708 MB. GUI used memory: 175 MB. Current time: 8/29/24, 12:55:18 PM EDT
selectTreeTableHeader(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Preview", 1); // l (PAResourceAtoD.BoardChooser_BOARD_TABLE)
selectTreeTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Arty S7-50 ; Arty S7-50 ; Arty S7-50 ; digilentinc.com ; 1.1 ; Arty S7-50 ; 324 ; B.0 ; 210 ; 32600 ; 65200 ; 75 ; 0 ; 120 ; 32 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 3, "Arty S7-50", 0, false); // l (PAResourceAtoD.BoardChooser_BOARD_TABLE)
selectButton("NEXT", "Next >"); // JButton (NEXT)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,708 MB. GUI used memory: 166 MB. Current time: 8/29/24, 12:55:25 PM EDT
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: current_project MotorDriver_V1_0 
// Tcl Message: close_project 
dismissDialog("New Project"); // f (dialog44)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_sysv C:/Code/FPGA-HDL/project_sysv -part xc7s50csga324-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_BITABEN_BOARDDATA_REFRESH
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'g' command handler elapsed time: 34 seconds
dismissDialog("Create Project"); // bq (Create Project Progress)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (PAResourceQtoS.SrcChooserPanel_CREATE_FILE)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "test"); // Q (PAResourceAtoD.CreateSrcFileDialog_FILE_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Tcl Command: 'file mkdir C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new'
dismissDialog("Create Source File"); // m (dialog47)
// Tcl Message: file mkdir C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new 
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (PAResourceQtoS.SrcChooserPanel_CREATE_FILE)
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "File location:", "Choose Location...", 1); // d (PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, File location:)
dismissFolderChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Create Source File"); // m (dialog48)
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 20 seconds
dismissDialog("Add Sources"); // c (dialog46)
// Tcl Message: close [ open C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
dismissDialog("Define Module"); // p (dialog50)
// Elapsed Time for: 'L.f': 36s
// Elapsed Time for: 'L.f': 38s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 40s
// Elapsed Time for: 'L.f': 42s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, test (test.sv)]", 1, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, test (test.sv)]", 1, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 103, 481); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 56s
// Elapsed Time for: 'L.f': 58s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("test.sv", 395, 459); // ad (test.sv)
selectCodeEditor("test.sv", 395, 459, false, false, false, false, true); // ad (test.sv) - Double Click
// Elapsed Time for: 'L.f': 01m:00s
// Elapsed Time for: 'L.f': 01m:02s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top top -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top top -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// HMemoryUtils.trashcanNow. Engine heap size: 2,729 MB. GUI used memory: 175 MB. Current time: 8/29/24, 12:56:38 PM EDT
// Elapsed time: 22 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// Elapsed time: 59 seconds
selectCodeEditor("test.sv", 65, 471); // ad (test.sv)
selectCodeEditor("test.sv", 56, 466); // ad (test.sv)
// Elapsed time: 11 seconds
selectCodeEditor("test.sv", 328, 466); // ad (test.sv)
selectCodeEditor("test.sv", 328, 466); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02m:54s
// Elapsed Time for: 'L.f': 02m:56s
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top top -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top top -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: LINTER_RUN
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed time: 14 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed time: 59 seconds
selectCodeEditor("test.sv", 157, 470); // ad (test.sv)
selectCodeEditor("test.sv", 747, 464); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 690, 257); // ad (test.sv)
selectCodeEditor("test.sv", 690, 257); // ad (test.sv)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top top -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top top -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed time: 30 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[Vivado Commands, General Messages]", 11); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("test.sv", 758, 461); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'c'); // ad (test.sv)
selectCodeEditor("test.sv", 701, 493); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 685, 510); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test.sv", 429, 487); // ad (test.sv)
selectCodeEditor("test.sv", 429, 487, false, false, false, false, true); // ad (test.sv) - Double Click
// Elapsed Time for: 'L.f': 05m:42s
// Elapsed Time for: 'L.f': 05m:44s
selectCodeEditor("test.sv", 483, 467); // ad (test.sv)
selectCodeEditor("test.sv", 442, 489); // ad (test.sv)
selectCodeEditor("test.sv", 442, 489, false, false, false, false, true); // ad (test.sv) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 05m:54s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top top -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top top -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-251] env = /FileName  [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28] INFO: [Synth 8-251] ------------------------------------------------- [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29] INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed Time for: 'L.f': 06m:00s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCodeEditor("test.sv", 31, 499); // ad (test.sv)
selectCodeEditor("test.sv", 40, 489); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 06m:12s
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[Vivado Commands, General Messages]", 11); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed Time for: 'L.f': 06m:14s
selectCodeEditor("test.sv", 71, 491); // ad (test.sv)
// Elapsed time: 176 seconds
selectCodeEditor("test.sv", 209, 505); // ad (test.sv)
selectCodeEditor("test.sv", 226, 374); // ad (test.sv)
selectCodeEditor("test.sv", 215, 516); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 09m:26s
// Elapsed Time for: 'L.f': 09m:28s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 09m:30s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: LINTER_RUN
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: ERROR: [Synth 8-27] string type not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29] ERROR: [Synth 8-6156] failed synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: synthesize failed 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered. synth_design completed successfully 
// Tcl Message: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.  
// HOptionPane Error: 'Run Linter Failed. Check Messages for details. (Run Linter Failed)'
// 'a' command handler elapsed time: 6 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 09m:38s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_INFORMATION_MESSAGES): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-27] string type not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]. ]", 2, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Code\FPGA-HDL\project_sysv\project_sysv.srcs\sources_1\new\test.sv;-;;-;16;-;line;-;29;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("test.sv", 46, 276); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 10m:14s
// Elapsed Time for: 'L.f': 10m:16s
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 1 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// Elapsed time: 51 seconds
selectCodeEditor("test.sv", 276, 231); // ad (test.sv)
selectCodeEditor("test.sv", 309, 239); // ad (test.sv)
// Elapsed time: 130 seconds
selectCodeEditor("test.sv", 350, 312); // ad (test.sv)
selectCodeEditor("test.sv", 180, 441); // ad (test.sv)
selectCodeEditor("test.sv", 197, 413); // ad (test.sv)
// Elapsed time: 26 seconds
selectCodeEditor("test.sv", 251, 438); // ad (test.sv)
selectCodeEditor("test.sv", 200, 349); // ad (test.sv)
selectCodeEditor("test.sv", 41, 460); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 14m:14s
// Elapsed Time for: 'L.f': 14m:16s
selectCodeEditor("test.sv", 234, 437); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test.sv", 279, 303); // ad (test.sv)
// Elapsed Time for: 'L.f': 14m:22s
selectCodeEditor("test.sv", 190, 422); // ad (test.sv)
selectCodeEditor("test.sv", 207, 433); // ad (test.sv)
// Elapsed Time for: 'L.f': 14m:24s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 14m:28s
// Elapsed Time for: 'L.f': 14m:30s
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: LINTER_RUN
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 1 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed time: 47 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
// Elapsed time: 348 seconds
selectCodeEditor("test.sv", 85, 408); // ad (test.sv)
selectCodeEditor("test.sv", 85, 408, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 85, 408); // ad (test.sv)
selectCodeEditor("test.sv", 85, 408); // ad (test.sv)
selectCodeEditor("test.sv", 85, 408, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 220, 411); // ad (test.sv)
// Elapsed time: 139 seconds
selectCodeEditor("test.sv", 33, 406); // ad (test.sv)
// Elapsed time: 21 seconds
selectCodeEditor("test.sv", 190, 471); // ad (test.sv)
selectCodeEditor("test.sv", 190, 471, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 300, 459); // ad (test.sv)
selectCodeEditor("test.sv", 41, 461); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 24m:28s
// Elapsed Time for: 'L.f': 24m:30s
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 13:19:58 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,749 MB. GUI used memory: 176 MB. Current time: 8/29/24, 1:20:03 PM EDT
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 18 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog51)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-27] string type not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]. ]", 1, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-27] string type not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]. ]", 1, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
// Elapsed time: 33 seconds
selectCodeEditor("test.sv", 53, 440); // ad (test.sv)
selectCodeEditor("test.sv", 53, 440, false, false, false, false, true); // ad (test.sv) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 25m:30s
// Elapsed Time for: 'L.f': 25m:32s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: ERROR: [Synth 8-36] 's' is not declared [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] 
// Tcl Message: INFO: [Synth 8-10285] module 'test' is ignored due to previous errors [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:33] INFO: [Synth 8-9084] Verilog file 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv' ignored due to errors 
// Tcl Message: ERROR: [Synth 8-439] module 'test' not found 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: synthesize failed 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered. synth_design completed successfully 
// Tcl Message: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.  
// HOptionPane Error: 'Run Linter Failed. Check Messages for details. (Run Linter Failed)'
// 'a' command handler elapsed time: 15 seconds
// Elapsed time: 15 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectCodeEditor("test.sv", 34, 441); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 25m:58s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28] INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed Time for: 'L.f': 26m:04s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 13:21:47 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 26 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog52)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTab((HResource) null, (HResource) null, "Log", 2); // aa
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCodeEditor("test.sv", 166, 466); // ad (test.sv)
selectCodeEditor("test.sv", 195, 465); // ad (test.sv)
// Elapsed time: 13 seconds
selectCodeEditor("test.sv", 220, 310); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 27m:12s
selectCodeEditor("test.sv", 372, 490); // ad (test.sv)
// Elapsed Time for: 'L.f': 27m:14s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 27m:20s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: ERROR: [Synth 8-2716] syntax error near 'end' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:32] ERROR: [Synth 8-10307] SystemVerilog keyword 'end' used in incorrect context [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:32] 
// Tcl Message: INFO: [Synth 8-10285] module 'test' is ignored due to previous errors [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:34] INFO: [Synth 8-9084] Verilog file 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv' ignored due to errors 
// Tcl Message: ERROR: [Synth 8-439] module 'test' not found 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: synthesize failed 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design completed successfully 
// Tcl Message: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.  
// HOptionPane Error: 'Run Linter Failed. Check Messages for details. (Run Linter Failed)'
// 'a' command handler elapsed time: 7 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 27m:28s
selectCodeEditor("test.sv", 915, 492); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 27m:32s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: LINTER_RUN
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29] INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed Time for: 'L.f': 27m:38s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed time: 30 seconds
selectCodeEditor("test.sv", 219, 512); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 449, 362); // ad (test.sv)
// Elapsed time: 14 seconds
selectCodeEditor("test.sv", 132, 232); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Elapsed Time for: 'L.f': 28m:49s
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 1 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// 'a' command handler elapsed time: 5 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed Time for: 'L.f': 28m:54s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectTab((HResource) null, (HResource) null, "Log", 2); // aa
selectTab((HResource) null, (HResource) null, "Reports", 3); // aa
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// Elapsed time: 12 seconds
selectCodeEditor("test.sv", 699, 338); // ad (test.sv)
// Elapsed time: 17 seconds
selectCodeEditor("test.sv", 280, 371); // ad (test.sv)
selectCodeEditor("test.sv", 73, 261); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 85, 366); // ad (test.sv)
selectCodeEditor("test.sv", 166, 397); // ad (test.sv)
selectCodeEditor("test.sv", 538, 204); // ad (test.sv)
selectCodeEditor("test.sv", 210, 290); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 30m:05s
// Elapsed Time for: 'L.f': 30m:07s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29] INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1160] Copying file C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/test.dcp to C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/utils_1/imports/synth_1 and adding it to utils fileset 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 13:25:51 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 18 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog53)
// Elapsed time: 14 seconds
selectCodeEditor("test.sv", 177, 402); // ad (test.sv)
// Elapsed time: 19 seconds
selectCodeEditor("test.sv", 20, 360); // ad (test.sv)
selectCodeEditor("test.sv", 20, 360); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 182, 292); // ad (test.sv)
selectCodeEditor("test.sv", 321, 326); // ad (test.sv)
selectCodeEditor("test.sv", 292, 316); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'c'); // ad (test.sv)
selectCodeEditor("test.sv", 151, 326); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
// Elapsed time: 14 seconds
selectCodeEditor("test.sv", 19, 334, false, false, false, true, false); // ad (test.sv) - Popup Trigger
selectCodeEditor("test.sv", 16, 343); // ad (test.sv)
selectCodeEditor("test.sv", 22, 343); // ad (test.sv)
selectCodeEditor("test.sv", 268, 313); // ad (test.sv)
selectCodeEditor("test.sv", 268, 313); // ad (test.sv)
selectCodeEditor("test.sv", 287, 203); // ad (test.sv)
selectCodeEditor("test.sv", 287, 203); // ad (test.sv)
selectCodeEditor("test.sv", 287, 203); // ad (test.sv)
selectCodeEditor("test.sv", 232, 182); // ad (test.sv)
// Elapsed time: 422 seconds
selectCodeEditor("test.sv", 112, 316); // ad (test.sv)
selectCodeEditor("test.sv", 112, 316, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 180, 313, true, false, false, false, false); // ad (test.sv) - Shift Key
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 235, 313); // ad (test.sv)
selectCodeEditor("test.sv", 235, 313, false, false, false, false, true); // ad (test.sv) - Double Click
typeControlKey((HResource) null, "test.sv", 'c'); // ad (test.sv)
selectCodeEditor("test.sv", 54, 342); // ad (test.sv)
selectCodeEditor("test.sv", 54, 342, false, false, false, false, true); // ad (test.sv) - Double Click
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 154, 433); // ad (test.sv)
selectCodeEditor("test.sv", 154, 433, false, false, false, false, true); // ad (test.sv) - Double Click
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 321, 334); // ad (test.sv)
selectCodeEditor("test.sv", 357, 249); // ad (test.sv)
selectCodeEditor("test.sv", 46, 328); // ad (test.sv)
selectCodeEditor("test.sv", 391, 285); // ad (test.sv)
selectCodeEditor("test.sv", 340, 309); // ad (test.sv)
selectCodeEditor("test.sv", 317, 204); // ad (test.sv)
selectCodeEditor("test.sv", 20, 366); // ad (test.sv)
selectCodeEditor("test.sv", 317, 318); // ad (test.sv)
selectCodeEditor("test.sv", 299, 341); // ad (test.sv)
// Elapsed time: 11 seconds
selectCodeEditor("test.sv", 143, 343); // ad (test.sv)
selectCodeEditor("test.sv", 15, 336, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 261, 348); // ad (test.sv)
selectCodeEditor("test.sv", 114, 414); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 264, 273); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 40m:03s
selectCodeEditor("test.sv", 58, 405); // ad (test.sv)
selectCodeEditor("test.sv", 65, 411); // ad (test.sv)
// Elapsed Time for: 'L.f': 40m:05s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 40m:07s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top test -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top test -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: LINTER_RUN
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27] INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29] INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 0 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed Time for: 'L.f': 40m:13s
selectTab((HResource) null, (HResource) null, "Reports", 2); // aa
selectTab((HResource) null, (HResource) null, "Log", 1); // aa
// Elapsed time: 29 seconds
selectCodeEditor("test.sv", 391, 385); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 40m:51s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/utils_1/imports/synth_1/test.dcp with file C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/test.dcp 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 13:36:20 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 40m:55s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 24 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Completed"); // Q.a (dialog54)
// Elapsed time: 123 seconds
selectCodeEditor("test.sv", 72, 344); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 208, 317); // ad (test.sv)
selectCodeEditor("test.sv", 395, 410); // ad (test.sv)
selectCodeEditor("test.sv", 395, 410); // ad (test.sv)
selectCodeEditor("test.sv", 46, 410, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 6, 325); // ad (test.sv)
selectCodeEditor("test.sv", 75, 439); // ad (test.sv)
selectCodeEditor("test.sv", 197, 320); // ad (test.sv)
selectCodeEditor("test.sv", 197, 320, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 1, 314, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 312, 445); // ad (test.sv)
selectCodeEditor("test.sv", 222, 190); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 85, 209); // ad (test.sv)
selectCodeEditor("test.sv", 342, 206); // ad (test.sv)
selectCodeEditor("test.sv", 52, 85); // ad (test.sv)
selectCodeEditor("test.sv", 305, 282); // ad (test.sv)
selectCodeEditor("test.sv", 345, 72); // ad (test.sv)
selectCodeEditor("test.sv", 428, 162); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 185, 346); // ad (test.sv)
// Elapsed time: 15 seconds
selectCodeEditor("test.sv", 174, 192); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 14 seconds
selectCodeEditor("test.sv", 195, 408, false, false, false, true, false); // ad (test.sv) - Popup Trigger
selectCodeEditor("test.sv", 67, 315); // ad (test.sv)
selectCodeEditor("test.sv", 118, 304, false, false, false, true, false); // ad (test.sv) - Popup Trigger
selectCodeEditor("test.sv", 163, 301); // ad (test.sv)
selectCodeEditor("test.sv", 157, 293); // ad (test.sv)
selectCodeEditor("test.sv", 189, 219); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 189, 219); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 91, 244); // ad (test.sv)
// Elapsed time: 97 seconds
selectCodeEditor("test.sv", 425, 167); // ad (test.sv)
selectCodeEditor("test.sv", 394, 176); // ad (test.sv)
selectCodeEditor("test.sv", 394, 176, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 24, 196, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 66, 127); // ad (test.sv)
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 206, 320); // ad (test.sv)
selectCodeEditor("test.sv", 224, 272); // ad (test.sv)
selectCodeEditor("test.sv", 369, 194); // ad (test.sv)
selectCodeEditor("test.sv", 63, 116); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 101, 260); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 47m:19s
// Elapsed Time for: 'L.f': 47m:21s
selectCodeEditor("test.sv", 209, 310); // ad (test.sv)
selectCodeEditor("test.sv", 230, 142); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 47m:27s
// Elapsed Time for: 'L.f': 47m:29s
// Elapsed time: 20 seconds
selectCodeEditor("test.sv", 50, 266); // ad (test.sv)
selectCodeEditor("test.sv", 50, 266, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 26, 389); // ad (test.sv)
selectCodeEditor("test.sv", 26, 389, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 106, 362); // ad (test.sv)
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 33, 397); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 44, 416); // ad (test.sv)
selectCodeEditor("test.sv", 44, 416, false, false, false, false, true); // ad (test.sv) - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 57, 360); // ad (test.sv)
selectCodeEditor("test.sv", 57, 360, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 128, 203); // ad (test.sv)
selectCodeEditor("test.sv", 128, 203); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 48m:13s
// Elapsed Time for: 'L.f': 48m:15s
selectCodeEditor("test.sv", 85, 274); // ad (test.sv)
selectCodeEditor("test.sv", 85, 274, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 57, 113); // ad (test.sv)
selectCodeEditor("test.sv", 57, 113, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 57, 90); // ad (test.sv)
selectCodeEditor("test.sv", 57, 90, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 88, 321); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 48m:25s
// Elapsed Time for: 'L.f': 48m:27s
selectCodeEditor("test.sv", 94, 239); // ad (test.sv)
selectCodeEditor("test.sv", 2, 88, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 191, 222); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 101, 261); // ad (test.sv)
// Elapsed time: 32 seconds
selectCodeEditor("test.sv", 86, 247); // ad (test.sv)
selectCodeEditor("test.sv", 86, 247, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 132, 239, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 104, 123); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 0, 291); // ad (test.sv)
selectCodeEditor("test.sv", 0, 388); // ad (test.sv)
selectCodeEditor("test.sv", 122, 170); // ad (test.sv)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 49m:23s
// Elapsed Time for: 'L.f': 49m:25s
selectCodeEditor("test.sv", 29, 291); // ad (test.sv)
selectCodeEditor("test.sv", 27, 284); // ad (test.sv)
selectCodeEditor("test.sv", 486, 267, true, false, false, false, false); // ad (test.sv) - Shift Key
selectCodeEditor("test.sv", 460, 287, true, false, false, false, false); // ad (test.sv) - Shift Key
typeControlKey((HResource) null, "test.sv", 'c'); // ad (test.sv)
selectCodeEditor("test.sv", 288, 177); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 39, 444); // ad (test.sv)
selectCodeEditor("test.sv", 39, 444, false, false, false, false, true); // ad (test.sv) - Double Click
typeControlKey((HResource) null, "test.sv", 'c'); // ad (test.sv)
selectCodeEditor("test.sv", 21, 195); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 322, 258); // ad (test.sv)
// Elapsed time: 12 seconds
selectCodeEditor("test.sv", 68, 185); // ad (test.sv)
// Elapsed time: 12 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_IP_LOCATION, "Open Location..."); // ao (PAResourceCommand.PACommandNames_OPEN_IP_LOCATION, open_ip_location_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_OPEN_IP_LOCATION
dismissFolderChooser();
// 'q' command handler elapsed time: 3 seconds
// Elapsed time: 177 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
typeControlKey(null, null, 'z');
// HMemoryUtils.trashcanNow. Engine heap size: 2,759 MB. GUI used memory: 177 MB. Current time: 8/29/24, 1:50:04 PM EDT
// Elapsed time: 155 seconds
selectCodeEditor("test.sv", 401, 338); // ad (test.sv)
selectCodeEditor("test.sv", 186, 390); // ad (test.sv)
selectCodeEditor("test.sv", 66, 187); // ad (test.sv)
selectCodeEditor("test.sv", 282, 341); // ad (test.sv)
selectCodeEditor("test.sv", 30, 43); // ad (test.sv)
// Elapsed time: 11 seconds
selectCodeEditor("test.sv", 190, 23); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 67, 283); // ad (test.sv)
selectCodeEditor("test.sv", 61, 232); // ad (test.sv)
selectCodeEditor("test.sv", 340, 211); // ad (test.sv)
// Elapsed time: 42 seconds
selectCodeEditor("test.sv", 129, 214); // ad (test.sv)
selectCodeEditor("test.sv", 111, 215); // ad (test.sv)
selectCodeEditor("test.sv", 328, 216); // ad (test.sv)
selectCodeEditor("test.sv", 360, 213); // ad (test.sv)
typeControlKey((HResource) null, "test.sv", 'v'); // ad (test.sv)
selectCodeEditor("test.sv", 165, 240); // ad (test.sv)
selectCodeEditor("test.sv", 165, 240); // ad (test.sv)
selectCodeEditor("test.sv", 149, 350); // ad (test.sv)
selectCodeEditor("test.sv", 251, 229); // ad (test.sv)
// Elapsed time: 26 seconds
selectCodeEditor("test.sv", 167, 355); // ad (test.sv)
selectCodeEditor("test.sv", 50, 213); // ad (test.sv)
selectCodeEditor("test.sv", 50, 213, false, false, false, false, true); // ad (test.sv) - Double Click
selectCodeEditor("test.sv", 137, 404); // ad (test.sv)
selectCodeEditor("test.sv", 218, 211); // ad (test.sv)
selectCodeEditor("test.sv", 225, 373); // ad (test.sv)
// Elapsed time: 22 seconds
selectCodeEditor("test.sv", 283, 232); // ad (test.sv)
selectCodeEditor("test.sv", 35, 247); // ad (test.sv)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("test.sv", 39, 237); // ad (test.sv)
selectCodeEditor("test.sv", 168, 354); // ad (test.sv)
// Elapsed time: 11 seconds
selectCodeEditor("test.sv", 201, 216); // ad (test.sv)
selectCodeEditor("test.sv", 207, 291); // ad (test.sv)
// Elapsed time: 567 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton (NEXT)
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Test"); // Q (PAResourceOtoP.ProjectNameChooser_PROJECT_NAME)
selectMoreButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // r (PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION)
setFolderChooser("C:/Code/FPGA-HDL/Projects");
selectButton("NEXT", "Next >"); // JButton (NEXT)
// Elapsed time: 38 seconds
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // g (PAResourceOtoP.PartChooser_TABBED_PANE)
setText("PAResourceAtoD.BoardChooser_BOARD_TABLE_SEARCH_FIELD", "arty"); // OverlayTextField (PAResourceAtoD.BoardChooser_BOARD_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Arty S7-50 ; Arty S7-50 ; Arty S7-50 ; digilentinc.com ; 1.1 ; Arty S7-50 ; 324 ; B.0 ; 210 ; 32600 ; 65200 ; 75 ; 0 ; 120 ; 32 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 3, "Arty S7-50", 0, false); // l (PAResourceAtoD.BoardChooser_BOARD_TABLE)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("OptionPane.button", "No"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project Test C:/Code/FPGA-HDL/Projects/Test -part xc7s50csga324-1 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_BITABEN_BOARDDATA_REFRESH
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'g' command handler elapsed time: 78 seconds
dismissDialog("Create Project"); // bq (Create Project Progress)
dismissDialog("New Project"); // f (dialog56)
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// Elapsed time: 19 seconds
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
dismissFolderChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0");
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "SourceRoot ; 1 ; MotorDriver_v1_0 ; xil_defaultlib ; C:/Code/FPGA-HDL/Custom_IP", 0, "MotorDriver_v1_0", 2); // aP (PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE)
// Elapsed time: 17 seconds
selectCheckBox(PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO, "Scan and add RTL include files into project", true); // f (PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO): TRUE
// Elapsed time: 19 seconds
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 75 seconds
dismissDialog("Add Sources"); // c (dialog58)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v} 
dismissDialog("Add Sources"); // bq (Add Sources  Progress)
// Elapsed Time for: 'L.f': 02m:10s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02m:12s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02m:14s
// Elapsed Time for: 'L.f': 02m:16s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 02m:18s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02m:20s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02m:22s
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 02m:24s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 43 seconds
selectButton(PAResourceOtoP.OpenFileAction_OPEN_DIRECTORY, "Open Directory"); // a (PAResourceOtoP.OpenFileAction_OPEN_DIRECTORY)
dismissDialog("Unable to Open File"); // R.a (dialog61)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ao (PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, show_source_menu)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
// Elapsed time: 37 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // v (Sources_FileSetView.filterMissingAction): TRUE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Simulation Sources]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Simulation Sources, sim_1]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Simulation Sources, sim_1, MotorDriver (MotorDriver.v)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Simulation Sources]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0");
selectButton("CANCEL", "Cancel"); // JButton (CANCEL)
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (dialog62)
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, MotorDriver (MotorDriver.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog64)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v 
// Elapsed Time for: 'L.f': 05m:48s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 05m:50s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, TestBench (TestBench.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog65)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v 
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // v (Sources_FileSetView.filterMissingAction): FALSE
// Elapsed Time for: 'L.f': 05m:56s
// Elapsed Time for: 'L.f': 05m:58s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 06m:00s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog66)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 06m:04s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 06m:06s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 06m:08s
// Elapsed Time for: 'L.f': 06m:10s
// Elapsed time: 128 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog67)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 08m:16s
// Elapsed Time for: 'L.f': 08m:18s
// Elapsed time: 17 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): TRUE
// Elapsed time: 10 seconds
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (dialog68)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v} 
dismissDialog("Add Sources"); // bq (Add Sources  Progress)
// Elapsed Time for: 'L.f': 08m:52s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 08m:54s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 08m:56s
// Elapsed Time for: 'L.f': 08m:58s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 09m:00s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 09m:02s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 09m:04s
// Elapsed Time for: 'L.f': 09m:06s
// Elapsed time: 156 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 32 seconds
selectCodeEditor("MotorDriver.v", 717, 439); // ad (MotorDriver.v)
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 33 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// HMemoryUtils.trashcanNow. Engine heap size: 2,762 MB. GUI used memory: 191 MB. Current time: 8/29/24, 2:20:04 PM EDT
// Elapsed time: 85 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Remove Sources"); // X (dialog70)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v 
// Elapsed Time for: 'L.f': 14m:44s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 14m:46s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Properties..."); // ao (RDIResourceCommand.RDICommands_PROPERTIES, edit_properties_menu)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog71)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v 
// Elapsed Time for: 'L.f': 14m:52s
// Elapsed Time for: 'L.f': 14m:54s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog72)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 14m:58s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:00s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 15m:02s
// Elapsed Time for: 'L.f': 15m:04s
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog73)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 15m:12s
// Elapsed Time for: 'L.f': 15m:14s
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
// Elapsed time: 50 seconds
setFolderChooser("C:/Code/FPGA-HDL/Projects/Test/Test.srcs");
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "SourceRoot ; 1 ; Test.srcs ; xil_defaultlib ; C:/Code/FPGA-HDL/Projects/Test", 0, "xil_defaultlib", 3); // aP (PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "SourceRoot ; 1 ; Test.srcs ; xil_defaultlib ; C:/Code/FPGA-HDL/Projects/Test", 0, "Test.srcs", 2); // aP (PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, null, -1, null, -1); // aP (PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "SourceRoot ; 1 ; Test.srcs ; xil_defaultlib ; C:/Code/FPGA-HDL/Projects/Test", 0, "1", 1); // aP (PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE)
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B (RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, Remove)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // B (PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, Add)
selectMenuItem(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories..."); // ao (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, Add Directories...)
setFolderChooser("C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0");
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 79 seconds
dismissDialog("Add Sources"); // c (dialog74)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // bq (Add Sources  Progress)
// Elapsed Time for: 'L.f': 16m:40s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 16m:42s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 16m:44s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 16m:46s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 16m:48s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 16m:50s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 16m:52s
// Elapsed Time for: 'L.f': 16m:54s
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog77)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v 
// Elapsed Time for: 'L.f': 17m:08s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 17m:10s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TestBench (TestBench.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog78)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v 
// Elapsed Time for: 'L.f': 17m:16s
// Elapsed Time for: 'L.f': 17m:18s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog79)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 17m:22s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 17m:24s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, PID (PID.v)]", 1, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog80)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SingleDecrementCounter (Counters.v)]", 3, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog81)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v] -no_script -reset -force -quiet 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v 
// Elapsed Time for: 'L.f': 17m:32s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.dcp)]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog82)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp 
// Elapsed Time for: 'L.f': 17m:36s
// Elapsed Time for: 'L.f': 17m:38s
// TclEventType: FILE_SET_CHANGE
