// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=62793,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=7385,HLS_SYN_LUT=7623,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] A_address0;
reg A_ce0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] tmp_address0;
reg    tmp_ce0;
reg    tmp_we0;
wire   [23:0] tmp_q0;
wire   [13:0] tmp_s_fu_1226_p3;
reg   [13:0] tmp_s_reg_2668;
wire    ap_CS_fsm_state2;
wire   [23:0] denom_1_fu_1555_p3;
reg   [23:0] denom_1_reg_2994;
wire    ap_CS_fsm_state4;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg;
wire   [0:0] icmp_ln41_fu_1210_p2;
wire    ap_CS_fsm_state3;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg;
reg   [23:0] col_sum_fu_340;
wire    ap_CS_fsm_state5;
reg   [23:0] col_sum_63_fu_592;
reg   [23:0] col_sum_62_fu_588;
reg   [23:0] col_sum_61_fu_584;
reg   [23:0] col_sum_60_fu_580;
reg   [23:0] col_sum_59_fu_576;
reg   [23:0] col_sum_58_fu_572;
reg   [23:0] col_sum_57_fu_568;
reg   [23:0] col_sum_56_fu_564;
reg   [23:0] col_sum_55_fu_560;
reg   [23:0] col_sum_54_fu_556;
reg   [23:0] col_sum_53_fu_552;
reg   [23:0] col_sum_52_fu_548;
reg   [23:0] col_sum_51_fu_544;
reg   [23:0] col_sum_50_fu_540;
reg   [23:0] col_sum_49_fu_536;
reg   [23:0] col_sum_48_fu_532;
reg   [23:0] col_sum_47_fu_528;
reg   [23:0] col_sum_46_fu_524;
reg   [23:0] col_sum_45_fu_520;
reg   [23:0] col_sum_44_fu_516;
reg   [23:0] col_sum_43_fu_512;
reg   [23:0] col_sum_42_fu_508;
reg   [23:0] col_sum_41_fu_504;
reg   [23:0] col_sum_40_fu_500;
reg   [23:0] col_sum_39_fu_496;
reg   [23:0] col_sum_38_fu_492;
reg   [23:0] col_sum_37_fu_488;
reg   [23:0] col_sum_36_fu_484;
reg   [23:0] col_sum_35_fu_480;
reg   [23:0] col_sum_34_fu_476;
reg   [23:0] col_sum_33_fu_472;
reg   [23:0] col_sum_32_fu_468;
reg   [23:0] col_sum_31_fu_464;
reg   [23:0] col_sum_30_fu_460;
reg   [23:0] col_sum_29_fu_456;
reg   [23:0] col_sum_28_fu_452;
reg   [23:0] col_sum_27_fu_448;
reg   [23:0] col_sum_26_fu_444;
reg   [23:0] col_sum_25_fu_440;
reg   [23:0] col_sum_24_fu_436;
reg   [23:0] col_sum_23_fu_432;
reg   [23:0] col_sum_22_fu_428;
reg   [23:0] col_sum_21_fu_424;
reg   [23:0] col_sum_20_fu_420;
reg   [23:0] col_sum_19_fu_416;
reg   [23:0] col_sum_18_fu_412;
reg   [23:0] col_sum_17_fu_408;
reg   [23:0] col_sum_16_fu_404;
reg   [23:0] col_sum_15_fu_400;
reg   [23:0] col_sum_14_fu_396;
reg   [23:0] col_sum_13_fu_392;
reg   [23:0] col_sum_12_fu_388;
reg   [23:0] col_sum_11_fu_384;
reg   [23:0] col_sum_10_fu_380;
reg   [23:0] col_sum_9_fu_376;
reg   [23:0] col_sum_8_fu_372;
reg   [23:0] col_sum_7_fu_368;
reg   [23:0] col_sum_6_fu_364;
reg   [23:0] col_sum_5_fu_360;
reg   [23:0] col_sum_4_fu_356;
reg   [23:0] col_sum_3_fu_352;
reg   [23:0] col_sum_2_fu_348;
reg   [23:0] col_sum_1_fu_344;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [8:0] i_fu_76;
wire   [8:0] add_ln41_fu_1216_p2;
wire   [7:0] trunc_ln41_fu_1222_p1;
wire  signed [24:0] sext_ln53_fu_1499_p1;
wire   [24:0] add_ln53_fu_1503_p2;
wire   [0:0] tmp_1_fu_1509_p3;
wire   [0:0] tmp_13_fu_1521_p3;
wire   [0:0] xor_ln53_fu_1529_p2;
wire   [0:0] and_ln53_fu_1535_p2;
wire   [0:0] xor_ln53_1_fu_1541_p2;
wire   [23:0] select_ln53_fu_1547_p3;
wire   [23:0] denom_fu_1517_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg = 1'b0;
#0 col_sum_fu_340 = 24'd0;
#0 col_sum_63_fu_592 = 24'd0;
#0 col_sum_62_fu_588 = 24'd0;
#0 col_sum_61_fu_584 = 24'd0;
#0 col_sum_60_fu_580 = 24'd0;
#0 col_sum_59_fu_576 = 24'd0;
#0 col_sum_58_fu_572 = 24'd0;
#0 col_sum_57_fu_568 = 24'd0;
#0 col_sum_56_fu_564 = 24'd0;
#0 col_sum_55_fu_560 = 24'd0;
#0 col_sum_54_fu_556 = 24'd0;
#0 col_sum_53_fu_552 = 24'd0;
#0 col_sum_52_fu_548 = 24'd0;
#0 col_sum_51_fu_544 = 24'd0;
#0 col_sum_50_fu_540 = 24'd0;
#0 col_sum_49_fu_536 = 24'd0;
#0 col_sum_48_fu_532 = 24'd0;
#0 col_sum_47_fu_528 = 24'd0;
#0 col_sum_46_fu_524 = 24'd0;
#0 col_sum_45_fu_520 = 24'd0;
#0 col_sum_44_fu_516 = 24'd0;
#0 col_sum_43_fu_512 = 24'd0;
#0 col_sum_42_fu_508 = 24'd0;
#0 col_sum_41_fu_504 = 24'd0;
#0 col_sum_40_fu_500 = 24'd0;
#0 col_sum_39_fu_496 = 24'd0;
#0 col_sum_38_fu_492 = 24'd0;
#0 col_sum_37_fu_488 = 24'd0;
#0 col_sum_36_fu_484 = 24'd0;
#0 col_sum_35_fu_480 = 24'd0;
#0 col_sum_34_fu_476 = 24'd0;
#0 col_sum_33_fu_472 = 24'd0;
#0 col_sum_32_fu_468 = 24'd0;
#0 col_sum_31_fu_464 = 24'd0;
#0 col_sum_30_fu_460 = 24'd0;
#0 col_sum_29_fu_456 = 24'd0;
#0 col_sum_28_fu_452 = 24'd0;
#0 col_sum_27_fu_448 = 24'd0;
#0 col_sum_26_fu_444 = 24'd0;
#0 col_sum_25_fu_440 = 24'd0;
#0 col_sum_24_fu_436 = 24'd0;
#0 col_sum_23_fu_432 = 24'd0;
#0 col_sum_22_fu_428 = 24'd0;
#0 col_sum_21_fu_424 = 24'd0;
#0 col_sum_20_fu_420 = 24'd0;
#0 col_sum_19_fu_416 = 24'd0;
#0 col_sum_18_fu_412 = 24'd0;
#0 col_sum_17_fu_408 = 24'd0;
#0 col_sum_16_fu_404 = 24'd0;
#0 col_sum_15_fu_400 = 24'd0;
#0 col_sum_14_fu_396 = 24'd0;
#0 col_sum_13_fu_392 = 24'd0;
#0 col_sum_12_fu_388 = 24'd0;
#0 col_sum_11_fu_384 = 24'd0;
#0 col_sum_10_fu_380 = 24'd0;
#0 col_sum_9_fu_376 = 24'd0;
#0 col_sum_8_fu_372 = 24'd0;
#0 col_sum_7_fu_368 = 24'd0;
#0 col_sum_6_fu_364 = 24'd0;
#0 col_sum_5_fu_360 = 24'd0;
#0 col_sum_4_fu_356 = 24'd0;
#0 col_sum_3_fu_352 = 24'd0;
#0 col_sum_2_fu_348 = 24'd0;
#0 col_sum_1_fu_344 = 24'd0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg = 1'b0;
#0 i_fu_76 = 9'd0;
end

top_kernel_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_address0),
    .ce0(tmp_ce0),
    .we0(tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0),
    .q0(tmp_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3 grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready),
    .zext_ln61(tmp_s_reg_2668),
    .A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0),
    .A_q0(A_q0),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5 grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready),
    .col_sum_load(col_sum_fu_340),
    .col_sum_1_load(col_sum_1_fu_344),
    .col_sum_2_load(col_sum_2_fu_348),
    .col_sum_3_load(col_sum_3_fu_352),
    .col_sum_4_load(col_sum_4_fu_356),
    .col_sum_5_load(col_sum_5_fu_360),
    .col_sum_6_load(col_sum_6_fu_364),
    .col_sum_7_load(col_sum_7_fu_368),
    .col_sum_8_load(col_sum_8_fu_372),
    .col_sum_9_load(col_sum_9_fu_376),
    .col_sum_10_load(col_sum_10_fu_380),
    .col_sum_11_load(col_sum_11_fu_384),
    .col_sum_12_load(col_sum_12_fu_388),
    .col_sum_13_load(col_sum_13_fu_392),
    .col_sum_14_load(col_sum_14_fu_396),
    .col_sum_15_load(col_sum_15_fu_400),
    .col_sum_16_load(col_sum_16_fu_404),
    .col_sum_17_load(col_sum_17_fu_408),
    .col_sum_18_load(col_sum_18_fu_412),
    .col_sum_19_load(col_sum_19_fu_416),
    .col_sum_20_load(col_sum_20_fu_420),
    .col_sum_21_load(col_sum_21_fu_424),
    .col_sum_22_load(col_sum_22_fu_428),
    .col_sum_23_load(col_sum_23_fu_432),
    .col_sum_24_load(col_sum_24_fu_436),
    .col_sum_25_load(col_sum_25_fu_440),
    .col_sum_26_load(col_sum_26_fu_444),
    .col_sum_27_load(col_sum_27_fu_448),
    .col_sum_28_load(col_sum_28_fu_452),
    .col_sum_29_load(col_sum_29_fu_456),
    .col_sum_30_load(col_sum_30_fu_460),
    .col_sum_31_load(col_sum_31_fu_464),
    .col_sum_32_load(col_sum_32_fu_468),
    .col_sum_33_load(col_sum_33_fu_472),
    .col_sum_34_load(col_sum_34_fu_476),
    .col_sum_35_load(col_sum_35_fu_480),
    .col_sum_36_load(col_sum_36_fu_484),
    .col_sum_37_load(col_sum_37_fu_488),
    .col_sum_38_load(col_sum_38_fu_492),
    .col_sum_39_load(col_sum_39_fu_496),
    .col_sum_40_load(col_sum_40_fu_500),
    .col_sum_41_load(col_sum_41_fu_504),
    .col_sum_42_load(col_sum_42_fu_508),
    .col_sum_43_load(col_sum_43_fu_512),
    .col_sum_44_load(col_sum_44_fu_516),
    .col_sum_45_load(col_sum_45_fu_520),
    .col_sum_46_load(col_sum_46_fu_524),
    .col_sum_47_load(col_sum_47_fu_528),
    .col_sum_48_load(col_sum_48_fu_532),
    .col_sum_49_load(col_sum_49_fu_536),
    .col_sum_50_load(col_sum_50_fu_540),
    .col_sum_51_load(col_sum_51_fu_544),
    .col_sum_52_load(col_sum_52_fu_548),
    .col_sum_53_load(col_sum_53_fu_552),
    .col_sum_54_load(col_sum_54_fu_556),
    .col_sum_55_load(col_sum_55_fu_560),
    .col_sum_56_load(col_sum_56_fu_564),
    .col_sum_57_load(col_sum_57_fu_568),
    .col_sum_58_load(col_sum_58_fu_572),
    .col_sum_59_load(col_sum_59_fu_576),
    .col_sum_60_load(col_sum_60_fu_580),
    .col_sum_61_load(col_sum_61_fu_584),
    .col_sum_62_load(col_sum_62_fu_588),
    .col_sum_63_load(col_sum_63_fu_592),
    .scale_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out),
    .scale_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out_ap_vld),
    .scale_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out),
    .scale_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out_ap_vld),
    .scale_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out),
    .scale_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out_ap_vld),
    .scale_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out),
    .scale_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out_ap_vld),
    .scale_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out),
    .scale_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out_ap_vld),
    .scale_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out),
    .scale_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out_ap_vld),
    .scale_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out),
    .scale_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out_ap_vld),
    .scale_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out),
    .scale_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out_ap_vld),
    .scale_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out),
    .scale_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out_ap_vld),
    .scale_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out),
    .scale_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out_ap_vld),
    .scale_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out),
    .scale_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out_ap_vld),
    .scale_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out),
    .scale_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out_ap_vld),
    .scale_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out),
    .scale_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out_ap_vld),
    .scale_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out),
    .scale_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out_ap_vld),
    .scale_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out),
    .scale_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out_ap_vld),
    .scale_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out),
    .scale_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out_ap_vld),
    .scale_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out),
    .scale_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out_ap_vld),
    .scale_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out),
    .scale_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out_ap_vld),
    .scale_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out),
    .scale_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out_ap_vld),
    .scale_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out),
    .scale_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out_ap_vld),
    .scale_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out),
    .scale_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out_ap_vld),
    .scale_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out),
    .scale_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out_ap_vld),
    .scale_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out),
    .scale_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out_ap_vld),
    .scale_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out),
    .scale_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out_ap_vld),
    .scale_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out),
    .scale_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out_ap_vld),
    .scale_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out),
    .scale_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out_ap_vld),
    .scale_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out),
    .scale_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out_ap_vld),
    .scale_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out),
    .scale_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out_ap_vld),
    .scale_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out),
    .scale_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out_ap_vld),
    .scale_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out),
    .scale_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out_ap_vld),
    .scale_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out),
    .scale_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out_ap_vld),
    .scale_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out),
    .scale_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out_ap_vld),
    .scale_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out),
    .scale_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out_ap_vld),
    .scale_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out),
    .scale_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out_ap_vld),
    .scale_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out),
    .scale_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out_ap_vld),
    .scale_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out),
    .scale_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out_ap_vld),
    .scale_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out),
    .scale_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out_ap_vld),
    .scale_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out),
    .scale_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out_ap_vld),
    .scale_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out),
    .scale_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out_ap_vld),
    .scale_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out),
    .scale_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out_ap_vld),
    .scale_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out),
    .scale_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out_ap_vld),
    .scale_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out),
    .scale_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out_ap_vld),
    .scale_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out),
    .scale_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out_ap_vld),
    .scale_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out),
    .scale_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out_ap_vld),
    .scale_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out),
    .scale_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out_ap_vld),
    .scale_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out),
    .scale_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out_ap_vld),
    .scale_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out),
    .scale_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out_ap_vld),
    .scale_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out),
    .scale_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out_ap_vld),
    .scale_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out),
    .scale_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out_ap_vld),
    .scale_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out),
    .scale_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out_ap_vld),
    .scale_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out),
    .scale_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out_ap_vld),
    .scale_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out),
    .scale_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out_ap_vld),
    .scale_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out),
    .scale_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out_ap_vld),
    .scale_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out),
    .scale_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out_ap_vld),
    .scale_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out),
    .scale_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out_ap_vld),
    .scale_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out),
    .scale_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out_ap_vld),
    .scale_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out),
    .scale_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out_ap_vld),
    .scale_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out),
    .scale_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out_ap_vld),
    .scale_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out),
    .scale_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out_ap_vld),
    .scale_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out),
    .scale_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out_ap_vld),
    .scale_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out),
    .scale_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out_ap_vld),
    .scale_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out),
    .scale_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out_ap_vld),
    .scale_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out),
    .scale_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out_ap_vld),
    .scale_out(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out),
    .scale_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4 grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready),
    .col_sum_i(col_sum_fu_340),
    .col_sum_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o),
    .col_sum_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld),
    .zext_ln61(tmp_s_reg_2668),
    .A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0),
    .A_q0(A_q0),
    .col_sum_63_i(col_sum_63_fu_592),
    .col_sum_63_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o),
    .col_sum_63_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld),
    .col_sum_62_i(col_sum_62_fu_588),
    .col_sum_62_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o),
    .col_sum_62_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld),
    .col_sum_61_i(col_sum_61_fu_584),
    .col_sum_61_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o),
    .col_sum_61_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld),
    .col_sum_60_i(col_sum_60_fu_580),
    .col_sum_60_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o),
    .col_sum_60_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld),
    .col_sum_59_i(col_sum_59_fu_576),
    .col_sum_59_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o),
    .col_sum_59_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld),
    .col_sum_58_i(col_sum_58_fu_572),
    .col_sum_58_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o),
    .col_sum_58_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld),
    .col_sum_57_i(col_sum_57_fu_568),
    .col_sum_57_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o),
    .col_sum_57_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld),
    .col_sum_56_i(col_sum_56_fu_564),
    .col_sum_56_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o),
    .col_sum_56_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld),
    .col_sum_55_i(col_sum_55_fu_560),
    .col_sum_55_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o),
    .col_sum_55_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld),
    .col_sum_54_i(col_sum_54_fu_556),
    .col_sum_54_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o),
    .col_sum_54_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld),
    .col_sum_53_i(col_sum_53_fu_552),
    .col_sum_53_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o),
    .col_sum_53_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld),
    .col_sum_52_i(col_sum_52_fu_548),
    .col_sum_52_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o),
    .col_sum_52_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld),
    .col_sum_51_i(col_sum_51_fu_544),
    .col_sum_51_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o),
    .col_sum_51_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld),
    .col_sum_50_i(col_sum_50_fu_540),
    .col_sum_50_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o),
    .col_sum_50_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld),
    .col_sum_49_i(col_sum_49_fu_536),
    .col_sum_49_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o),
    .col_sum_49_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld),
    .col_sum_48_i(col_sum_48_fu_532),
    .col_sum_48_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o),
    .col_sum_48_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld),
    .col_sum_47_i(col_sum_47_fu_528),
    .col_sum_47_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o),
    .col_sum_47_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld),
    .col_sum_46_i(col_sum_46_fu_524),
    .col_sum_46_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o),
    .col_sum_46_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld),
    .col_sum_45_i(col_sum_45_fu_520),
    .col_sum_45_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o),
    .col_sum_45_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld),
    .col_sum_44_i(col_sum_44_fu_516),
    .col_sum_44_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o),
    .col_sum_44_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld),
    .col_sum_43_i(col_sum_43_fu_512),
    .col_sum_43_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o),
    .col_sum_43_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld),
    .col_sum_42_i(col_sum_42_fu_508),
    .col_sum_42_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o),
    .col_sum_42_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld),
    .col_sum_41_i(col_sum_41_fu_504),
    .col_sum_41_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o),
    .col_sum_41_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld),
    .col_sum_40_i(col_sum_40_fu_500),
    .col_sum_40_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o),
    .col_sum_40_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld),
    .col_sum_39_i(col_sum_39_fu_496),
    .col_sum_39_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o),
    .col_sum_39_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld),
    .col_sum_38_i(col_sum_38_fu_492),
    .col_sum_38_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o),
    .col_sum_38_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld),
    .col_sum_37_i(col_sum_37_fu_488),
    .col_sum_37_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o),
    .col_sum_37_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld),
    .col_sum_36_i(col_sum_36_fu_484),
    .col_sum_36_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o),
    .col_sum_36_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld),
    .col_sum_35_i(col_sum_35_fu_480),
    .col_sum_35_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o),
    .col_sum_35_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld),
    .col_sum_34_i(col_sum_34_fu_476),
    .col_sum_34_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o),
    .col_sum_34_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld),
    .col_sum_33_i(col_sum_33_fu_472),
    .col_sum_33_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o),
    .col_sum_33_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld),
    .col_sum_32_i(col_sum_32_fu_468),
    .col_sum_32_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o),
    .col_sum_32_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld),
    .col_sum_31_i(col_sum_31_fu_464),
    .col_sum_31_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o),
    .col_sum_31_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld),
    .col_sum_30_i(col_sum_30_fu_460),
    .col_sum_30_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o),
    .col_sum_30_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld),
    .col_sum_29_i(col_sum_29_fu_456),
    .col_sum_29_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o),
    .col_sum_29_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld),
    .col_sum_28_i(col_sum_28_fu_452),
    .col_sum_28_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o),
    .col_sum_28_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld),
    .col_sum_27_i(col_sum_27_fu_448),
    .col_sum_27_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o),
    .col_sum_27_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld),
    .col_sum_26_i(col_sum_26_fu_444),
    .col_sum_26_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o),
    .col_sum_26_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld),
    .col_sum_25_i(col_sum_25_fu_440),
    .col_sum_25_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o),
    .col_sum_25_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld),
    .col_sum_24_i(col_sum_24_fu_436),
    .col_sum_24_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o),
    .col_sum_24_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld),
    .col_sum_23_i(col_sum_23_fu_432),
    .col_sum_23_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o),
    .col_sum_23_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld),
    .col_sum_22_i(col_sum_22_fu_428),
    .col_sum_22_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o),
    .col_sum_22_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld),
    .col_sum_21_i(col_sum_21_fu_424),
    .col_sum_21_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o),
    .col_sum_21_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld),
    .col_sum_20_i(col_sum_20_fu_420),
    .col_sum_20_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o),
    .col_sum_20_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld),
    .col_sum_19_i(col_sum_19_fu_416),
    .col_sum_19_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o),
    .col_sum_19_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld),
    .col_sum_18_i(col_sum_18_fu_412),
    .col_sum_18_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o),
    .col_sum_18_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld),
    .col_sum_17_i(col_sum_17_fu_408),
    .col_sum_17_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o),
    .col_sum_17_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld),
    .col_sum_16_i(col_sum_16_fu_404),
    .col_sum_16_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o),
    .col_sum_16_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld),
    .col_sum_15_i(col_sum_15_fu_400),
    .col_sum_15_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o),
    .col_sum_15_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld),
    .col_sum_14_i(col_sum_14_fu_396),
    .col_sum_14_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o),
    .col_sum_14_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld),
    .col_sum_13_i(col_sum_13_fu_392),
    .col_sum_13_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o),
    .col_sum_13_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld),
    .col_sum_12_i(col_sum_12_fu_388),
    .col_sum_12_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o),
    .col_sum_12_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld),
    .col_sum_11_i(col_sum_11_fu_384),
    .col_sum_11_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o),
    .col_sum_11_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld),
    .col_sum_10_i(col_sum_10_fu_380),
    .col_sum_10_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o),
    .col_sum_10_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld),
    .col_sum_9_i(col_sum_9_fu_376),
    .col_sum_9_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o),
    .col_sum_9_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld),
    .col_sum_8_i(col_sum_8_fu_372),
    .col_sum_8_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o),
    .col_sum_8_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld),
    .col_sum_7_i(col_sum_7_fu_368),
    .col_sum_7_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o),
    .col_sum_7_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld),
    .col_sum_6_i(col_sum_6_fu_364),
    .col_sum_6_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o),
    .col_sum_6_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld),
    .col_sum_5_i(col_sum_5_fu_360),
    .col_sum_5_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o),
    .col_sum_5_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld),
    .col_sum_4_i(col_sum_4_fu_356),
    .col_sum_4_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o),
    .col_sum_4_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld),
    .col_sum_3_i(col_sum_3_fu_352),
    .col_sum_3_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o),
    .col_sum_3_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld),
    .col_sum_2_i(col_sum_2_fu_348),
    .col_sum_2_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o),
    .col_sum_2_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld),
    .col_sum_1_i(col_sum_1_fu_344),
    .col_sum_1_o(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o),
    .col_sum_1_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld),
    .conv_i344(denom_1_reg_2994),
    .tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0),
    .tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0),
    .tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0),
    .tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready),
    .C_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0),
    .C_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0),
    .C_we0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0),
    .C_d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0),
    .scale_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_out),
    .scale_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_1_out),
    .scale_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_2_out),
    .scale_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_3_out),
    .scale_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_4_out),
    .scale_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_5_out),
    .scale_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_6_out),
    .scale_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_7_out),
    .scale_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_8_out),
    .scale_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_9_out),
    .scale_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_10_out),
    .scale_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_11_out),
    .scale_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_12_out),
    .scale_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_13_out),
    .scale_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_14_out),
    .scale_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_15_out),
    .scale_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_16_out),
    .scale_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_17_out),
    .scale_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_18_out),
    .scale_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_19_out),
    .scale_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_20_out),
    .scale_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_21_out),
    .scale_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_22_out),
    .scale_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_23_out),
    .scale_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_24_out),
    .scale_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_25_out),
    .scale_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_26_out),
    .scale_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_27_out),
    .scale_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_28_out),
    .scale_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_29_out),
    .scale_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_30_out),
    .scale_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_31_out),
    .scale_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_32_out),
    .scale_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_33_out),
    .scale_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_34_out),
    .scale_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_35_out),
    .scale_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_36_out),
    .scale_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_37_out),
    .scale_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_38_out),
    .scale_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_39_out),
    .scale_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_40_out),
    .scale_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_41_out),
    .scale_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_42_out),
    .scale_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_43_out),
    .scale_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_44_out),
    .scale_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_45_out),
    .scale_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_46_out),
    .scale_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_47_out),
    .scale_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_48_out),
    .scale_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_49_out),
    .scale_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_50_out),
    .scale_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_51_out),
    .scale_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_52_out),
    .scale_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_53_out),
    .scale_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_54_out),
    .scale_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_55_out),
    .scale_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_56_out),
    .scale_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_57_out),
    .scale_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_58_out),
    .scale_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_59_out),
    .scale_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_60_out),
    .scale_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_61_out),
    .scale_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_62_out),
    .scale_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_scale_63_out),
    .tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0),
    .tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0),
    .tmp_q0(tmp_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_1210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_10_fu_380 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_10_fu_380 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_11_fu_384 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_11_fu_384 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_12_fu_388 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_12_fu_388 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_13_fu_392 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_13_fu_392 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_14_fu_396 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_14_fu_396 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_15_fu_400 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_15_fu_400 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_16_fu_404 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_16_fu_404 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_17_fu_408 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_17_fu_408 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_18_fu_412 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_18_fu_412 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_19_fu_416 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_19_fu_416 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_1_fu_344 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_1_fu_344 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_20_fu_420 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_20_fu_420 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_21_fu_424 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_21_fu_424 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_22_fu_428 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_22_fu_428 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_23_fu_432 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_23_fu_432 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_24_fu_436 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_24_fu_436 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_25_fu_440 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_25_fu_440 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_26_fu_444 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_26_fu_444 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_27_fu_448 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_27_fu_448 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_28_fu_452 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_28_fu_452 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_29_fu_456 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_29_fu_456 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_2_fu_348 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_2_fu_348 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_30_fu_460 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_30_fu_460 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_31_fu_464 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_31_fu_464 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_31_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_32_fu_468 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_32_fu_468 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_32_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_33_fu_472 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_33_fu_472 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_33_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_34_fu_476 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_34_fu_476 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_34_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_35_fu_480 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_35_fu_480 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_35_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_36_fu_484 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_36_fu_484 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_36_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_37_fu_488 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_37_fu_488 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_37_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_38_fu_492 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_38_fu_492 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_38_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_39_fu_496 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_39_fu_496 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_39_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_3_fu_352 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_3_fu_352 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_40_fu_500 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_40_fu_500 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_40_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_41_fu_504 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_41_fu_504 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_41_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_42_fu_508 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_42_fu_508 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_42_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_43_fu_512 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_43_fu_512 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_43_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_44_fu_516 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_44_fu_516 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_44_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_45_fu_520 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_45_fu_520 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_45_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_46_fu_524 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_46_fu_524 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_46_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_47_fu_528 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_47_fu_528 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_47_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_48_fu_532 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_48_fu_532 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_48_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_49_fu_536 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_49_fu_536 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_49_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_4_fu_356 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_4_fu_356 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_50_fu_540 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_50_fu_540 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_50_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_51_fu_544 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_51_fu_544 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_51_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_52_fu_548 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_52_fu_548 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_52_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_53_fu_552 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_53_fu_552 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_53_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_54_fu_556 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_54_fu_556 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_54_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_55_fu_560 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_55_fu_560 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_55_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_56_fu_564 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_56_fu_564 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_56_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_57_fu_568 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_57_fu_568 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_57_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_58_fu_572 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_58_fu_572 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_58_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_59_fu_576 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_59_fu_576 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_59_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_5_fu_360 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_5_fu_360 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_60_fu_580 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_60_fu_580 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_60_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_61_fu_584 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_61_fu_584 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_61_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_62_fu_588 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_62_fu_588 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_62_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_63_fu_592 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_63_fu_592 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_63_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_6_fu_364 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_6_fu_364 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_7_fu_368 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_7_fu_368 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_8_fu_372 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_8_fu_372 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_9_fu_376 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_9_fu_376 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_9_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_fu_340 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_fu_340 <= grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_col_sum_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_76 <= 9'd0;
    end else if (((icmp_ln41_fu_1210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_76 <= add_ln41_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_1_reg_2994 <= denom_1_fu_1555_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_s_reg_2668[13 : 6] <= tmp_s_fu_1226_p3[13 : 6];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_address0;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_ce0;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_tmp_we0;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln41_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_address0;

assign C_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_ce0;

assign C_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_d0;

assign C_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_C_we0;

assign add_ln41_fu_1216_p2 = (i_fu_76 + 9'd1);

assign add_ln53_fu_1503_p2 = ($signed(sext_ln53_fu_1499_p1) + $signed(25'd65536));

assign and_ln53_fu_1535_p2 = (xor_ln53_fu_1529_p2 & tmp_13_fu_1521_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign denom_1_fu_1555_p3 = ((xor_ln53_1_fu_1541_p2[0:0] == 1'b1) ? select_ln53_fu_1547_p3 : denom_fu_1517_p1);

assign denom_fu_1517_p1 = add_ln53_fu_1503_p2[23:0];

assign grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg;

assign icmp_ln41_fu_1210_p2 = ((i_fu_76 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln53_fu_1547_p3 = ((and_ln53_fu_1535_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln53_fu_1499_p1 = $signed(grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_p_out);

assign tmp_13_fu_1521_p3 = add_ln53_fu_1503_p2[32'd23];

assign tmp_1_fu_1509_p3 = add_ln53_fu_1503_p2[32'd24];

assign tmp_s_fu_1226_p3 = {{trunc_ln41_fu_1222_p1}, {6'd0}};

assign trunc_ln41_fu_1222_p1 = i_fu_76[7:0];

assign xor_ln53_1_fu_1541_p2 = (tmp_1_fu_1509_p3 ^ tmp_13_fu_1521_p3);

assign xor_ln53_fu_1529_p2 = (tmp_1_fu_1509_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_s_reg_2668[5:0] <= 6'b000000;
end

endmodule //top_kernel
