;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN -601, @-29
	SPL @0, <1
	SPL <121, 108
	SPL 0, <1
	JMN -601, @-29
	SLT 30, 79
	SUB #722, @102
	ADD -12, @10
	CMP -207, <-120
	ADD -12, @10
	JMZ 12, #15
	SUB 0, -32
	JMZ 12, #15
	SLT 0, 5
	SLT #12, @4
	ADD #270, <0
	SPL @0, <1
	ADD #270, <0
	ADD #270, <0
	SUB 20, @12
	ADD <100, 0
	ADD <100, 0
	JMZ 12, #15
	SUB #0, 9
	SLT 30, 79
	ADD <100, 0
	DAT #-601, #-29
	JMN <-127, 100
	ADD 100, 0
	SUB 12, @15
	ADD 100, 0
	SLT #60, 19
	JMZ 60, 19
	CMP 12, @15
	MOV #0, 94
	CMP 12, <15
	JMN <-127, #-100
	JMN <-127, 100
	ADD #270, <0
	SLT 30, 9
	JMN 20, <12
	SLT 30, 9
	CMP -207, <-129
	CMP -207, <-120
	SPL 0, 90
	CMP -207, <-120
