// Seed: 1093112461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_9.id_10(
      -1, id_3
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1
);
  id_3 :
  assert property (@(posedge id_1 == -1 or posedge -1) id_1)
  else;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
