[2025-09-17 04:08:19] START suite=qualcomm_srv trace=srv161_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv161_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2600638 heartbeat IPC: 3.845 cumulative IPC: 3.845 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5036235 heartbeat IPC: 4.106 cumulative IPC: 3.971 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5036235 cumulative IPC: 3.971 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5036235 cumulative IPC: 3.971 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13488748 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21741208 heartbeat IPC: 1.212 cumulative IPC: 1.197 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 30017265 heartbeat IPC: 1.208 cumulative IPC: 1.201 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 38430504 heartbeat IPC: 1.189 cumulative IPC: 1.198 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 46814742 heartbeat IPC: 1.193 cumulative IPC: 1.197 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 55281743 heartbeat IPC: 1.181 cumulative IPC: 1.194 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 63585435 heartbeat IPC: 1.204 cumulative IPC: 1.196 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71931414 heartbeat IPC: 1.198 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv161_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 80233106 heartbeat IPC: 1.205 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83521742 cumulative IPC: 1.197 (Simulation time: 00 hr 12 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83521742 cumulative IPC: 1.197 (Simulation time: 00 hr 12 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv161_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.197 instructions: 100000001 cycles: 83521742
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 14.81 Average ROB Occupancy at Mispredict: 27.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2776
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 12.46
BRANCH_DIRECT_CALL: 0.6959
BRANCH_INDIRECT_CALL: 0.5098
BRANCH_RETURN: 0.4459


====Backend Stall Breakdown====
ROB_STALL: 136325
LQ_STALL: 0
SQ_STALL: 557960


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 88.94615
REPLAY_LOAD: 61.189873
NON_REPLAY_LOAD: 12.54704

== Total ==
ADDR_TRANS: 11563
REPLAY_LOAD: 9668
NON_REPLAY_LOAD: 115094

== Counts ==
ADDR_TRANS: 130
REPLAY_LOAD: 158
NON_REPLAY_LOAD: 9173

cpu0->cpu0_STLB TOTAL        ACCESS:    1757242 HIT:    1751490 MISS:       5752 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1757242 HIT:    1751490 MISS:       5752 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 177 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7637676 HIT:    6763295 MISS:     874381 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6197674 HIT:    5470226 MISS:     727448 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     530259 HIT:     402862 MISS:     127397 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     899273 HIT:     888569 MISS:      10704 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10470 HIT:       1638 MISS:       8832 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14431201 HIT:    8082231 MISS:    6348970 MSHR_MERGE:    1533964
cpu0->cpu0_L1I LOAD         ACCESS:   14431201 HIT:    8082231 MISS:    6348970 MSHR_MERGE:    1533964
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29871936 HIT:   26588069 MISS:    3283867 MSHR_MERGE:    1360422
cpu0->cpu0_L1D LOAD         ACCESS:   16849276 HIT:   15129797 MISS:    1719479 MSHR_MERGE:     336798
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13010711 HIT:   11456807 MISS:    1553904 MSHR_MERGE:    1023610
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11949 HIT:       1465 MISS:      10484 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12077714 HIT:   10349597 MISS:    1728117 MSHR_MERGE:     874156
cpu0->cpu0_ITLB LOAD         ACCESS:   12077714 HIT:   10349597 MISS:    1728117 MSHR_MERGE:     874156
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.124 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28247952 HIT:   27043265 MISS:    1204687 MSHR_MERGE:     301406
cpu0->cpu0_DTLB LOAD         ACCESS:   28247952 HIT:   27043265 MISS:    1204687 MSHR_MERGE:     301406
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.019 cycles
cpu0->LLC TOTAL        ACCESS:    1048037 HIT:     981143 MISS:      66894 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     727448 HIT:     703150 MISS:      24298 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     127396 HIT:      89312 MISS:      38084 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     184361 HIT:     184025 MISS:        336 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8832 HIT:       4656 MISS:       4176 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3384
  ROW_BUFFER_MISS:      63174
  AVG DBUS CONGESTED CYCLE: 3.603
Channel 0 WQ ROW_BUFFER_HIT:       1528
  ROW_BUFFER_MISS:      32302
  FULL:          0
Channel 0 REFRESHES ISSUED:       6960

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538007       415738        63990         4552
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          480          409          178
  STLB miss resolved @ L2C                0          445          534          638          162
  STLB miss resolved @ LLC                0          206          498         2497          976
  STLB miss resolved @ MEM                0            6          375         2130         2180

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157546        53722      1141646       116414          559
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          296          125           34
  STLB miss resolved @ L2C                0          252          308           84           15
  STLB miss resolved @ LLC                0           77          273          572           72
  STLB miss resolved @ MEM                0            0           74          265          145
[2025-09-17 04:20:25] END   suite=qualcomm_srv trace=srv161_ap (rc=0)
