<?xml version="1.0" encoding="utf-8"?>
<PinMuxDesign xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xsd="http://www.w3.org/2001/XMLSchema">
  <ToolVersion>IOMux Tool (IOMux.exe) version 3.4.0.0</ToolVersion>
  <Chip>i.MX6DQ</Chip>
  <Package>BGA</Package>
  <Board>Smart_Device</Board>
  <BoardRevision>A</BoardRevision>
  <Version>1</Version>
  <Company>Freescale</Company>
  <Contact>B18548</Contact>
  <ContactEmail />
  <Copyright>/*
 * Copyright (c) 2012, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
</Copyright>
  <Description />
  <SignalDesign Name="AUD3_RXD" NativeInstance="audmux" Instance="audmux" InstanceAlias="audmux" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA07" mode="CSI0_DATA07_ALT4" ball="N3" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07" Address="0x020E0274" Value="0x00000004" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA07" Address="0x020E0644" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="AUD3_TXC" NativeInstance="audmux" Instance="audmux" InstanceAlias="audmux" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA04" mode="CSI0_DATA04_ALT4" ball="N1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04" Address="0x020E0268" Value="0x00000004" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA04" Address="0x020E0638" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="AUD3_TXD" NativeInstance="audmux" Instance="audmux" InstanceAlias="audmux" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA05" mode="CSI0_DATA05_ALT4" ball="P2" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05" Address="0x020E026C" Value="0x00000004" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA05" Address="0x020E063C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="AUD3_TXFS" NativeInstance="audmux" Instance="audmux" InstanceAlias="audmux" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA06" mode="CSI0_DATA06_ALT4" ball="N4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06" Address="0x020E0270" Value="0x00000004" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA06" Address="0x020E0640" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="CCM_CLKO1" NativeInstance="ccm" Instance="ccm" InstanceAlias="ccm" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO00" mode="GPIO00_ALT0" ball="T5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO00" Address="0x020E0220" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO00" Address="0x020E05F0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="ECSPI1_MISO" NativeInstance="ecspi1" Instance="ecspi1" InstanceAlias="ecspi1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_COL1" mode="KEY_COL1_ALT0" ball="U7" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL1" Address="0x020E0200" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL1" Address="0x020E05D0" Value="0x0001B0B0" />
    <Register Name="IOMUXC_ECSPI1_MISO_SELECT_INPUT" Address="0x020E07F8" Value="0x00000002" />
  </SignalDesign>
  <SignalDesign Name="ECSPI1_MOSI" NativeInstance="ecspi1" Instance="ecspi1" InstanceAlias="ecspi1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_ROW0" mode="KEY_ROW0_ALT0" ball="V6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0" Address="0x020E01FC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0" Address="0x020E05CC" Value="0x0001B0B0" />
    <Register Name="IOMUXC_ECSPI1_MOSI_SELECT_INPUT" Address="0x020E07FC" Value="0x00000002" />
  </SignalDesign>
  <SignalDesign Name="ECSPI1_SCLK" NativeInstance="ecspi1" Instance="ecspi1" InstanceAlias="ecspi1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_COL0" mode="KEY_COL0_ALT0" ball="W5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL0" Address="0x020E01F8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL0" Address="0x020E05C8" Value="0x0001B0B0" />
    <Register Name="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT" Address="0x020E07F4" Value="0x00000002" />
  </SignalDesign>
  <SignalDesign Name="ECSPI1_SS0" NativeInstance="ecspi1" Instance="ecspi1" InstanceAlias="ecspi1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_ROW1" mode="KEY_ROW1_ALT0" ball="U6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1" Address="0x020E0204" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1" Address="0x020E05D4" Value="0x0001B0B0" />
    <Register Name="IOMUXC_ECSPI1_SS0_SELECT_INPUT" Address="0x020E0800" Value="0x00000002" />
  </SignalDesign>
  <SignalDesign Name="ENET_MDC" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.ENET_MDC" mode="ENET_MDC_ALT1" ball="V20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_MDC" Address="0x020E01F4" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_MDC" Address="0x020E0508" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="ENET_MDIO" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.ENET_MDIO" mode="ENET_MDIO_ALT1" ball="V23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO" Address="0x020E01D0" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO" Address="0x020E04E4" Value="0x0001B0B0" />
    <Register Name="IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT" Address="0x020E0840" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="ENET_TX_CLK" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.ENET_REF_CLK" mode="ENET_REF_CLK_ALT1" ball="V22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK" Address="0x020E01D4" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_REF_CLK" Address="0x020E04E8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RD0" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RD0" mode="RGMII_RD0_ALT1" ball="C24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0" Address="0x020E0070" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD0" Address="0x020E0384" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT" Address="0x020E0848" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RD1" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RD1" mode="RGMII_RD1_ALT1" ball="B23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1" Address="0x020E0078" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD1" Address="0x020E038C" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT" Address="0x020E084C" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RD2" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RD2" mode="RGMII_RD2_ALT1" ball="B24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2" Address="0x020E007C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD2" Address="0x020E0390" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT" Address="0x020E0850" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RD3" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RD3" mode="RGMII_RD3_ALT1" ball="D23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3" Address="0x020E0080" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD3" Address="0x020E0394" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT" Address="0x020E0854" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RXC" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RXC" mode="RGMII_RXC_ALT1" ball="B25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC" Address="0x020E0084" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC" Address="0x020E0398" Value="0x00013030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT" Address="0x020E0844" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_RX_CTL" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_RX_CTL" mode="RGMII_RX_CTL_ALT1" ball="D22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL" Address="0x020E006C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL" Address="0x020E0380" Value="0x00013030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" Address="0x020E07AC" Value="0x00000000" />
    <Register Name="IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT" Address="0x020E0858" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TD0" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TD0" mode="RGMII_TD0_ALT1" ball="C22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0" Address="0x020E005C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD0" Address="0x020E0370" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TD1" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TD1" mode="RGMII_TD1_ALT1" ball="F20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1" Address="0x020E0060" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD1" Address="0x020E0374" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TD2" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TD2" mode="RGMII_TD2_ALT1" ball="E21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2" Address="0x020E0064" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD2" Address="0x020E0378" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TD3" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TD3" mode="RGMII_TD3_ALT1" ball="A24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3" Address="0x020E0068" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD3" Address="0x020E037C" Value="0x0001B030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TXC" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TXC" mode="RGMII_TXC_ALT1" ball="D21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC" Address="0x020E0058" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC" Address="0x020E036C" Value="0x00013030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="RGMII_TX_CTL" NativeInstance="enet" Instance="enet" InstanceAlias="enet" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.RGMII_TX_CTL" mode="RGMII_TX_CTL_ALT1" ball="C23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL" Address="0x020E0074" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL" Address="0x020E0388" Value="0x00013030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" Address="0x020E0790" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="FLEXCAN1_RX" NativeInstance="flexcan1" Instance="flexcan1" InstanceAlias="flexcan1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO08" mode="GPIO08_ALT3" ball="R5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO08" Address="0x020E0244" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO08" Address="0x020E0614" Value="0x0001B0B0" />
    <Register Name="IOMUXC_FLEXCAN1_RX_SELECT_INPUT" Address="0x020E07E4" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="FLEXCAN1_TX" NativeInstance="flexcan1" Instance="flexcan1" InstanceAlias="flexcan1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO07" mode="GPIO07_ALT3" ball="R3" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO07" Address="0x020E0240" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO07" Address="0x020E0610" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO06" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>PCIE_PWR_EN</Comment>
    <Routing padNet="padNet.GPIO06" mode="GPIO06_ALT5" ball="T3" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO06" Address="0x020E0230" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO06" Address="0x020E0600" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO16" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>CSI0_PWN</Comment>
    <Routing padNet="padNet.SD1_DATA0" mode="SD1_DATA0_ALT5" ball="A21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0" Address="0x020E0340" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0" Address="0x020E0728" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO17" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>CSI0_RST_B</Comment>
    <Routing padNet="padNet.SD1_DATA1" mode="SD1_DATA1_ALT5" ball="C20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1" Address="0x020E033C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1" Address="0x020E0724" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO18" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>ACCL_INT_IN</Comment>
    <Routing padNet="padNet.SD1_CMD" mode="SD1_CMD_ALT5" ball="B21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_CMD" Address="0x020E0348" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_CMD" Address="0x020E0730" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO19" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>CSI_PWN</Comment>
    <Routing padNet="padNet.SD1_DATA2" mode="SD1_DATA2_ALT5" ball="E19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2" Address="0x020E034C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2" Address="0x020E0734" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO20" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>CSI_RST_B</Comment>
    <Routing padNet="padNet.SD1_CLK" mode="SD1_CLK_ALT5" ball="D20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_CLK" Address="0x020E0350" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_CLK" Address="0x020E0738" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO24" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>RGMII_INT</Comment>
    <Routing padNet="padNet.ENET_RX_ER" mode="ENET_RX_ER_ALT5" ball="W23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER" Address="0x020E01D8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_RX_ER" Address="0x020E04EC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO25" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>RGMII_NRST</Comment>
    <Routing padNet="padNet.ENET_CRS_DV" mode="ENET_CRS_DV_ALT5" ball="U21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV" Address="0x020E01DC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_CRS_DV" Address="0x020E04F0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO26" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>USB_OTG_ID</Comment>
    <Routing padNet="padNet.ENET_RX_DATA1" mode="ENET_RX_DATA1_ALT5" ball="W22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1" Address="0x020E01E0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_RX_DATA1" Address="0x020E04F4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO27" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>UOK_B</Comment>
    <Routing padNet="padNet.ENET_RX_DATA0" mode="ENET_RX_DATA0_ALT5" ball="W21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0" Address="0x020E01E4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_RX_DATA0" Address="0x020E04F8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO28" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>ETH_WOL_INT</Comment>
    <Routing padNet="padNet.ENET_TX_EN" mode="ENET_TX_EN_ALT5" ball="V21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN" Address="0x020E01E8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_TX_EN" Address="0x020E04FC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO29" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>USB_H1_OC</Comment>
    <Routing padNet="padNet.ENET_TX_DATA1" mode="ENET_TX_DATA1_ALT5" ball="W20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1" Address="0x020E01EC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1" Address="0x020E0500" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO1_IO30" NativeInstance="gpio1" Instance="gpio1" InstanceAlias="gpio1" IsChecked="true">
    <Comment>USB_OTG_OC</Comment>
    <Routing padNet="padNet.ENET_TX_DATA0" mode="ENET_TX_DATA0_ALT5" ball="U20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0" Address="0x020E01F0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA0" Address="0x020E0504" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO00" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>SD3_CD_B</Comment>
    <Routing padNet="padNet.NAND_DATA00" mode="NAND_DATA00_ALT5" ball="A18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00" Address="0x020E02FC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00" Address="0x020E06E4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO01" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>SD3_WP</Comment>
    <Routing padNet="padNet.NAND_DATA01" mode="NAND_DATA01_ALT5" ball="C17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01" Address="0x020E0300" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01" Address="0x020E06E8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO02" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>SD2_CD_B</Comment>
    <Routing padNet="padNet.NAND_DATA02" mode="NAND_DATA02_ALT5" ball="F16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02" Address="0x020E0304" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02" Address="0x020E06EC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO03" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>SD2_WP</Comment>
    <Routing padNet="padNet.NAND_DATA03" mode="NAND_DATA03_ALT5" ball="D17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03" Address="0x020E0308" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03" Address="0x020E06F0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO18" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>EPDC_PWRCTRL2</Comment>
    <Routing padNet="padNet.EIM_ADDR20" mode="EIM_ADDR20_ALT5" ball="H22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20" Address="0x020E00E4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR20" Address="0x020E03F8" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO19" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>EPDC_PWRCTRL1</Comment>
    <Routing padNet="padNet.EIM_ADDR19" mode="EIM_ADDR19_ALT5" ball="G25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19" Address="0x020E00E8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR19" Address="0x020E03FC" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO21" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>E_PMIC_GOOD_B</Comment>
    <Routing padNet="padNet.EIM_ADDR17" mode="EIM_ADDR17_ALT5" ball="G24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17" Address="0x020E00F0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR17" Address="0x020E0404" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO24" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>DOK_B</Comment>
    <Routing padNet="padNet.EIM_CS1" mode="EIM_CS1_ALT5" ball="J23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_CS1" Address="0x020E00FC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_CS1" Address="0x020E0410" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO25" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>EPDC_PWRIRQ</Comment>
    <Routing padNet="padNet.EIM_OE" mode="EIM_OE_ALT5" ball="J24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_OE" Address="0x020E0100" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_OE" Address="0x020E0414" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO31" NativeInstance="gpio2" Instance="gpio2" InstanceAlias="gpio2" IsChecked="true">
    <Comment>SENSOR_PWR_EN</Comment>
    <Routing padNet="padNet.EIM_EB3" mode="EIM_EB3_ALT5" ball="F23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB3" Address="0x020E00B0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB3" Address="0x020E03C4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO06" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>KP_LOCK</Comment>
    <Routing padNet="padNet.EIM_AD06" mode="EIM_AD06_ALT5" ball="K25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD06" Address="0x020E012C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD06" Address="0x020E0440" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO07" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>TOUCH_RST_B</Comment>
    <Routing padNet="padNet.EIM_AD07" mode="EIM_AD07_ALT5" ball="L25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD07" Address="0x020E0130" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD07" Address="0x020E0444" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO08" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>DISP0_RST_B</Comment>
    <Routing padNet="padNet.EIM_AD08" mode="EIM_AD08_ALT5" ball="L24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD08" Address="0x020E0134" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD08" Address="0x020E0448" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO09" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>ALS_INT</Comment>
    <Routing padNet="padNet.EIM_AD09" mode="EIM_AD09_ALT5" ball="M21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD09" Address="0x020E0138" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD09" Address="0x020E044C" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO13" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>CHG_STATUS2_B</Comment>
    <Routing padNet="padNet.EIM_AD13" mode="EIM_AD13_ALT5" ball="M23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD13" Address="0x020E0148" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD13" Address="0x020E045C" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO14" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>CHG_FLT2_B</Comment>
    <Routing padNet="padNet.EIM_AD14" mode="EIM_AD14_ALT5" ball="N23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD14" Address="0x020E014C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD14" Address="0x020E0460" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO15" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>BARO_INT</Comment>
    <Routing padNet="padNet.EIM_AD15" mode="EIM_AD15_ALT5" ball="N24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD15" Address="0x020E0150" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD15" Address="0x020E0464" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO16" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>COMP_INT</Comment>
    <Routing padNet="padNet.EIM_DATA16" mode="EIM_DATA16_ALT5" ball="C25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16" Address="0x020E0090" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA16" Address="0x020E03A4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO19" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>PCIE_WAKE_B</Comment>
    <Routing padNet="padNet.EIM_DATA19" mode="EIM_DATA19_ALT5" ball="G21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19" Address="0x020E009C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA19" Address="0x020E03B0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO20" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>EPDC_PMIC_WAKEUP</Comment>
    <Routing padNet="padNet.EIM_DATA20" mode="EIM_DATA20_ALT5" ball="G20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20" Address="0x020E00A0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA20" Address="0x020E03B4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO21" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>USB_H1_PWR_EN</Comment>
    <Routing padNet="padNet.EIM_DATA21" mode="EIM_DATA21_ALT5" ball="H20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21" Address="0x020E00A4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA21" Address="0x020E03B8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO22" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>USB_OTG_PWR_EN</Comment>
    <Routing padNet="padNet.EIM_DATA22" mode="EIM_DATA22_ALT5" ball="E23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22" Address="0x020E00A8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA22" Address="0x020E03BC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO23" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>CHG_STATUS1_B</Comment>
    <Routing padNet="padNet.EIM_DATA23" mode="EIM_DATA23_ALT5" ball="D25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23" Address="0x020E00AC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA23" Address="0x020E03C0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO26" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>TS_INT</Comment>
    <Routing padNet="padNet.EIM_DATA26" mode="EIM_DATA26_ALT5" ball="E24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26" Address="0x020E00BC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA26" Address="0x020E03D0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO28" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>DISP0_RD</Comment>
    <Routing padNet="padNet.EIM_DATA28" mode="EIM_DATA28_ALT5" ball="G23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28" Address="0x020E00C4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA28" Address="0x020E03D8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO29" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>PWR_OFF_REQ</Comment>
    <Routing padNet="padNet.EIM_DATA29" mode="EIM_DATA29_ALT5" ball="J19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29" Address="0x020E00C8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA29" Address="0x020E03DC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO30" NativeInstance="gpio3" Instance="gpio3" InstanceAlias="gpio3" IsChecked="true">
    <Comment>DISP0_WR</Comment>
    <Routing padNet="padNet.EIM_DATA30" mode="EIM_DATA30_ALT5" ball="J20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA30" Address="0x020E00CC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA30" Address="0x020E03E0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO4_IO10" NativeInstance="gpio4" Instance="gpio4" InstanceAlias="gpio4" IsChecked="true">
    <Comment>CODEC_PWR_EN</Comment>
    <Routing padNet="padNet.KEY_COL2" mode="KEY_COL2_ALT5" ball="W6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL2" Address="0x020E0208" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL2" Address="0x020E05D8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO4_IO11" NativeInstance="gpio4" Instance="gpio4" InstanceAlias="gpio4" IsChecked="true">
    <Comment>HDMI_CEC_IN</Comment>
    <Routing padNet="padNet.KEY_ROW2" mode="KEY_ROW2_ALT5" ball="W4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2" Address="0x020E020C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2" Address="0x020E05DC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO5_IO00" NativeInstance="gpio5" Instance="gpio5" InstanceAlias="gpio5" IsChecked="true">
    <Comment>DI0_D0_CS</Comment>
    <Routing padNet="padNet.EIM_WAIT" mode="EIM_WAIT_ALT5" ball="M25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT" Address="0x020E0154" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT" Address="0x020E0468" Value="0x0000B060" />
  </SignalDesign>
  <SignalDesign Name="GPIO5_IO02" NativeInstance="gpio5" Instance="gpio5" InstanceAlias="gpio5" IsChecked="true">
    <Comment>CHG_FLT1_B</Comment>
    <Routing padNet="padNet.EIM_ADDR25" mode="EIM_ADDR25_ALT5" ball="H19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25" Address="0x020E0088" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR25" Address="0x020E039C" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO07" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>CAP_TCH_INT1</Comment>
    <Routing padNet="padNet.NAND_CLE" mode="NAND_CLE_ALT5" ball="C15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_CLE" Address="0x020E02D4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_CLE" Address="0x020E06BC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO08" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>CAP_TCH_INT0</Comment>
    <Routing padNet="padNet.NAND_ALE" mode="NAND_ALE_ALT5" ball="A16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_ALE" Address="0x020E02D8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_ALE" Address="0x020E06C0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO09" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>AUX_3V15_EN</Comment>
    <Routing padNet="padNet.NAND_WP_B" mode="NAND_WP_B_ALT5" ball="E15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B" Address="0x020E02DC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B" Address="0x020E06C4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO10" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>AUX_5V_EN</Comment>
    <Routing padNet="padNet.NAND_READY" mode="NAND_READY_ALT5" ball="B16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_READY" Address="0x020E02E0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_READY" Address="0x020E06C8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO11" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>DISP0_RST_B</Comment>
    <Routing padNet="padNet.NAND_CS0_B" mode="NAND_CS0_B_ALT5" ball="F15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B" Address="0x020E02E4" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_CS0_B" Address="0x020E06CC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO14" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>DISP_PWR_EN</Comment>
    <Routing padNet="padNet.NAND_CS1_B" mode="NAND_CS1_B_ALT5" ball="C16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_CS1_B" Address="0x020E02E8" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_CS1_B" Address="0x020E06D0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO15" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>CABC_EN0</Comment>
    <Routing padNet="padNet.NAND_CS2_B" mode="NAND_CS2_B_ALT5" ball="A17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B" Address="0x020E02EC" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_CS2_B" Address="0x020E06D4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO16" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>CABC_EN1</Comment>
    <Routing padNet="padNet.NAND_CS3_B" mode="NAND_CS3_B_ALT5" ball="D16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_CS3_B" Address="0x020E02F0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_CS3_B" Address="0x020E06D8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO6_IO31" NativeInstance="gpio6" Instance="gpio6" InstanceAlias="gpio6" IsChecked="true">
    <Comment>DI0_D1_CS</Comment>
    <Routing padNet="padNet.EIM_BCLK" mode="EIM_BCLK_ALT5" ball="N22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK" Address="0x020E0158" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK" Address="0x020E046C" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO7_IO08" NativeInstance="gpio7" Instance="gpio7" InstanceAlias="gpio7" IsChecked="true">
    <Comment>HEADPHONE_DET</Comment>
    <Routing padNet="padNet.SD3_RESET" mode="SD3_RESET_ALT5" ball="D15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_RESET" Address="0x020E02D0" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_RESET" Address="0x020E06B8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO7_IO12" NativeInstance="gpio7" Instance="gpio7" InstanceAlias="gpio7" IsChecked="true">
    <Comment>PCIE_RST_B</Comment>
    <Routing padNet="padNet.GPIO17" mode="GPIO17_ALT5" ball="R1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO17" Address="0x020E024C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO17" Address="0x020E061C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO7_IO13" NativeInstance="gpio7" Instance="gpio7" InstanceAlias="gpio7" IsChecked="true">
    <Comment>PMIC_INT_B</Comment>
    <Routing padNet="padNet.GPIO18" mode="GPIO18_ALT5" ball="P6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO18" Address="0x020E0250" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO18" Address="0x020E0620" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="I2C1_SCL" NativeInstance="i2c1" Instance="i2c1" InstanceAlias="i2c1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA09" mode="CSI0_DATA09_ALT4" ball="N5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09" Address="0x020E027C" Value="0x00000014" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA09" Address="0x020E064C" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C1_SCL_IN_SELECT_INPUT" Address="0x020E0898" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="I2C1_SDA" NativeInstance="i2c1" Instance="i2c1" InstanceAlias="i2c1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA08" mode="CSI0_DATA08_ALT4" ball="N6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08" Address="0x020E0278" Value="0x00000014" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA08" Address="0x020E0648" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C1_SDA_IN_SELECT_INPUT" Address="0x020E089C" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="I2C2_SCL" NativeInstance="i2c2" Instance="i2c2" InstanceAlias="i2c2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_COL3" mode="KEY_COL3_ALT4" ball="U5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL3" Address="0x020E0210" Value="0x00000014" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL3" Address="0x020E05E0" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C2_SCL_IN_SELECT_INPUT" Address="0x020E08A0" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="I2C2_SDA" NativeInstance="i2c2" Instance="i2c2" InstanceAlias="i2c2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_ROW3" mode="KEY_ROW3_ALT4" ball="T7" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3" Address="0x020E0214" Value="0x00000014" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3" Address="0x020E05E4" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C2_SDA_IN_SELECT_INPUT" Address="0x020E08A4" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="I2C3_SCL" NativeInstance="i2c3" Instance="i2c3" InstanceAlias="i2c3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO03" mode="GPIO03_ALT2" ball="R7" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO03" Address="0x020E022C" Value="0x00000012" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO03" Address="0x020E05FC" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C3_SCL_IN_SELECT_INPUT" Address="0x020E08A8" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="I2C3_SDA" NativeInstance="i2c3" Instance="i2c3" InstanceAlias="i2c3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO16" mode="GPIO16_ALT6" ball="R2" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO16" Address="0x020E0248" Value="0x00000016" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO16" Address="0x020E0618" Value="0x0001B0B0" />
    <Register Name="IOMUXC_I2C3_SDA_IN_SELECT_INPUT" Address="0x020E08AC" Value="0x00000002" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA12" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA12" mode="CSI0_DATA12_ALT0" ball="M2" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12" Address="0x020E0288" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA12" Address="0x020E0658" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA13" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA13" mode="CSI0_DATA13_ALT0" ball="L1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13" Address="0x020E028C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA13" Address="0x020E065C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA14" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA14" mode="CSI0_DATA14_ALT0" ball="M4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14" Address="0x020E0290" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA14" Address="0x020E0660" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA15" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA15" mode="CSI0_DATA15_ALT0" ball="M5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15" Address="0x020E0294" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA15" Address="0x020E0664" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA16" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA16" mode="CSI0_DATA16_ALT0" ball="L4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16" Address="0x020E0298" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA16" Address="0x020E0668" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA17" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA17" mode="CSI0_DATA17_ALT0" ball="L3" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17" Address="0x020E029C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA17" Address="0x020E066C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA18" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA18" mode="CSI0_DATA18_ALT0" ball="M6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18" Address="0x020E02A0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA18" Address="0x020E0670" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_DATA19" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA19" mode="CSI0_DATA19_ALT0" ball="L6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19" Address="0x020E02A4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA19" Address="0x020E0674" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_HSYNC" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_HSYNC" mode="CSI0_HSYNC_ALT0" ball="P4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC" Address="0x020E025C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_HSYNC" Address="0x020E062C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_PIXCLK" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_PIXCLK" mode="CSI0_PIXCLK_ALT0" ball="P1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK" Address="0x020E0258" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK" Address="0x020E0628" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_CSI0_VSYNC" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_VSYNC" mode="CSI0_VSYNC_ALT0" ball="N2" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC" Address="0x020E0264" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC" Address="0x020E0634" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DI0_DISP_CLK" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DI0_DISP_CLK" mode="DI0_DISP_CLK_ALT0" ball="N19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK" Address="0x020E015C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK" Address="0x020E0470" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DI0_PIN02" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DI0_PIN02" mode="DI0_PIN02_ALT0" ball="N25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN02" Address="0x020E0164" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN02" Address="0x020E0478" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DI0_PIN03" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DI0_PIN03" mode="DI0_PIN03_ALT0" ball="N20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN03" Address="0x020E0168" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN03" Address="0x020E047C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DI0_PIN04" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DI0_PIN04" mode="DI0_PIN04_ALT0" ball="P25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN04" Address="0x020E016C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN04" Address="0x020E0480" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DI0_PIN15" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DI0_PIN15" mode="DI0_PIN15_ALT0" ball="N21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15" Address="0x020E0160" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15" Address="0x020E0474" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA00" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA00" mode="DISP0_DATA00_ALT0" ball="P24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00" Address="0x020E0170" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA00" Address="0x020E0484" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA01" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA01" mode="DISP0_DATA01_ALT0" ball="P22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01" Address="0x020E0174" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA01" Address="0x020E0488" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA02" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA02" mode="DISP0_DATA02_ALT0" ball="P23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02" Address="0x020E0178" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA02" Address="0x020E048C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA03" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA03" mode="DISP0_DATA03_ALT0" ball="P21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03" Address="0x020E017C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA03" Address="0x020E0490" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA04" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA04" mode="DISP0_DATA04_ALT0" ball="P20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04" Address="0x020E0180" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA04" Address="0x020E0494" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA05" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA05" mode="DISP0_DATA05_ALT0" ball="R25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA05" Address="0x020E0184" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA05" Address="0x020E0498" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA06" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA06" mode="DISP0_DATA06_ALT0" ball="R23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA06" Address="0x020E0188" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA06" Address="0x020E049C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA07" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA07" mode="DISP0_DATA07_ALT0" ball="R24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA07" Address="0x020E018C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA07" Address="0x020E04A0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA08" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA08" mode="DISP0_DATA08_ALT0" ball="R22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08" Address="0x020E0190" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA08" Address="0x020E04A4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA09" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA09" mode="DISP0_DATA09_ALT0" ball="T25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09" Address="0x020E0194" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA09" Address="0x020E04A8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA10" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA10" mode="DISP0_DATA10_ALT0" ball="R21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA10" Address="0x020E0198" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA10" Address="0x020E04AC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA11" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA11" mode="DISP0_DATA11_ALT0" ball="T23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA11" Address="0x020E019C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA11" Address="0x020E04B0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA12" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA12" mode="DISP0_DATA12_ALT0" ball="T24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA12" Address="0x020E01A0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA12" Address="0x020E04B4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA13" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA13" mode="DISP0_DATA13_ALT0" ball="R20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA13" Address="0x020E01A4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA13" Address="0x020E04B8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA14" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA14" mode="DISP0_DATA14_ALT0" ball="U25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA14" Address="0x020E01A8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA14" Address="0x020E04BC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA15" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA15" mode="DISP0_DATA15_ALT0" ball="T22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA15" Address="0x020E01AC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA15" Address="0x020E04C0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA16" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA16" mode="DISP0_DATA16_ALT0" ball="T21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16" Address="0x020E01B0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA16" Address="0x020E04C4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA17" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA17" mode="DISP0_DATA17_ALT0" ball="U24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17" Address="0x020E01B4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA17" Address="0x020E04C8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA18" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA18" mode="DISP0_DATA18_ALT0" ball="V25" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18" Address="0x020E01B8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA18" Address="0x020E04CC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA19" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA19" mode="DISP0_DATA19_ALT0" ball="U23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA19" Address="0x020E01BC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA19" Address="0x020E04D0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA20" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA20" mode="DISP0_DATA20_ALT0" ball="U22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20" Address="0x020E01C0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA20" Address="0x020E04D4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA21" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA21" mode="DISP0_DATA21_ALT0" ball="T20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21" Address="0x020E01C4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA21" Address="0x020E04D8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA22" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA22" mode="DISP0_DATA22_ALT0" ball="V24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22" Address="0x020E01C8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA22" Address="0x020E04DC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="IPU1_DISP0_DATA23" NativeInstance="ipu1" Instance="ipu1" InstanceAlias="ipu1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DISP0_DATA23" mode="DISP0_DATA23_ALT0" ball="W24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23" Address="0x020E01CC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA23" Address="0x020E04E0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="KEY_COL4" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_COL4" mode="KEY_COL4_ALT3" ball="T6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL4" Address="0x020E0218" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL4" Address="0x020E05E8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="KEY_COL5" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO19" mode="GPIO19_ALT0" ball="P5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO19" Address="0x020E0254" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO19" Address="0x020E0624" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_COL5_SELECT_INPUT" Address="0x020E08E8" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="KEY_COL6" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO09" mode="GPIO09_ALT2" ball="T2" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO09" Address="0x020E0228" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO09" Address="0x020E05F8" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_COL6_SELECT_INPUT" Address="0x020E08EC" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="KEY_COL7" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO04" mode="GPIO04_ALT2" ball="R6" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO04" Address="0x020E0238" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO04" Address="0x020E0608" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_COL7_SELECT_INPUT" Address="0x020E08F0" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="KEY_ROW4" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.KEY_ROW4" mode="KEY_ROW4_ALT3" ball="V5" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4" Address="0x020E021C" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4" Address="0x020E05EC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="KEY_ROW5" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO01" mode="GPIO01_ALT2" ball="T4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO01" Address="0x020E0224" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO01" Address="0x020E05F4" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_ROW5_SELECT_INPUT" Address="0x020E08F4" Value="0x00000000" />
  </SignalDesign>
  <SignalDesign Name="KEY_ROW6" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO02" mode="GPIO02_ALT2" ball="T1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO02" Address="0x020E0234" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO02" Address="0x020E0604" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_ROW6_SELECT_INPUT" Address="0x020E08F8" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="KEY_ROW7" NativeInstance="kpp" Instance="kpp" InstanceAlias="kpp" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.GPIO05" mode="GPIO05_ALT2" ball="R4" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_GPIO05" Address="0x020E023C" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_GPIO05" Address="0x020E060C" Value="0x0001B0B0" />
    <Register Name="IOMUXC_KEY_ROW7_SELECT_INPUT" Address="0x020E08FC" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR00" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR00" mode="" ball="AC14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00" Address="0x020E052C" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR01" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR01" mode="" ball="AB14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01" Address="0x020E0530" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR02" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR02" mode="" ball="AA14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02" Address="0x020E0534" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR03" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR03" mode="" ball="Y14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03" Address="0x020E0538" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR04" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR04" mode="" ball="W14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04" Address="0x020E053C" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR05" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR05" mode="" ball="AE13" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05" Address="0x020E0540" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR06" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR06" mode="" ball="AC13" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06" Address="0x020E0544" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR07" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR07" mode="" ball="Y13" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07" Address="0x020E0548" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR08" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR08" mode="" ball="AB13" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08" Address="0x020E054C" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR09" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR09" mode="" ball="AE12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09" Address="0x020E0550" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR10" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR10" mode="" ball="AA15" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10" Address="0x020E0554" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR11" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR11" mode="" ball="AC12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11" Address="0x020E0558" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR12" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR12" mode="" ball="AD12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12" Address="0x020E055C" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR13" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR13" mode="" ball="AC17" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13" Address="0x020E0560" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR14" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR14" mode="" ball="AA12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14" Address="0x020E0564" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ADDR15" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ADDR15" mode="" ball="Y12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15" Address="0x020E0568" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_CAS" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_CAS" mode="" ball="AE16" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS" Address="0x020E056C" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_CS0" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_CS0" mode="" ball="Y16" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0" Address="0x020E0570" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_CS1" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_CS1" mode="" ball="AD17" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1" Address="0x020E0574" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA00" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA00" mode="" ball="AD2" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA01" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA01" mode="" ball="AE2" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA02" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA02" mode="" ball="AC4" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA03" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA03" mode="" ball="AA5" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA04" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA04" mode="" ball="AC1" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA05" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA05" mode="" ball="AD1" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA06" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA06" mode="" ball="AB4" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA07" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA07" mode="" ball="AE4" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" Address="0x020E0754" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B0DS" Address="0x020E0784" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA08" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA08" mode="" ball="AD5" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA09" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA09" mode="" ball="AE5" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA10" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA10" mode="" ball="AA6" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA11" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA11" mode="" ball="AE7" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA12" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA12" mode="" ball="AB5" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA13" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA13" mode="" ball="AC5" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA14" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA14" mode="" ball="AB6" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA15" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA15" mode="" ball="AC7" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" Address="0x020E075C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B1DS" Address="0x020E0788" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA16" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA16" mode="" ball="AB7" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA17" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA17" mode="" ball="AA8" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA18" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA18" mode="" ball="AB9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA19" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA19" mode="" ball="Y9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA20" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA20" mode="" ball="Y7" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA21" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA21" mode="" ball="Y8" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA22" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA22" mode="" ball="AC8" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA23" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA23" mode="" ball="AA9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" Address="0x020E0760" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B2DS" Address="0x020E0794" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA24" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA24" mode="" ball="AE9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA25" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA25" mode="" ball="Y10" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA26" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA26" mode="" ball="AE11" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA27" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA27" mode="" ball="AB11" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA28" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA28" mode="" ball="AC9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA29" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA29" mode="" ball="AD9" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA30" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA30" mode="" ball="AD11" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA31" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA31" mode="" ball="AC11" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" Address="0x020E0764" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B3DS" Address="0x020E079C" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA32" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA32" mode="" ball="AA17" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA33" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA33" mode="" ball="AA18" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA34" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA34" mode="" ball="AC18" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA35" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA35" mode="" ball="AE19" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA36" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA36" mode="" ball="Y17" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA37" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA37" mode="" ball="Y18" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA38" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA38" mode="" ball="AB19" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA39" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA39" mode="" ball="AC19" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" Address="0x020E076C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B4DS" Address="0x020E07A0" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA40" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA40" mode="" ball="Y19" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA41" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA41" mode="" ball="AB20" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA42" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA42" mode="" ball="AB21" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA43" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA43" mode="" ball="AD21" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA44" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA44" mode="" ball="Y20" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA45" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA45" mode="" ball="AA20" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA46" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA46" mode="" ball="AE21" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA47" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA47" mode="" ball="AC21" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" Address="0x020E0778" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B5DS" Address="0x020E07A4" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA48" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA48" mode="" ball="AC22" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA49" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA49" mode="" ball="AE22" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA50" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA50" mode="" ball="AE24" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA51" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA51" mode="" ball="AC24" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA52" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA52" mode="" ball="AB22" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA53" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA53" mode="" ball="AC23" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA54" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA54" mode="" ball="AD25" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA55" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA55" mode="" ball="AC25" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" Address="0x020E077C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B6DS" Address="0x020E07A8" Value="0x00000030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA56" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA56" mode="" ball="AB25" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA57" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA57" mode="" ball="AA21" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA58" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA58" mode="" ball="Y25" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA59" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA59" mode="" ball="Y22" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA60" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA60" mode="" ball="AB23" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA61" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA61" mode="" ball="AA23" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA62" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA62" mode="" ball="Y23" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DATA63" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DATA63" mode="" ball="W25" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_B7DS" Address="0x020E0748" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" Address="0x020E0774" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" Address="0x020E0780" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM0" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM0" mode="" ball="AC3" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0" Address="0x020E05AC" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM1" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM1" mode="" ball="AC6" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1" Address="0x020E05B4" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM2" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM2" mode="" ball="AB8" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2" Address="0x020E0528" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM3" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM3" mode="" ball="AE10" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3" Address="0x020E0520" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM4" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM4" mode="" ball="AB18" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4" Address="0x020E0514" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM5" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM5" mode="" ball="AC20" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5" Address="0x020E0510" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM6" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM6" mode="" ball="AD24" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6" Address="0x020E05BC" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_DQM7" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_DQM7" mode="" ball="Y21" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7" Address="0x020E05C4" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ODT0" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ODT0" mode="" ball="AC16" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0" Address="0x020E059C" Value="0x00003030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_ODT1" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_ODT1" mode="" ball="AB17" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1" Address="0x020E05A0" Value="0x00003030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_RAS" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_RAS" mode="" ball="AB15" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS" Address="0x020E0578" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_RESET" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_RESET" mode="" ball="Y6" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET" Address="0x020E057C" Value="0x00083030" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDBA0" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDBA0" mode="" ball="AC15" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0" Address="0x020E0580" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDBA1" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDBA1" mode="" ball="Y15" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1" Address="0x020E0584" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" Address="0x020E074C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDBA2" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDBA2" mode="" ball="AB12" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2" Address="0x020E058C" Value="0x0000B000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDCKE0" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDCKE0" mode="" ball="Y11" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0" Address="0x020E0590" Value="0x00003000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDCKE1" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDCKE1" mode="" ball="AA11" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1" Address="0x020E0598" Value="0x00003000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDCLK0_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDCLK0_P" mode="" ball="AD15" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P" Address="0x020E0588" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDCLK1_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDCLK1_P" mode="" ball="AD14" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P" Address="0x020E0594" Value="0x00008030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS0_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS0_P" mode="" ball="AE3" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P" Address="0x020E05A8" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS1_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS1_P" mode="" ball="AD6" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P" Address="0x020E05B0" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS2_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS2_P" mode="" ball="AD8" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P" Address="0x020E0524" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS3_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS3_P" mode="" ball="AC10" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P" Address="0x020E051C" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS4_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS4_P" mode="" ball="AD18" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P" Address="0x020E0518" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS5_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS5_P" mode="" ball="AD20" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P" Address="0x020E050C" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS6_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS6_P" mode="" ball="AD23" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P" Address="0x020E05B8" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDQS7_P" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDQS7_P" mode="" ball="AA25" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P" Address="0x020E05C0" Value="0x00002030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" Address="0x020E0750" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" Address="0x020E0770" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="DRAM_SDWE" NativeInstance="mmdc" Instance="mmdc" InstanceAlias="mmdc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.DRAM_SDWE" mode="" ball="AB16" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE" Address="0x020E05A4" Value="0x00008000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" Address="0x020E0758" Value="0x00001000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" Address="0x020E0768" Value="0x00002000" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" Address="0x020E078C" Value="0x00000030" />
    <Register Name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" Address="0x020E0798" Value="0x00080000" />
  </SignalDesign>
  <SignalDesign Name="PWM1_OUT" NativeInstance="pwm1" Instance="pwm1" InstanceAlias="pwm1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD1_DATA3" mode="SD1_DATA3_ALT3" ball="F18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3" Address="0x020E0344" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3" Address="0x020E072C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="JTAG_MOD" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_MOD" mode="" ball="H6" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD" Address="0x020E067C" Value="0x0000B060" />
  </SignalDesign>
  <SignalDesign Name="JTAG_TCK" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_TCK" mode="" ball="H5" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK" Address="0x020E0688" Value="0x00007060" />
  </SignalDesign>
  <SignalDesign Name="JTAG_TDI" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_TDI" mode="" ball="G5" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI" Address="0x020E0684" Value="0x00007060" />
  </SignalDesign>
  <SignalDesign Name="JTAG_TDO" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_TDO" mode="" ball="G6" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO" Address="0x020E068C" Value="0x000090B1" />
  </SignalDesign>
  <SignalDesign Name="JTAG_TMS" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_TMS" mode="" ball="C3" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS" Address="0x020E0678" Value="0x00007060" />
  </SignalDesign>
  <SignalDesign Name="JTAG_TRSTB" NativeInstance="sjc" Instance="sjc" InstanceAlias="sjc" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.JTAG_TRSTB" mode="" ball="C2" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB" Address="0x020E0680" Value="0x00007060" />
  </SignalDesign>
  <SignalDesign Name="UART1_RX_DATA" NativeInstance="uart1" Instance="uart1" InstanceAlias="uart1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA11" mode="CSI0_DATA11_ALT3" ball="M3" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11" Address="0x020E0284" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA11" Address="0x020E0654" Value="0x0001B0B0" />
    <Register Name="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT" Address="0x020E0920" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="UART1_TX_DATA" NativeInstance="uart1" Instance="uart1" InstanceAlias="uart1" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.CSI0_DATA10" mode="CSI0_DATA10_ALT3" ball="M1" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10" Address="0x020E0280" Value="0x00000003" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA10" Address="0x020E0650" Value="0x0001B0B0" />
    <Register Name="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT" Address="0x020E0920" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="SD2_CLK" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_CLK" mode="SD2_CLK_ALT0" ball="C21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_CLK" Address="0x020E0354" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_CLK" Address="0x020E073C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_CMD" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_CMD" mode="SD2_CMD_ALT0" ball="F19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_CMD" Address="0x020E0358" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_CMD" Address="0x020E0740" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA0" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_DATA0" mode="SD2_DATA0_ALT0" ball="A22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0" Address="0x020E0054" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0" Address="0x020E0368" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA1" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_DATA1" mode="SD2_DATA1_ALT0" ball="E20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1" Address="0x020E004C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1" Address="0x020E0360" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA2" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_DATA2" mode="SD2_DATA2_ALT0" ball="A23" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2" Address="0x020E0050" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2" Address="0x020E0364" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA3" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD2_DATA3" mode="SD2_DATA3_ALT0" ball="B22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3" Address="0x020E035C" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3" Address="0x020E0744" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA4" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.NAND_DATA04" mode="NAND_DATA04_ALT1" ball="A19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04" Address="0x020E030C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04" Address="0x020E06F4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA5" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.NAND_DATA05" mode="NAND_DATA05_ALT1" ball="B18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05" Address="0x020E0310" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05" Address="0x020E06F8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA6" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.NAND_DATA06" mode="NAND_DATA06_ALT1" ball="E17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06" Address="0x020E0314" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06" Address="0x020E06FC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD2_DATA7" NativeInstance="usdhc2" Instance="usdhc2" InstanceAlias="usdhc2" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.NAND_DATA07" mode="NAND_DATA07_ALT1" ball="C18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07" Address="0x020E0318" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07" Address="0x020E0700" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_CLK" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_CLK" mode="SD3_CLK_ALT0" ball="D14" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_CLK" Address="0x020E02BC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_CLK" Address="0x020E06A4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_CMD" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_CMD" mode="SD3_CMD_ALT0" ball="B13" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_CMD" Address="0x020E02B8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_CMD" Address="0x020E06A0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA0" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA0" mode="SD3_DATA0_ALT0" ball="E14" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0" Address="0x020E02C0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0" Address="0x020E06A8" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA1" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA1" mode="SD3_DATA1_ALT0" ball="F14" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1" Address="0x020E02C4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1" Address="0x020E06AC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA2" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA2" mode="SD3_DATA2_ALT0" ball="A15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2" Address="0x020E02C8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2" Address="0x020E06B0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA3" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA3" mode="SD3_DATA3_ALT0" ball="B15" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3" Address="0x020E02CC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3" Address="0x020E06B4" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA4" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA4" mode="SD3_DATA4_ALT0" ball="D13" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4" Address="0x020E02B4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4" Address="0x020E069C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA5" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA5" mode="SD3_DATA5_ALT0" ball="C13" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5" Address="0x020E02B0" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5" Address="0x020E0698" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA6" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA6" mode="SD3_DATA6_ALT0" ball="E13" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6" Address="0x020E02AC" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6" Address="0x020E0694" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD3_DATA7" NativeInstance="usdhc3" Instance="usdhc3" InstanceAlias="usdhc3" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD3_DATA7" mode="SD3_DATA7_ALT0" ball="F13" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7" Address="0x020E02A8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7" Address="0x020E0690" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_CLK" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_CLK" mode="SD4_CLK_ALT0" ball="E16" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_CLK" Address="0x020E02F8" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_CLK" Address="0x020E06E0" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_CMD" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_CMD" mode="SD4_CMD_ALT0" ball="B17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_CMD" Address="0x020E02F4" Value="0x00000000" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_CMD" Address="0x020E06DC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA0" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA0" mode="SD4_DATA0_ALT1" ball="D18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0" Address="0x020E031C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0" Address="0x020E0704" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA1" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA1" mode="SD4_DATA1_ALT1" ball="B19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1" Address="0x020E0320" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1" Address="0x020E0708" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA2" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA2" mode="SD4_DATA2_ALT1" ball="F17" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2" Address="0x020E0324" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2" Address="0x020E070C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA3" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA3" mode="SD4_DATA3_ALT1" ball="A20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3" Address="0x020E0328" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3" Address="0x020E0710" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA4" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA4" mode="SD4_DATA4_ALT1" ball="E18" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4" Address="0x020E032C" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4" Address="0x020E0714" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA5" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA5" mode="SD4_DATA5_ALT1" ball="C19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5" Address="0x020E0330" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5" Address="0x020E0718" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA6" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA6" mode="SD4_DATA6_ALT1" ball="B20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6" Address="0x020E0334" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6" Address="0x020E071C" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="SD4_DATA7" NativeInstance="usdhc4" Instance="usdhc4" InstanceAlias="usdhc4" IsChecked="true">
    <Comment />
    <Routing padNet="padNet.SD4_DATA7" mode="SD4_DATA7_ALT1" ball="D19" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7" Address="0x020E0338" Value="0x00000001" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7" Address="0x020E0720" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO00" Alias="GPS_PWREN" NativeInstance="gpio3" Instance="NewModule" InstanceAlias="gps" IsChecked="true">
    <Comment>WAS Instance:gpio3 Signal:GPIO[0]</Comment>
    <Routing padNet="padNet.EIM_AD00" mode="EIM_AD00_ALT5" ball="L20" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_AD00" Address="0x020E0114" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_AD00" Address="0x020E0428" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="GPIO3_IO18" Alias="GPS_PPS" NativeInstance="gpio3" Instance="NewModule" InstanceAlias="gps" IsChecked="true">
    <Comment>WAS Instance:gpio3 Signal:GPIO[18]</Comment>
    <Routing padNet="padNet.EIM_DATA18" mode="EIM_DATA18_ALT5" ball="D24" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18" Address="0x020E0098" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA18" Address="0x020E03AC" Value="0x0001B0B0" />
  </SignalDesign>
  <SignalDesign Name="GPIO2_IO28" Alias="GPS_RESET_B" NativeInstance="gpio2" Instance="NewModule" InstanceAlias="gps" IsChecked="true">
    <Comment>WAS Instance:gpio2 Signal:GPIO[28]</Comment>
    <Routing padNet="padNet.EIM_EB0" mode="EIM_EB0_ALT5" ball="K21" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB0" Address="0x020E010C" Value="0x00000005" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB0" Address="0x020E0420" Value="0x0000B0B1" />
  </SignalDesign>
  <SignalDesign Name="UART3_TX_DATA" Alias="GPS_TXD" NativeInstance="uart3" Instance="NewModule" InstanceAlias="gps" IsChecked="true">
    <Comment>WAS Instance:uart3 Signal:TXD_MUX</Comment>
    <Routing padNet="padNet.EIM_DATA24" mode="EIM_DATA24_ALT2" ball="F22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24" Address="0x020E00B4" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA24" Address="0x020E03C8" Value="0x0001B0B0" />
    <Register Name="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT" Address="0x020E0930" Value="0x00000001" />
  </SignalDesign>
  <SignalDesign Name="UART3_RX_DATA" Alias="GPS_RXD" NativeInstance="uart3" Instance="NewModule" InstanceAlias="gps" IsChecked="true">
    <Comment>WAS Instance:uart3 Signal:RXD_MUX</Comment>
    <Routing padNet="padNet.EIM_DATA25" mode="EIM_DATA25_ALT2" ball="G22" />
    <Register Name="IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25" Address="0x020E00B8" Value="0x00000002" />
    <Register Name="IOMUXC_SW_PAD_CTL_PAD_EIM_DATA25" Address="0x020E03CC" Value="0x0001B0B0" />
    <Register Name="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT" Address="0x020E0930" Value="0x00000001" />
  </SignalDesign>
  <VoltageSetting Name="CSI_REXT" Voltage="0" />
  <VoltageSetting Name="DSI_REXT" Voltage="0" />
  <VoltageSetting Name="HDMI_VPH" Voltage="2.5" />
  <VoltageSetting Name="NVCC_CSI" Voltage="1.8" />
  <VoltageSetting Name="NVCC_DRAM" Voltage="1.5" />
  <VoltageSetting Name="NVCC_EIM0" Voltage="3.3" />
  <VoltageSetting Name="NVCC_EIM1" Voltage="3.3" />
  <VoltageSetting Name="NVCC_EIM2" Voltage="3.3" />
  <VoltageSetting Name="NVCC_ENET" Voltage="3.3" />
  <VoltageSetting Name="NVCC_GPIO" Voltage="3.3" />
  <VoltageSetting Name="NVCC_JTAG" Voltage="3.3" />
  <VoltageSetting Name="NVCC_LCD" Voltage="3.3" />
  <VoltageSetting Name="NVCC_LVDS_2P5" Voltage="2.5" />
  <VoltageSetting Name="NVCC_MIPI" Voltage="3.3" />
  <VoltageSetting Name="NVCC_NAND" Voltage="3.3" />
  <VoltageSetting Name="NVCC_PLL" Voltage="0" />
  <VoltageSetting Name="NVCC_RGMII" Voltage="1.5" />
  <VoltageSetting Name="NVCC_SD1" Voltage="1.8" />
  <VoltageSetting Name="NVCC_SD2" Voltage="3.3" />
  <VoltageSetting Name="NVCC_SD3" Voltage="3.3" />
  <VoltageSetting Name="PCIE_VPH" Voltage="3.3" />
  <VoltageSetting Name="SATA_VPH" Voltage="2.5" />
  <VoltageSetting Name="VDD_HIGH_CAP" Voltage="0" />
  <VoltageSetting Name="VDD_SNVS_CAP" Voltage="3.3" />
  <VoltageSetting Name="VDD_SNVS_IN" Voltage="0" />
  <VoltageSetting Name="VDD_USB_CAP" Voltage="0" />
</PinMuxDesign>