Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct  4 15:38:58 2024
| Host         : DESKTOP-L93G0Q0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
| Design       : design_3_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   180 |
|    Minimum number of control sets                        |   180 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   521 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   180 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     4 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             869 |          247 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |             340 |          104 |
| Yes          | No                    | No                     |            1522 |          485 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |             537 |          160 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/image_loader_module_0/inst/IMG_LOADER/BRAM_CONTROLLER/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[6]_i_1_n_0                                                                                | design_3_i/image_loader_module_0/inst/IMG_LOADER/BRAM_CONTROLLER/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SS[0]                                                                                                            |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                3 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[11][31]_i_1_n_0                                                                                                                                                                                         | design_3_i/axi4_lite_register_m_0/inst/bias_regs[11][24]_i_1_n_0                                                                                                                                                                        |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi4_lite_register_m_0/inst/axi_awready_i_1_n_0                                                                                                                                                                              |                2 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                 |                2 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                 |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_3_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[15][31]_i_1_n_0                                                                                                                                                                                         | design_3_i/axi4_lite_register_m_0/inst/bias_regs[11][24]_i_1_n_0                                                                                                                                                                        |                6 |              9 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_3_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/image_loader_module_0/inst/x_tvalid1                                                                                                                                                                                                          | design_3_i/image_loader_module_0/inst/r_addr[9]_i_1_n_0                                                                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_3_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/image_loader_module_0/inst/IMG_LOADER/BRAM_CONTROLLER/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/rd_latency_count                                                                                                 |                3 |             11 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[0][31]_i_1_n_0                                                                                                                                                                                          | design_3_i/axi4_lite_register_m_0/inst/bias_regs[0][28]_i_1_n_0                                                                                                                                                                         |                3 |             11 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[13][31]_i_1_n_0                                                                                                                                                                                         | design_3_i/axi4_lite_register_m_0/inst/bias_regs[11][24]_i_1_n_0                                                                                                                                                                        |                6 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                6 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             14 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             14 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             15 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |                2 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                7 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                6 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/addr_curr1                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[13][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                |                                                                                                                                                                                                                                         |               11 |             21 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[0][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                |                                                                                                                                                                                                                                         |                9 |             21 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[15][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                6 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[11][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | design_3_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |               12 |             30 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[9][30]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[7][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/control_reg[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[12][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[10][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[14][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/data_curr1                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/rd_en                                                                                                                                                                                                             | design_3_i/axi4_lite_register_m_0/inst/axi_awready_i_1_n_0                                                                                                                                                                              |               12 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[6][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[4][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[16][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[8][31]_i_2_n_0                                                                                                                                                                                          | design_3_i/axi4_lite_register_m_0/inst/bias_regs[8][31]_i_1_n_0                                                                                                                                                                         |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[17][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[1][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[3][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[2][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi4_lite_register_m_0/inst/bias_regs[5][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                |                5 |             33 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             34 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             35 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             47 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             47 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_3_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               14 |             48 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             52 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             52 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                         |               11 |             52 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                             |                                                                                                                                                                                                                                         |               13 |             52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              222 |            842 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


