
AirConditioner.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001480  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ac  00800060  00001480  00001514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  0080010c  0080010c  000015c0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015c0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000015f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000298  00000000  00000000  0000162c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003bc9  00000000  00000000  000018c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000117c  00000000  00000000  0000548d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019cd  00000000  00000000  00006609  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  00007fd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000132d  00000000  00000000  00008524  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001c52  00000000  00000000  00009851  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  0000b4a3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 39 00 	jmp	0x72	; 0x72 <__ctors_end>
       4:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
       8:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
       c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      10:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      14:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      18:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      1c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      20:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      24:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      28:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      2c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      30:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      34:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      38:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      3c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      40:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      44:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      48:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      4c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      50:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      54:	32 06       	cpc	r3, r18
      56:	37 06       	cpc	r3, r23
      58:	3d 06       	cpc	r3, r29
      5a:	42 06       	cpc	r4, r18
      5c:	47 06       	cpc	r4, r23
      5e:	4d 06       	cpc	r4, r29
      60:	52 06       	cpc	r5, r18
      62:	85 06       	cpc	r8, r21
      64:	8a 06       	cpc	r8, r26
      66:	90 06       	cpc	r9, r16
      68:	97 06       	cpc	r9, r23
      6a:	9d 06       	cpc	r9, r29
      6c:	a4 06       	cpc	r10, r20
      6e:	ac 06       	cpc	r10, r28
      70:	b3 06       	cpc	r11, r19

00000072 <__ctors_end>:
      72:	11 24       	eor	r1, r1
      74:	1f be       	out	0x3f, r1	; 63
      76:	cf e5       	ldi	r28, 0x5F	; 95
      78:	d8 e0       	ldi	r29, 0x08	; 8
      7a:	de bf       	out	0x3e, r29	; 62
      7c:	cd bf       	out	0x3d, r28	; 61

0000007e <__do_copy_data>:
      7e:	11 e0       	ldi	r17, 0x01	; 1
      80:	a0 e6       	ldi	r26, 0x60	; 96
      82:	b0 e0       	ldi	r27, 0x00	; 0
      84:	e0 e8       	ldi	r30, 0x80	; 128
      86:	f4 e1       	ldi	r31, 0x14	; 20
      88:	02 c0       	rjmp	.+4      	; 0x8e <__do_copy_data+0x10>
      8a:	05 90       	lpm	r0, Z+
      8c:	0d 92       	st	X+, r0
      8e:	ac 30       	cpi	r26, 0x0C	; 12
      90:	b1 07       	cpc	r27, r17
      92:	d9 f7       	brne	.-10     	; 0x8a <__do_copy_data+0xc>

00000094 <__do_clear_bss>:
      94:	21 e0       	ldi	r18, 0x01	; 1
      96:	ac e0       	ldi	r26, 0x0C	; 12
      98:	b1 e0       	ldi	r27, 0x01	; 1
      9a:	01 c0       	rjmp	.+2      	; 0x9e <.do_clear_bss_start>

0000009c <.do_clear_bss_loop>:
      9c:	1d 92       	st	X+, r1

0000009e <.do_clear_bss_start>:
      9e:	a8 31       	cpi	r26, 0x18	; 24
      a0:	b2 07       	cpc	r27, r18
      a2:	e1 f7       	brne	.-8      	; 0x9c <.do_clear_bss_loop>
      a4:	0e 94 04 06 	call	0xc08	; 0xc08 <main>
      a8:	0c 94 3e 0a 	jmp	0x147c	; 0x147c <_exit>

000000ac <__bad_interrupt>:
      ac:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b0 <APP_adjustInit>:
	
}

static void APP_adjustInit(void)
{
	HLCD_ClrDisplay();
      b0:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
	HLCD_WriteInt(MIN_TEMP);
      b4:	62 e1       	ldi	r22, 0x12	; 18
      b6:	70 e0       	ldi	r23, 0x00	; 0
      b8:	80 e0       	ldi	r24, 0x00	; 0
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
	HLCD_gotoXY(0, 14);
      c0:	6e e0       	ldi	r22, 0x0E	; 14
      c2:	80 e0       	ldi	r24, 0x00	; 0
      c4:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
	HLCD_WriteInt(MAX_TEMP);
      c8:	63 e2       	ldi	r22, 0x23	; 35
      ca:	70 e0       	ldi	r23, 0x00	; 0
      cc:	80 e0       	ldi	r24, 0x00	; 0
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
	HLCD_gotoXY(0, 7);
      d4:	67 e0       	ldi	r22, 0x07	; 7
      d6:	80 e0       	ldi	r24, 0x00	; 0
      d8:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
	HLCD_WriteInt(u8_g_tempValue);
      dc:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
      e0:	70 e0       	ldi	r23, 0x00	; 0
      e2:	80 e0       	ldi	r24, 0x00	; 0
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
	HLCD_gotoXY(1, 0);
      ea:	60 e0       	ldi	r22, 0x00	; 0
      ec:	81 e0       	ldi	r24, 0x01	; 1
      ee:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
	HLCD_WriteString("||||||||||||||||");
      f2:	8c e8       	ldi	r24, 0x8C	; 140
      f4:	90 e0       	ldi	r25, 0x00	; 0
      f6:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
	u8_g_CursorPosition = u8_g_tempValue - MIN_TEMP;
      fa:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
      fe:	62 51       	subi	r22, 0x12	; 18
     100:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
	HLCD_gotoXY(1, u8_g_CursorPosition);
     104:	81 e0       	ldi	r24, 0x01	; 1
     106:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
     10a:	08 95       	ret

0000010c <APP_Init>:
************************************************************************************************************/
void APP_Init(void)
{
	
	/* Initialize used modules */
	HLCD_vidInit();
     10c:	0e 94 6d 04 	call	0x8da	; 0x8da <HLCD_vidInit>
	KEYPAD_init();
     110:	0e 94 b3 02 	call	0x566	; 0x566 <KEYPAD_init>
	TSENSOR_Init(&st_g_TempSensor);
     114:	83 e1       	ldi	r24, 0x13	; 19
     116:	91 e0       	ldi	r25, 0x01	; 1
     118:	0e 94 a1 05 	call	0xb42	; 0xb42 <TSENSOR_Init>
	BUZ_Init(&st_g_Buzzer);
     11c:	81 e6       	ldi	r24, 0x61	; 97
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <BUZ_Init>
	
	HLCD_vidCreatCustomChar(arr_g_bell, 1);
     124:	61 e0       	ldi	r22, 0x01	; 1
     126:	82 e6       	ldi	r24, 0x62	; 98
     128:	90 e0       	ldi	r25, 0x00	; 0
     12a:	0e 94 7e 05 	call	0xafc	; 0xafc <HLCD_vidCreatCustomChar>
	
	/* Display welcome message for one second */
	HLCD_gotoXY(0, 4);
     12e:	64 e0       	ldi	r22, 0x04	; 4
     130:	80 e0       	ldi	r24, 0x00	; 0
     132:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
	HLCD_WriteString("Welcome!");
     136:	8d e9       	ldi	r24, 0x9D	; 157
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
	TIM0_SyncDelay(1, Seconds);
     13e:	42 e0       	ldi	r20, 0x02	; 2
     140:	61 e0       	ldi	r22, 0x01	; 1
     142:	70 e0       	ldi	r23, 0x00	; 0
     144:	80 e0       	ldi	r24, 0x00	; 0
     146:	90 e0       	ldi	r25, 0x00	; 0
     148:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>
	HLCD_ClrDisplay();
     14c:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
	
	/* Display Default Temperature */
	HLCD_WriteString(" Default temp:");
     150:	86 ea       	ldi	r24, 0xA6	; 166
     152:	90 e0       	ldi	r25, 0x00	; 0
     154:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
	HLCD_gotoXY(1, 7);
     158:	67 e0       	ldi	r22, 0x07	; 7
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
	HLCD_WriteInt(DEFAULT_TEMP);
     160:	64 e1       	ldi	r22, 0x14	; 20
     162:	70 e0       	ldi	r23, 0x00	; 0
     164:	80 e0       	ldi	r24, 0x00	; 0
     166:	90 e0       	ldi	r25, 0x00	; 0
     168:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
	TIM0_SyncDelay(1, Seconds);
     16c:	42 e0       	ldi	r20, 0x02	; 2
     16e:	61 e0       	ldi	r22, 0x01	; 1
     170:	70 e0       	ldi	r23, 0x00	; 0
     172:	80 e0       	ldi	r24, 0x00	; 0
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>
	HLCD_ClrDisplay();
     17a:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
	
	/* Get the required temperature */
	HLCD_WriteString("Pick temperature");
     17e:	85 eb       	ldi	r24, 0xB5	; 181
     180:	90 e0       	ldi	r25, 0x00	; 0
     182:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
	TIM0_SyncDelay(500, mSeconds);
     186:	41 e0       	ldi	r20, 0x01	; 1
     188:	64 ef       	ldi	r22, 0xF4	; 244
     18a:	71 e0       	ldi	r23, 0x01	; 1
     18c:	80 e0       	ldi	r24, 0x00	; 0
     18e:	90 e0       	ldi	r25, 0x00	; 0
     190:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>

//	SET_BIT(SREG_REG,7);
	APP_adjustInit();
     194:	0e 94 58 00 	call	0xb0	; 0xb0 <APP_adjustInit>
     198:	08 95       	ret

0000019a <APP_Start>:

void APP_Start(void)
{
	Uchar8_t u8_l_PressedKey;

	u8_l_PressedKey = GetButton();
     19a:	0e 94 fe 03 	call	0x7fc	; 0x7fc <GetButton>

	switch(u8_l_PressedKey)
     19e:	99 27       	eor	r25, r25
     1a0:	82 30       	cpi	r24, 0x02	; 2
     1a2:	91 05       	cpc	r25, r1
     1a4:	09 f4       	brne	.+2      	; 0x1a8 <APP_Start+0xe>
     1a6:	7f c0       	rjmp	.+254    	; 0x2a6 <APP_Start+0x10c>
     1a8:	34 f4       	brge	.+12     	; 0x1b6 <APP_Start+0x1c>
     1aa:	00 97       	sbiw	r24, 0x00	; 0
     1ac:	61 f0       	breq	.+24     	; 0x1c6 <APP_Start+0x2c>
     1ae:	01 97       	sbiw	r24, 0x01	; 1
     1b0:	09 f4       	brne	.+2      	; 0x1b4 <APP_Start+0x1a>
     1b2:	41 c0       	rjmp	.+130    	; 0x236 <APP_Start+0x9c>
     1b4:	ad c0       	rjmp	.+346    	; 0x310 <APP_Start+0x176>
     1b6:	83 30       	cpi	r24, 0x03	; 3
     1b8:	91 05       	cpc	r25, r1
     1ba:	09 f4       	brne	.+2      	; 0x1be <APP_Start+0x24>
     1bc:	99 c0       	rjmp	.+306    	; 0x2f0 <APP_Start+0x156>
     1be:	04 97       	sbiw	r24, 0x04	; 4
     1c0:	09 f4       	brne	.+2      	; 0x1c4 <APP_Start+0x2a>
     1c2:	a3 c0       	rjmp	.+326    	; 0x30a <APP_Start+0x170>
     1c4:	a5 c0       	rjmp	.+330    	; 0x310 <APP_Start+0x176>
	{
		case KEY_INCREAMENT:
		{
			if(!u8_g_setFlag)
     1c6:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     1ca:	81 11       	cpse	r24, r1
     1cc:	1c c0       	rjmp	.+56     	; 0x206 <APP_Start+0x6c>
			{
				if(u8_g_CursorPosition == 15) break;
     1ce:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <u8_g_CursorPosition>
     1d2:	8f 30       	cpi	r24, 0x0F	; 15
     1d4:	09 f4       	brne	.+2      	; 0x1d8 <APP_Start+0x3e>
     1d6:	9c c0       	rjmp	.+312    	; 0x310 <APP_Start+0x176>
				
				HLCD_gotoXY(0, 7);
     1d8:	67 e0       	ldi	r22, 0x07	; 7
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
				HLCD_WriteInt(++ u8_g_tempValue);
     1e0:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     1e4:	6f 5f       	subi	r22, 0xFF	; 255
     1e6:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
     1ea:	70 e0       	ldi	r23, 0x00	; 0
     1ec:	80 e0       	ldi	r24, 0x00	; 0
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
				HLCD_gotoXY(1, ++ u8_g_CursorPosition);
     1f4:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <u8_g_CursorPosition>
     1f8:	6f 5f       	subi	r22, 0xFF	; 255
     1fa:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
     204:	85 c0       	rjmp	.+266    	; 0x310 <APP_Start+0x176>
			}
			else
			{
				HLCD_ClrDisplay();
     206:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     20a:	86 ec       	ldi	r24, 0xC6	; 198
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	81 e0       	ldi	r24, 0x01	; 1
     216:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     21a:	85 ed       	ldi	r24, 0xD5	; 213
     21c:	90 e0       	ldi	r25, 0x00	; 0
     21e:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	64 ef       	ldi	r22, 0xF4	; 244
     226:	71 e0       	ldi	r23, 0x01	; 1
     228:	80 e0       	ldi	r24, 0x00	; 0
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     230:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
     234:	6d c0       	rjmp	.+218    	; 0x310 <APP_Start+0x176>
			}
			break;
		}
		case KEY_DECREAMENT:
		{
			if(!u8_g_setFlag)
     236:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     23a:	81 11       	cpse	r24, r1
     23c:	1c c0       	rjmp	.+56     	; 0x276 <APP_Start+0xdc>
			{
				if(u8_g_CursorPosition == 0) break;
     23e:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <u8_g_CursorPosition>
     242:	88 23       	and	r24, r24
     244:	09 f4       	brne	.+2      	; 0x248 <APP_Start+0xae>
     246:	64 c0       	rjmp	.+200    	; 0x310 <APP_Start+0x176>
				
				HLCD_gotoXY(0, 7);
     248:	67 e0       	ldi	r22, 0x07	; 7
     24a:	80 e0       	ldi	r24, 0x00	; 0
     24c:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
				HLCD_WriteInt(-- u8_g_tempValue);
     250:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     254:	61 50       	subi	r22, 0x01	; 1
     256:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
     25a:	70 e0       	ldi	r23, 0x00	; 0
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
				HLCD_gotoXY(1, -- u8_g_CursorPosition);
     264:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <u8_g_CursorPosition>
     268:	61 50       	subi	r22, 0x01	; 1
     26a:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
     26e:	81 e0       	ldi	r24, 0x01	; 1
     270:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
     274:	4d c0       	rjmp	.+154    	; 0x310 <APP_Start+0x176>
			}
			else
			{
				HLCD_ClrDisplay();
     276:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     27a:	86 ec       	ldi	r24, 0xC6	; 198
     27c:	90 e0       	ldi	r25, 0x00	; 0
     27e:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     282:	60 e0       	ldi	r22, 0x00	; 0
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     28a:	85 ed       	ldi	r24, 0xD5	; 213
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     292:	41 e0       	ldi	r20, 0x01	; 1
     294:	64 ef       	ldi	r22, 0xF4	; 244
     296:	71 e0       	ldi	r23, 0x01	; 1
     298:	80 e0       	ldi	r24, 0x00	; 0
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     2a0:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
     2a4:	35 c0       	rjmp	.+106    	; 0x310 <APP_Start+0x176>
			}
			break;
		}
		case KEY_SET:
		{
			if(!u8_g_setFlag)
     2a6:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     2aa:	81 11       	cpse	r24, r1
     2ac:	09 c0       	rjmp	.+18     	; 0x2c0 <APP_Start+0x126>
			{
				u8_g_setFlag = 1;
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_g_setFlag>
				HLCD_vidWritecmd(HLCD_DISPLAY_ON_CURSOR_OFF);
     2b4:	8c e0       	ldi	r24, 0x0C	; 12
     2b6:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
				HLCD_ClrDisplay();
     2ba:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
     2be:	28 c0       	rjmp	.+80     	; 0x310 <APP_Start+0x176>
			}
			else
			{
				HLCD_ClrDisplay();
     2c0:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     2c4:	86 ec       	ldi	r24, 0xC6	; 198
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     2cc:	60 e0       	ldi	r22, 0x00	; 0
     2ce:	81 e0       	ldi	r24, 0x01	; 1
     2d0:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     2d4:	85 ed       	ldi	r24, 0xD5	; 213
     2d6:	90 e0       	ldi	r25, 0x00	; 0
     2d8:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     2dc:	41 e0       	ldi	r20, 0x01	; 1
     2de:	64 ef       	ldi	r22, 0xF4	; 244
     2e0:	71 e0       	ldi	r23, 0x01	; 1
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	0e 94 0b 02 	call	0x416	; 0x416 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     2ea:	0e 94 20 05 	call	0xa40	; 0xa40 <HLCD_ClrDisplay>
     2ee:	10 c0       	rjmp	.+32     	; 0x310 <APP_Start+0x176>
			}
			break;
		}
		case KEY_ADJUST:
		{
			u8_g_setFlag = 0;
     2f0:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <u8_g_setFlag>
			BUZ_SetState(&st_g_Buzzer, BUZ_OFF);
     2f4:	60 e0       	ldi	r22, 0x00	; 0
     2f6:	81 e6       	ldi	r24, 0x61	; 97
     2f8:	90 e0       	ldi	r25, 0x00	; 0
     2fa:	0e 94 01 02 	call	0x402	; 0x402 <BUZ_SetState>
			HLCD_vidWritecmd(HLCD_DISPLAY_ON_CURSOR_ON_NO_BLINK);
     2fe:	8e e0       	ldi	r24, 0x0E	; 14
     300:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
			APP_adjustInit();
     304:	0e 94 58 00 	call	0xb0	; 0xb0 <APP_adjustInit>
			break;
     308:	03 c0       	rjmp	.+6      	; 0x310 <APP_Start+0x176>
		}
		case KEY_RESET:
		{
			u8_g_tempValue = DEFAULT_TEMP;
     30a:	84 e1       	ldi	r24, 0x14	; 20
     30c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
			break;
		}
	}
	

		lcdDelay = 1;
     310:	81 e0       	ldi	r24, 0x01	; 1
     312:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
		TSENSOR_ReadValue(&st_g_TempSensor, &f32_l_CurrentTemp);
     316:	6d e0       	ldi	r22, 0x0D	; 13
     318:	71 e0       	ldi	r23, 0x01	; 1
     31a:	83 e1       	ldi	r24, 0x13	; 19
     31c:	91 e0       	ldi	r25, 0x01	; 1
     31e:	0e 94 a7 05 	call	0xb4e	; 0xb4e <TSENSOR_ReadValue>
		//TIM0_AsyncDelay(500, mSeconds,lcdFlag);	

	
	if(f32_l_CurrentTemp > u8_g_tempValue && u8_g_setFlag)
     322:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     326:	70 e0       	ldi	r23, 0x00	; 0
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	0e 94 bc 08 	call	0x1178	; 0x1178 <__floatsisf>
     330:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     334:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     338:	40 91 0f 01 	lds	r20, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     33c:	50 91 10 01 	lds	r21, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     340:	0e 94 14 08 	call	0x1028	; 0x1028 <__cmpsf2>
     344:	88 23       	and	r24, r24
     346:	8c f5       	brge	.+98     	; 0x3aa <APP_Start+0x210>
     348:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     34c:	88 23       	and	r24, r24
     34e:	69 f1       	breq	.+90     	; 0x3aa <APP_Start+0x210>
	{
		HLCD_gotoXY(0,0);
     350:	60 e0       	ldi	r22, 0x00	; 0
     352:	80 e0       	ldi	r24, 0x00	; 0
     354:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
		HLCD_vidWriteChar(1);
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	0e 94 bc 04 	call	0x978	; 0x978 <HLCD_vidWriteChar>
		HLCD_WriteString("Current temp ");
     35e:	85 ee       	ldi	r24, 0xE5	; 229
     360:	90 e0       	ldi	r25, 0x00	; 0
     362:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
		HLCD_WriteInt(f32_l_CurrentTemp);
     366:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     36a:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     36e:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     372:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     376:	0e 94 8b 08 	call	0x1116	; 0x1116 <__fixunssfsi>
     37a:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
		BUZ_SetState(&st_g_Buzzer, BUZ_ON);
     37e:	61 e0       	ldi	r22, 0x01	; 1
     380:	81 e6       	ldi	r24, 0x61	; 97
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	0e 94 01 02 	call	0x402	; 0x402 <BUZ_SetState>
		
		HLCD_gotoXY(0,14);
     388:	6e e0       	ldi	r22, 0x0E	; 14
     38a:	80 e0       	ldi	r24, 0x00	; 0
     38c:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
		HLCD_WriteInt(f32_l_CurrentTemp);
     390:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     394:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     398:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     39c:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     3a0:	0e 94 8b 08 	call	0x1116	; 0x1116 <__fixunssfsi>
     3a4:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
     3a8:	08 95       	ret
	}
	else if(u8_g_setFlag)
     3aa:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     3ae:	88 23       	and	r24, r24
     3b0:	c9 f0       	breq	.+50     	; 0x3e4 <APP_Start+0x24a>
	{
		BUZ_SetState(&st_g_Buzzer, BUZ_OFF);
     3b2:	60 e0       	ldi	r22, 0x00	; 0
     3b4:	81 e6       	ldi	r24, 0x61	; 97
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	0e 94 01 02 	call	0x402	; 0x402 <BUZ_SetState>
		HLCD_gotoXY(0,0);
     3bc:	60 e0       	ldi	r22, 0x00	; 0
     3be:	80 e0       	ldi	r24, 0x00	; 0
     3c0:	0e 94 33 05 	call	0xa66	; 0xa66 <HLCD_gotoXY>
		HLCD_WriteString("Current temp: ");
     3c4:	83 ef       	ldi	r24, 0xF3	; 243
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
		HLCD_WriteInt(f32_l_CurrentTemp);
     3cc:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     3d0:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     3d4:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     3d8:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     3dc:	0e 94 8b 08 	call	0x1116	; 0x1116 <__fixunssfsi>
     3e0:	0e 94 5f 05 	call	0xabe	; 0xabe <HLCD_WriteInt>
     3e4:	08 95       	ret

000003e6 <BUZ_Init>:
     3e6:	cf 93       	push	r28
     3e8:	df 93       	push	r29
     3ea:	ec 01       	movw	r28, r24
     3ec:	61 e0       	ldi	r22, 0x01	; 1
     3ee:	88 81       	ld	r24, Y
     3f0:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	88 81       	ld	r24, Y
     3f8:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	08 95       	ret

00000402 <BUZ_SetState>:
     402:	00 97       	sbiw	r24, 0x00	; 0
     404:	31 f0       	breq	.+12     	; 0x412 <BUZ_SetState+0x10>
     406:	fc 01       	movw	r30, r24
     408:	80 81       	ld	r24, Z
     40a:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	08 95       	ret
     412:	81 e0       	ldi	r24, 0x01	; 1
     414:	08 95       	ret

00000416 <TIM0_SyncDelay>:

void (*TIM0_OVFCallbackFn)(void) = NULL;
/*================================= Function Implementation =================================*/

en_HTIMErrorState_t TIM0_SyncDelay(Uint32_t u32_a_delay, en_timeUnits_t Copy_timeUnit)
{
     416:	8f 92       	push	r8
     418:	9f 92       	push	r9
     41a:	af 92       	push	r10
     41c:	bf 92       	push	r11
     41e:	cf 92       	push	r12
     420:	df 92       	push	r13
     422:	ef 92       	push	r14
     424:	ff 92       	push	r15
     426:	0f 93       	push	r16
     428:	1f 93       	push	r17
     42a:	cf 93       	push	r28
     42c:	df 93       	push	r29
     42e:	00 d0       	rcall	.+0      	; 0x430 <TIM0_SyncDelay+0x1a>
     430:	cd b7       	in	r28, 0x3d	; 61
     432:	de b7       	in	r29, 0x3e	; 62
     434:	6b 01       	movw	r12, r22
     436:	7c 01       	movw	r14, r24
	Uchar8_t u8_l_prescaler, Local_TotalOverFlows, Local_OverFlowCounter=0, u8_l_OverflowFlag, u8_l_TimState;
	Uint16_t Local_TotalTicks;
	float Local_TickTime;
	
	/* Get Value in micro seconds */
	if(Copy_timeUnit == Seconds)	{u32_a_delay *= SEC_TO_uSEC;}
     438:	42 30       	cpi	r20, 0x02	; 2
     43a:	59 f4       	brne	.+22     	; 0x452 <TIM0_SyncDelay+0x3c>
     43c:	9b 01       	movw	r18, r22
     43e:	ac 01       	movw	r20, r24
     440:	60 e4       	ldi	r22, 0x40	; 64
     442:	72 e4       	ldi	r23, 0x42	; 66
     444:	8f e0       	ldi	r24, 0x0F	; 15
     446:	90 e0       	ldi	r25, 0x00	; 0
     448:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__mulsi3>
     44c:	6b 01       	movw	r12, r22
     44e:	7c 01       	movw	r14, r24
     450:	0d c0       	rjmp	.+26     	; 0x46c <TIM0_SyncDelay+0x56>
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
     452:	41 30       	cpi	r20, 0x01	; 1
     454:	49 f4       	brne	.+18     	; 0x468 <TIM0_SyncDelay+0x52>
     456:	a8 ee       	ldi	r26, 0xE8	; 232
     458:	b3 e0       	ldi	r27, 0x03	; 3
     45a:	9b 01       	movw	r18, r22
     45c:	ac 01       	movw	r20, r24
     45e:	0e 94 ef 09 	call	0x13de	; 0x13de <__muluhisi3>
     462:	6b 01       	movw	r12, r22
     464:	7c 01       	movw	r14, r24
     466:	02 c0       	rjmp	.+4      	; 0x46c <TIM0_SyncDelay+0x56>
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
     468:	41 11       	cpse	r20, r1
     46a:	6d c0       	rjmp	.+218    	; 0x546 <TIM0_SyncDelay+0x130>
	else return TIM_NOK;
	
	/* Set prescaler according to delay time */
	if(u32_a_delay < MAX_CLK_DEV1_DELAY  )	{u8_l_prescaler = TIM_DIV_BY_1;}
     46c:	88 e8       	ldi	r24, 0x88	; 136
     46e:	c8 16       	cp	r12, r24
     470:	83 e1       	ldi	r24, 0x13	; 19
     472:	d8 06       	cpc	r13, r24
     474:	e1 04       	cpc	r14, r1
     476:	f1 04       	cpc	r15, r1
     478:	c8 f0       	brcs	.+50     	; 0x4ac <TIM0_SyncDelay+0x96>
	else if(u32_a_delay < MAX_CLK_DEV8_DELAY  ) {u8_l_prescaler = TIM_DIV_BY_8;}
     47a:	88 ea       	ldi	r24, 0xA8	; 168
     47c:	c8 16       	cp	r12, r24
     47e:	81 e6       	ldi	r24, 0x61	; 97
     480:	d8 06       	cpc	r13, r24
     482:	e1 04       	cpc	r14, r1
     484:	f1 04       	cpc	r15, r1
     486:	a0 f0       	brcs	.+40     	; 0x4b0 <TIM0_SyncDelay+0x9a>
	else if(u32_a_delay < MAX_CLK_DEV64_DELAY ) {u8_l_prescaler = TIM_DIV_BY_64;}
     488:	88 e4       	ldi	r24, 0x48	; 72
     48a:	c8 16       	cp	r12, r24
     48c:	88 ee       	ldi	r24, 0xE8	; 232
     48e:	d8 06       	cpc	r13, r24
     490:	81 e0       	ldi	r24, 0x01	; 1
     492:	e8 06       	cpc	r14, r24
     494:	f1 04       	cpc	r15, r1
     496:	70 f0       	brcs	.+28     	; 0x4b4 <TIM0_SyncDelay+0x9e>
	else if(u32_a_delay < MAX_CLK_DEV256_DELAY) {u8_l_prescaler = TIM_DIV_BY_256;}
     498:	80 e2       	ldi	r24, 0x20	; 32
     49a:	c8 16       	cp	r12, r24
     49c:	81 ea       	ldi	r24, 0xA1	; 161
     49e:	d8 06       	cpc	r13, r24
     4a0:	87 e0       	ldi	r24, 0x07	; 7
     4a2:	e8 06       	cpc	r14, r24
     4a4:	f1 04       	cpc	r15, r1
     4a6:	40 f4       	brcc	.+16     	; 0x4b8 <TIM0_SyncDelay+0xa2>
     4a8:	14 e0       	ldi	r17, 0x04	; 4
     4aa:	07 c0       	rjmp	.+14     	; 0x4ba <TIM0_SyncDelay+0xa4>
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
	else return TIM_NOK;
	
	/* Set prescaler according to delay time */
	if(u32_a_delay < MAX_CLK_DEV1_DELAY  )	{u8_l_prescaler = TIM_DIV_BY_1;}
     4ac:	11 e0       	ldi	r17, 0x01	; 1
     4ae:	05 c0       	rjmp	.+10     	; 0x4ba <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV8_DELAY  ) {u8_l_prescaler = TIM_DIV_BY_8;}
     4b0:	12 e0       	ldi	r17, 0x02	; 2
     4b2:	03 c0       	rjmp	.+6      	; 0x4ba <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV64_DELAY ) {u8_l_prescaler = TIM_DIV_BY_64;}
     4b4:	13 e0       	ldi	r17, 0x03	; 3
     4b6:	01 c0       	rjmp	.+2      	; 0x4ba <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV256_DELAY) {u8_l_prescaler = TIM_DIV_BY_256;}
	else {u8_l_prescaler = TIM_DIV_BY_1024;}
     4b8:	15 e0       	ldi	r17, 0x05	; 5
	
	Local_TickTime = arr_gs_prescalers[u8_l_prescaler-1] / 16; //CPU Prescaler
     4ba:	e1 2f       	mov	r30, r17
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	31 97       	sbiw	r30, 0x01	; 1
     4c0:	ee 0f       	add	r30, r30
     4c2:	ff 1f       	adc	r31, r31
     4c4:	ee 5f       	subi	r30, 0xFE	; 254
     4c6:	fe 4f       	sbci	r31, 0xFE	; 254
     4c8:	60 81       	ld	r22, Z
     4ca:	71 81       	ldd	r23, Z+1	; 0x01
     4cc:	72 95       	swap	r23
     4ce:	62 95       	swap	r22
     4d0:	6f 70       	andi	r22, 0x0F	; 15
     4d2:	67 27       	eor	r22, r23
     4d4:	7f 70       	andi	r23, 0x0F	; 15
     4d6:	67 27       	eor	r22, r23
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	0e 94 ba 08 	call	0x1174	; 0x1174 <__floatunsisf>
     4e0:	4b 01       	movw	r8, r22
     4e2:	5c 01       	movw	r10, r24
	Local_TotalTicks = (Uint16_t)(u32_a_delay/Local_TickTime);
     4e4:	c7 01       	movw	r24, r14
     4e6:	b6 01       	movw	r22, r12
     4e8:	0e 94 ba 08 	call	0x1174	; 0x1174 <__floatunsisf>
     4ec:	a5 01       	movw	r20, r10
     4ee:	94 01       	movw	r18, r8
     4f0:	0e 94 19 08 	call	0x1032	; 0x1032 <__divsf3>
     4f4:	0e 94 8b 08 	call	0x1116	; 0x1116 <__fixunssfsi>
     4f8:	f6 2e       	mov	r15, r22
	Local_TotalOverFlows = Local_TotalTicks/TIM0_MAX_TICKS;
     4fa:	07 2f       	mov	r16, r23
	
	TIM0_DisableInterrupt();
     4fc:	0e 94 10 08 	call	0x1020	; 0x1020 <TIM0_DisableInterrupt>
	/* Initialize timer in normal mode */
	TIM0_voidInit(NormalMode);
     500:	80 e0       	ldi	r24, 0x00	; 0
     502:	0e 94 c1 07 	call	0xf82	; 0xf82 <TIM0_voidInit>
	
	/* Set timer start value */
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
     506:	8f 2d       	mov	r24, r15
     508:	81 95       	neg	r24
     50a:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <TIM0_SetValue>
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
     50e:	81 2f       	mov	r24, r17
     510:	0e 94 da 07 	call	0xfb4	; 0xfb4 <TIM0_Start>
void (*TIM0_OVFCallbackFn)(void) = NULL;
/*================================= Function Implementation =================================*/

en_HTIMErrorState_t TIM0_SyncDelay(Uint32_t u32_a_delay, en_timeUnits_t Copy_timeUnit)
{
	Uchar8_t u8_l_prescaler, Local_TotalOverFlows, Local_OverFlowCounter=0, u8_l_OverflowFlag, u8_l_TimState;
     514:	10 e0       	ldi	r17, 0x00	; 0
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
	
	while(Local_OverFlowCounter <= Local_TotalOverFlows)
     516:	11 c0       	rjmp	.+34     	; 0x53a <TIM0_SyncDelay+0x124>
	{
		/* Wait until the overflow flag is raised */
		do
		{
			TIM0_GetOVF(&u8_l_OverflowFlag);
     518:	ce 01       	movw	r24, r28
     51a:	01 96       	adiw	r24, 0x01	; 1
     51c:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <TIM0_GetOVF>
			TIM0_GetState(&u8_l_TimState);
     520:	ce 01       	movw	r24, r28
     522:	02 96       	adiw	r24, 0x02	; 2
     524:	0e 94 00 08 	call	0x1000	; 0x1000 <TIM0_GetState>
		}
		while(!u8_l_OverflowFlag && u8_l_TimState);
     528:	89 81       	ldd	r24, Y+1	; 0x01
     52a:	81 11       	cpse	r24, r1
     52c:	03 c0       	rjmp	.+6      	; 0x534 <TIM0_SyncDelay+0x11e>
     52e:	8a 81       	ldd	r24, Y+2	; 0x02
     530:	81 11       	cpse	r24, r1
     532:	f2 cf       	rjmp	.-28     	; 0x518 <TIM0_SyncDelay+0x102>
		
		/* Clear the overflow flag */
		TIM0_ClearOVF();
     534:	0e 94 fc 07 	call	0xff8	; 0xff8 <TIM0_ClearOVF>
		
		Local_OverFlowCounter++;
     538:	1f 5f       	subi	r17, 0xFF	; 255
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
	
	while(Local_OverFlowCounter <= Local_TotalOverFlows)
     53a:	01 17       	cp	r16, r17
     53c:	68 f7       	brcc	.-38     	; 0x518 <TIM0_SyncDelay+0x102>
		TIM0_ClearOVF();
		
		Local_OverFlowCounter++;
	}
	
	TIM0_Stop();
     53e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <TIM0_Stop>
	
	return TIM_OK;
     542:	80 e0       	ldi	r24, 0x00	; 0
     544:	01 c0       	rjmp	.+2      	; 0x548 <TIM0_SyncDelay+0x132>
	
	/* Get Value in micro seconds */
	if(Copy_timeUnit == Seconds)	{u32_a_delay *= SEC_TO_uSEC;}
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
	else return TIM_NOK;
     546:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	TIM0_Stop();
	
	return TIM_OK;
}
     548:	0f 90       	pop	r0
     54a:	0f 90       	pop	r0
     54c:	df 91       	pop	r29
     54e:	cf 91       	pop	r28
     550:	1f 91       	pop	r17
     552:	0f 91       	pop	r16
     554:	ff 90       	pop	r15
     556:	ef 90       	pop	r14
     558:	df 90       	pop	r13
     55a:	cf 90       	pop	r12
     55c:	bf 90       	pop	r11
     55e:	af 90       	pop	r10
     560:	9f 90       	pop	r9
     562:	8f 90       	pop	r8
     564:	08 95       	ret

00000566 <KEYPAD_init>:
 * 											Function Implementation
 ************************************************************************************************************/
void KEYPAD_init()
{
	// INITIALIZE ROWS AS OUTPUTS
	DIO_s8SETPinDir(R1,OUTPUT);
     566:	61 e0       	ldi	r22, 0x01	; 1
     568:	82 e1       	ldi	r24, 0x12	; 18
     56a:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(R2,OUTPUT);
     56e:	61 e0       	ldi	r22, 0x01	; 1
     570:	83 e1       	ldi	r24, 0x13	; 19
     572:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(R3,OUTPUT);
     576:	61 e0       	ldi	r22, 0x01	; 1
     578:	84 e1       	ldi	r24, 0x14	; 20
     57a:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
	// INITIALIZE COLUMNS AS INPUTS
	DIO_s8SETPinDir(C1,INPUT);
     57e:	60 e0       	ldi	r22, 0x00	; 0
     580:	85 e1       	ldi	r24, 0x15	; 21
     582:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(C2,INPUT);
     586:	60 e0       	ldi	r22, 0x00	; 0
     588:	86 e1       	ldi	r24, 0x16	; 22
     58a:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(C3,INPUT);
     58e:	60 e0       	ldi	r22, 0x00	; 0
     590:	87 e1       	ldi	r24, 0x17	; 23
     592:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     596:	08 95       	ret

00000598 <checkR1>:
	
	//KEYPAD_DIR &=~(1<<C1) | (1<<C2) | (1<<C3); // COLUMNS ARE INPUTS
	//KEYPAD_DIR |= (1<<R1) | (1<<R2) | (1<<R3); // ROWS ARE OUTPUTS
}
EN_KEYPAD_BTNS checkR1()
{
     598:	cf 93       	push	r28
     59a:	df 93       	push	r29
     59c:	1f 92       	push	r1
     59e:	cd b7       	in	r28, 0x3d	; 61
     5a0:	de b7       	in	r29, 0x3e	; 62
	DIO_s8SETPinVal(C1,HIGH);
     5a2:	61 e0       	ldi	r22, 0x01	; 1
     5a4:	85 e1       	ldi	r24, 0x15	; 21
     5a6:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     5aa:	61 e0       	ldi	r22, 0x01	; 1
     5ac:	86 e1       	ldi	r24, 0x16	; 22
     5ae:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     5b2:	61 e0       	ldi	r22, 0x01	; 1
     5b4:	87 e1       	ldi	r24, 0x17	; 23
     5b6:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,HIGH);
     5ba:	61 e0       	ldi	r22, 0x01	; 1
     5bc:	83 e1       	ldi	r24, 0x13	; 19
     5be:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,HIGH);
     5c2:	61 e0       	ldi	r22, 0x01	; 1
     5c4:	84 e1       	ldi	r24, 0x14	; 20
     5c6:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,LOW);
     5ca:	60 e0       	ldi	r22, 0x00	; 0
     5cc:	82 e1       	ldi	r24, 0x12	; 18
     5ce:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R2) | (1<<R3);
	//KEYPAD_PORT &=~ (1<<R1);
	Uchar8_t val = 1;
     5d2:	81 e0       	ldi	r24, 0x01	; 1
     5d4:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     5d6:	be 01       	movw	r22, r28
     5d8:	6f 5f       	subi	r22, 0xFF	; 255
     5da:	7f 4f       	sbci	r23, 0xFF	; 255
     5dc:	85 e1       	ldi	r24, 0x15	; 21
     5de:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     5e2:	89 81       	ldd	r24, Y+1	; 0x01
     5e4:	88 23       	and	r24, r24
     5e6:	39 f0       	breq	.+14     	; 0x5f6 <checkR1+0x5e>
     5e8:	0b c0       	rjmp	.+22     	; 0x600 <checkR1+0x68>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     5ea:	be 01       	movw	r22, r28
     5ec:	6f 5f       	subi	r22, 0xFF	; 255
     5ee:	7f 4f       	sbci	r23, 0xFF	; 255
     5f0:	85 e1       	ldi	r24, 0x15	; 21
     5f2:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	//KEYPAD_PORT &=~ (1<<R1);
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     5f6:	89 81       	ldd	r24, Y+1	; 0x01
     5f8:	88 23       	and	r24, r24
     5fa:	b9 f3       	breq	.-18     	; 0x5ea <checkR1+0x52>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_INCREAMENT;
     5fc:	80 e0       	ldi	r24, 0x00	; 0
     5fe:	2e c0       	rjmp	.+92     	; 0x65c <checkR1+0xc4>
	}
	val = 1;
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     604:	be 01       	movw	r22, r28
     606:	6f 5f       	subi	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	86 e1       	ldi	r24, 0x16	; 22
     60c:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     610:	89 81       	ldd	r24, Y+1	; 0x01
     612:	88 23       	and	r24, r24
     614:	39 f0       	breq	.+14     	; 0x624 <checkR1+0x8c>
     616:	0b c0       	rjmp	.+22     	; 0x62e <checkR1+0x96>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     618:	be 01       	movw	r22, r28
     61a:	6f 5f       	subi	r22, 0xFF	; 255
     61c:	7f 4f       	sbci	r23, 0xFF	; 255
     61e:	86 e1       	ldi	r24, 0x16	; 22
     620:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     624:	89 81       	ldd	r24, Y+1	; 0x01
     626:	88 23       	and	r24, r24
     628:	b9 f3       	breq	.-18     	; 0x618 <checkR1+0x80>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_DECREAMENT;
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	17 c0       	rjmp	.+46     	; 0x65c <checkR1+0xc4>
	}
	val = 1;
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     632:	be 01       	movw	r22, r28
     634:	6f 5f       	subi	r22, 0xFF	; 255
     636:	7f 4f       	sbci	r23, 0xFF	; 255
     638:	87 e1       	ldi	r24, 0x17	; 23
     63a:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     63e:	89 81       	ldd	r24, Y+1	; 0x01
     640:	88 23       	and	r24, r24
     642:	41 f0       	breq	.+16     	; 0x654 <checkR1+0xbc>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_SET;
	}
	return KEY_NOTHING;
     644:	89 e0       	ldi	r24, 0x09	; 9
     646:	0a c0       	rjmp	.+20     	; 0x65c <checkR1+0xc4>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     648:	be 01       	movw	r22, r28
     64a:	6f 5f       	subi	r22, 0xFF	; 255
     64c:	7f 4f       	sbci	r23, 0xFF	; 255
     64e:	87 e1       	ldi	r24, 0x17	; 23
     650:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     654:	89 81       	ldd	r24, Y+1	; 0x01
     656:	88 23       	and	r24, r24
     658:	b9 f3       	breq	.-18     	; 0x648 <checkR1+0xb0>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_SET;
     65a:	82 e0       	ldi	r24, 0x02	; 2
	}
	return KEY_NOTHING;
	
}
     65c:	0f 90       	pop	r0
     65e:	df 91       	pop	r29
     660:	cf 91       	pop	r28
     662:	08 95       	ret

00000664 <checkR2>:
EN_KEYPAD_BTNS checkR2()
{
     664:	cf 93       	push	r28
     666:	df 93       	push	r29
     668:	1f 92       	push	r1
     66a:	cd b7       	in	r28, 0x3d	; 61
     66c:	de b7       	in	r29, 0x3e	; 62
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R1) | (1<<R3);
	//KEYPAD_PORT &=~ (1<<R2);
	DIO_s8SETPinVal(C1,HIGH);
     66e:	61 e0       	ldi	r22, 0x01	; 1
     670:	85 e1       	ldi	r24, 0x15	; 21
     672:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     676:	61 e0       	ldi	r22, 0x01	; 1
     678:	86 e1       	ldi	r24, 0x16	; 22
     67a:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     67e:	61 e0       	ldi	r22, 0x01	; 1
     680:	87 e1       	ldi	r24, 0x17	; 23
     682:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,HIGH);
     686:	61 e0       	ldi	r22, 0x01	; 1
     688:	82 e1       	ldi	r24, 0x12	; 18
     68a:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,HIGH);
     68e:	61 e0       	ldi	r22, 0x01	; 1
     690:	84 e1       	ldi	r24, 0x14	; 20
     692:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,LOW);
     696:	60 e0       	ldi	r22, 0x00	; 0
     698:	83 e1       	ldi	r24, 0x13	; 19
     69a:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	
	Uchar8_t val = 1;
     69e:	81 e0       	ldi	r24, 0x01	; 1
     6a0:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     6a2:	be 01       	movw	r22, r28
     6a4:	6f 5f       	subi	r22, 0xFF	; 255
     6a6:	7f 4f       	sbci	r23, 0xFF	; 255
     6a8:	85 e1       	ldi	r24, 0x15	; 21
     6aa:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     6ae:	89 81       	ldd	r24, Y+1	; 0x01
     6b0:	88 23       	and	r24, r24
     6b2:	39 f0       	breq	.+14     	; 0x6c2 <checkR2+0x5e>
     6b4:	0b c0       	rjmp	.+22     	; 0x6cc <checkR2+0x68>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     6b6:	be 01       	movw	r22, r28
     6b8:	6f 5f       	subi	r22, 0xFF	; 255
     6ba:	7f 4f       	sbci	r23, 0xFF	; 255
     6bc:	85 e1       	ldi	r24, 0x15	; 21
     6be:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     6c2:	89 81       	ldd	r24, Y+1	; 0x01
     6c4:	88 23       	and	r24, r24
     6c6:	b9 f3       	breq	.-18     	; 0x6b6 <checkR2+0x52>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_ADJUST;
     6c8:	83 e0       	ldi	r24, 0x03	; 3
     6ca:	2e c0       	rjmp	.+92     	; 0x728 <checkR2+0xc4>
	}
	val = 1;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     6d0:	be 01       	movw	r22, r28
     6d2:	6f 5f       	subi	r22, 0xFF	; 255
     6d4:	7f 4f       	sbci	r23, 0xFF	; 255
     6d6:	86 e1       	ldi	r24, 0x16	; 22
     6d8:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     6dc:	89 81       	ldd	r24, Y+1	; 0x01
     6de:	88 23       	and	r24, r24
     6e0:	39 f0       	breq	.+14     	; 0x6f0 <checkR2+0x8c>
     6e2:	0b c0       	rjmp	.+22     	; 0x6fa <checkR2+0x96>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     6e4:	be 01       	movw	r22, r28
     6e6:	6f 5f       	subi	r22, 0xFF	; 255
     6e8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ea:	86 e1       	ldi	r24, 0x16	; 22
     6ec:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	88 23       	and	r24, r24
     6f4:	b9 f3       	breq	.-18     	; 0x6e4 <checkR2+0x80>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_RESET;
     6f6:	84 e0       	ldi	r24, 0x04	; 4
     6f8:	17 c0       	rjmp	.+46     	; 0x728 <checkR2+0xc4>
	}
	val = 1;
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     6fe:	be 01       	movw	r22, r28
     700:	6f 5f       	subi	r22, 0xFF	; 255
     702:	7f 4f       	sbci	r23, 0xFF	; 255
     704:	87 e1       	ldi	r24, 0x17	; 23
     706:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     70a:	89 81       	ldd	r24, Y+1	; 0x01
     70c:	88 23       	and	r24, r24
     70e:	41 f0       	breq	.+16     	; 0x720 <checkR2+0xbc>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_ADJUST;
	}
	return KEY_NOTHING;
     710:	89 e0       	ldi	r24, 0x09	; 9
     712:	0a c0       	rjmp	.+20     	; 0x728 <checkR2+0xc4>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     714:	be 01       	movw	r22, r28
     716:	6f 5f       	subi	r22, 0xFF	; 255
     718:	7f 4f       	sbci	r23, 0xFF	; 255
     71a:	87 e1       	ldi	r24, 0x17	; 23
     71c:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     720:	89 81       	ldd	r24, Y+1	; 0x01
     722:	88 23       	and	r24, r24
     724:	b9 f3       	breq	.-18     	; 0x714 <checkR2+0xb0>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_ADJUST;
     726:	83 e0       	ldi	r24, 0x03	; 3
	}
	return KEY_NOTHING;
	
}
     728:	0f 90       	pop	r0
     72a:	df 91       	pop	r29
     72c:	cf 91       	pop	r28
     72e:	08 95       	ret

00000730 <checkR3>:
EN_KEYPAD_BTNS checkR3()
{
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
     734:	1f 92       	push	r1
     736:	cd b7       	in	r28, 0x3d	; 61
     738:	de b7       	in	r29, 0x3e	; 62
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R1) | (1<<R2);
	//KEYPAD_PORT &=~ (1<<R3);
	DIO_s8SETPinVal(C1,HIGH);
     73a:	61 e0       	ldi	r22, 0x01	; 1
     73c:	85 e1       	ldi	r24, 0x15	; 21
     73e:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     742:	61 e0       	ldi	r22, 0x01	; 1
     744:	86 e1       	ldi	r24, 0x16	; 22
     746:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     74a:	61 e0       	ldi	r22, 0x01	; 1
     74c:	87 e1       	ldi	r24, 0x17	; 23
     74e:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,HIGH);
     752:	61 e0       	ldi	r22, 0x01	; 1
     754:	82 e1       	ldi	r24, 0x12	; 18
     756:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,HIGH);
     75a:	61 e0       	ldi	r22, 0x01	; 1
     75c:	83 e1       	ldi	r24, 0x13	; 19
     75e:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,LOW);
     762:	60 e0       	ldi	r22, 0x00	; 0
     764:	84 e1       	ldi	r24, 0x14	; 20
     766:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
	
	Uchar8_t val = 1;
     76a:	81 e0       	ldi	r24, 0x01	; 1
     76c:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     76e:	be 01       	movw	r22, r28
     770:	6f 5f       	subi	r22, 0xFF	; 255
     772:	7f 4f       	sbci	r23, 0xFF	; 255
     774:	85 e1       	ldi	r24, 0x15	; 21
     776:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     77a:	89 81       	ldd	r24, Y+1	; 0x01
     77c:	88 23       	and	r24, r24
     77e:	39 f0       	breq	.+14     	; 0x78e <checkR3+0x5e>
     780:	0b c0       	rjmp	.+22     	; 0x798 <checkR3+0x68>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     782:	be 01       	movw	r22, r28
     784:	6f 5f       	subi	r22, 0xFF	; 255
     786:	7f 4f       	sbci	r23, 0xFF	; 255
     788:	85 e1       	ldi	r24, 0x15	; 21
     78a:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     78e:	89 81       	ldd	r24, Y+1	; 0x01
     790:	88 23       	and	r24, r24
     792:	b9 f3       	breq	.-18     	; 0x782 <checkR3+0x52>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_7;
     794:	86 e0       	ldi	r24, 0x06	; 6
     796:	2e c0       	rjmp	.+92     	; 0x7f4 <checkR3+0xc4>
	}
	val = 1;
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     79c:	be 01       	movw	r22, r28
     79e:	6f 5f       	subi	r22, 0xFF	; 255
     7a0:	7f 4f       	sbci	r23, 0xFF	; 255
     7a2:	86 e1       	ldi	r24, 0x16	; 22
     7a4:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     7a8:	89 81       	ldd	r24, Y+1	; 0x01
     7aa:	88 23       	and	r24, r24
     7ac:	39 f0       	breq	.+14     	; 0x7bc <checkR3+0x8c>
     7ae:	0b c0       	rjmp	.+22     	; 0x7c6 <checkR3+0x96>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     7b0:	be 01       	movw	r22, r28
     7b2:	6f 5f       	subi	r22, 0xFF	; 255
     7b4:	7f 4f       	sbci	r23, 0xFF	; 255
     7b6:	86 e1       	ldi	r24, 0x16	; 22
     7b8:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     7bc:	89 81       	ldd	r24, Y+1	; 0x01
     7be:	88 23       	and	r24, r24
     7c0:	b9 f3       	breq	.-18     	; 0x7b0 <checkR3+0x80>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_8;
     7c2:	87 e0       	ldi	r24, 0x07	; 7
     7c4:	17 c0       	rjmp	.+46     	; 0x7f4 <checkR3+0xc4>
	}
	val = 1;
     7c6:	81 e0       	ldi	r24, 0x01	; 1
     7c8:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     7ca:	be 01       	movw	r22, r28
     7cc:	6f 5f       	subi	r22, 0xFF	; 255
     7ce:	7f 4f       	sbci	r23, 0xFF	; 255
     7d0:	87 e1       	ldi	r24, 0x17	; 23
     7d2:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	if(val == 0)
     7d6:	89 81       	ldd	r24, Y+1	; 0x01
     7d8:	88 23       	and	r24, r24
     7da:	41 f0       	breq	.+16     	; 0x7ec <checkR3+0xbc>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_9;
	}
	return KEY_NOTHING;
     7dc:	89 e0       	ldi	r24, 0x09	; 9
     7de:	0a c0       	rjmp	.+20     	; 0x7f4 <checkR3+0xc4>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     7e0:	be 01       	movw	r22, r28
     7e2:	6f 5f       	subi	r22, 0xFF	; 255
     7e4:	7f 4f       	sbci	r23, 0xFF	; 255
     7e6:	87 e1       	ldi	r24, 0x17	; 23
     7e8:	0e 94 a2 07 	call	0xf44	; 0xf44 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     7ec:	89 81       	ldd	r24, Y+1	; 0x01
     7ee:	88 23       	and	r24, r24
     7f0:	b9 f3       	breq	.-18     	; 0x7e0 <checkR3+0xb0>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_9;
     7f2:	88 e0       	ldi	r24, 0x08	; 8
	}
	return KEY_NOTHING;
}
     7f4:	0f 90       	pop	r0
     7f6:	df 91       	pop	r29
     7f8:	cf 91       	pop	r28
     7fa:	08 95       	ret

000007fc <GetButton>:
EN_KEYPAD_BTNS GetButton()
{
	EN_KEYPAD_BTNS PRESSED = KEY_NOTHING;
	while(PRESSED == KEY_NOTHING)
	{
		PRESSED = checkR1();
     7fc:	0e 94 cc 02 	call	0x598	; 0x598 <checkR1>
		if(PRESSED != KEY_NOTHING) return PRESSED;
     800:	89 30       	cpi	r24, 0x09	; 9
     802:	31 f4       	brne	.+12     	; 0x810 <__DATA_REGION_LENGTH__+0x10>
		PRESSED = checkR2();
     804:	0e 94 32 03 	call	0x664	; 0x664 <checkR2>
		if(PRESSED != KEY_NOTHING) return PRESSED;
     808:	89 30       	cpi	r24, 0x09	; 9
     80a:	11 f4       	brne	.+4      	; 0x810 <__DATA_REGION_LENGTH__+0x10>
		PRESSED = checkR3();
     80c:	0e 94 98 03 	call	0x730	; 0x730 <checkR3>
		if(PRESSED != KEY_NOTHING) return PRESSED;
		return KEY_NOTHING;
	}
	
	return KEY_NOTHING;
}
     810:	08 95       	ret

00000812 <HLCD_vidWritecmd>:
 * */
void HLCD_WriteArabic(Uchar8_t u8ArCharCopy)
{
	HLCD_vidWritecmd(0x04);
	HLCD_vidWriteChar(u8ArCharCopy);
}
     812:	1f 93       	push	r17
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
     818:	d8 2f       	mov	r29, r24
     81a:	60 e0       	ldi	r22, 0x00	; 0
     81c:	82 e0       	ldi	r24, 0x02	; 2
     81e:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     822:	60 e0       	ldi	r22, 0x00	; 0
     824:	81 e0       	ldi	r24, 0x01	; 1
     826:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     82a:	1d 2f       	mov	r17, r29
     82c:	12 95       	swap	r17
     82e:	1f 70       	andi	r17, 0x0F	; 15
     830:	c0 e0       	ldi	r28, 0x00	; 0
     832:	11 c0       	rjmp	.+34     	; 0x856 <HLCD_vidWritecmd+0x44>
     834:	ec 2f       	mov	r30, r28
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	61 2f       	mov	r22, r17
     83a:	70 e0       	ldi	r23, 0x00	; 0
     83c:	0c 2e       	mov	r0, r28
     83e:	02 c0       	rjmp	.+4      	; 0x844 <HLCD_vidWritecmd+0x32>
     840:	75 95       	asr	r23
     842:	67 95       	ror	r22
     844:	0a 94       	dec	r0
     846:	e2 f7       	brpl	.-8      	; 0x840 <HLCD_vidWritecmd+0x2e>
     848:	61 70       	andi	r22, 0x01	; 1
     84a:	e6 59       	subi	r30, 0x96	; 150
     84c:	ff 4f       	sbci	r31, 0xFF	; 255
     84e:	80 81       	ld	r24, Z
     850:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     854:	cf 5f       	subi	r28, 0xFF	; 255
     856:	c4 30       	cpi	r28, 0x04	; 4
     858:	68 f3       	brcs	.-38     	; 0x834 <HLCD_vidWritecmd+0x22>
     85a:	61 e0       	ldi	r22, 0x01	; 1
     85c:	83 e0       	ldi	r24, 0x03	; 3
     85e:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     862:	89 ef       	ldi	r24, 0xF9	; 249
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	01 97       	sbiw	r24, 0x01	; 1
     868:	f1 f7       	brne	.-4      	; 0x866 <__stack+0x7>
     86a:	00 c0       	rjmp	.+0      	; 0x86c <__stack+0xd>
     86c:	00 00       	nop
     86e:	60 e0       	ldi	r22, 0x00	; 0
     870:	83 e0       	ldi	r24, 0x03	; 3
     872:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     876:	92 e4       	ldi	r25, 0x42	; 66
     878:	9a 95       	dec	r25
     87a:	f1 f7       	brne	.-4      	; 0x878 <__stack+0x19>
     87c:	00 c0       	rjmp	.+0      	; 0x87e <__stack+0x1f>
     87e:	df 70       	andi	r29, 0x0F	; 15
     880:	c0 e0       	ldi	r28, 0x00	; 0
     882:	11 c0       	rjmp	.+34     	; 0x8a6 <__stack+0x47>
     884:	ec 2f       	mov	r30, r28
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	6d 2f       	mov	r22, r29
     88a:	70 e0       	ldi	r23, 0x00	; 0
     88c:	0c 2e       	mov	r0, r28
     88e:	02 c0       	rjmp	.+4      	; 0x894 <__stack+0x35>
     890:	75 95       	asr	r23
     892:	67 95       	ror	r22
     894:	0a 94       	dec	r0
     896:	e2 f7       	brpl	.-8      	; 0x890 <__stack+0x31>
     898:	61 70       	andi	r22, 0x01	; 1
     89a:	e6 59       	subi	r30, 0x96	; 150
     89c:	ff 4f       	sbci	r31, 0xFF	; 255
     89e:	80 81       	ld	r24, Z
     8a0:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     8a4:	cf 5f       	subi	r28, 0xFF	; 255
     8a6:	c4 30       	cpi	r28, 0x04	; 4
     8a8:	68 f3       	brcs	.-38     	; 0x884 <__stack+0x25>
     8aa:	61 e0       	ldi	r22, 0x01	; 1
     8ac:	83 e0       	ldi	r24, 0x03	; 3
     8ae:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     8b2:	89 ef       	ldi	r24, 0xF9	; 249
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	01 97       	sbiw	r24, 0x01	; 1
     8b8:	f1 f7       	brne	.-4      	; 0x8b6 <__stack+0x57>
     8ba:	00 c0       	rjmp	.+0      	; 0x8bc <__stack+0x5d>
     8bc:	00 00       	nop
     8be:	60 e0       	ldi	r22, 0x00	; 0
     8c0:	83 e0       	ldi	r24, 0x03	; 3
     8c2:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     8c6:	83 ef       	ldi	r24, 0xF3	; 243
     8c8:	91 e0       	ldi	r25, 0x01	; 1
     8ca:	01 97       	sbiw	r24, 0x01	; 1
     8cc:	f1 f7       	brne	.-4      	; 0x8ca <__stack+0x6b>
     8ce:	00 c0       	rjmp	.+0      	; 0x8d0 <__stack+0x71>
     8d0:	00 00       	nop
     8d2:	df 91       	pop	r29
     8d4:	cf 91       	pop	r28
     8d6:	1f 91       	pop	r17
     8d8:	08 95       	ret

000008da <HLCD_vidInit>:
     8da:	cf 93       	push	r28
     8dc:	c0 e0       	ldi	r28, 0x00	; 0
     8de:	09 c0       	rjmp	.+18     	; 0x8f2 <HLCD_vidInit+0x18>
     8e0:	ec 2f       	mov	r30, r28
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	e6 59       	subi	r30, 0x96	; 150
     8e6:	ff 4f       	sbci	r31, 0xFF	; 255
     8e8:	61 e0       	ldi	r22, 0x01	; 1
     8ea:	80 81       	ld	r24, Z
     8ec:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     8f0:	cf 5f       	subi	r28, 0xFF	; 255
     8f2:	c4 30       	cpi	r28, 0x04	; 4
     8f4:	a8 f3       	brcs	.-22     	; 0x8e0 <HLCD_vidInit+0x6>
     8f6:	61 e0       	ldi	r22, 0x01	; 1
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     8fe:	61 e0       	ldi	r22, 0x01	; 1
     900:	82 e0       	ldi	r24, 0x02	; 2
     902:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     906:	61 e0       	ldi	r22, 0x01	; 1
     908:	83 e0       	ldi	r24, 0x03	; 3
     90a:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     90e:	8f e0       	ldi	r24, 0x0F	; 15
     910:	97 e2       	ldi	r25, 0x27	; 39
     912:	01 97       	sbiw	r24, 0x01	; 1
     914:	f1 f7       	brne	.-4      	; 0x912 <HLCD_vidInit+0x38>
     916:	00 c0       	rjmp	.+0      	; 0x918 <HLCD_vidInit+0x3e>
     918:	00 00       	nop
     91a:	82 e0       	ldi	r24, 0x02	; 2
     91c:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     920:	89 ef       	ldi	r24, 0xF9	; 249
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	01 97       	sbiw	r24, 0x01	; 1
     926:	f1 f7       	brne	.-4      	; 0x924 <HLCD_vidInit+0x4a>
     928:	00 c0       	rjmp	.+0      	; 0x92a <HLCD_vidInit+0x50>
     92a:	00 00       	nop
     92c:	88 e2       	ldi	r24, 0x28	; 40
     92e:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     932:	89 ef       	ldi	r24, 0xF9	; 249
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	01 97       	sbiw	r24, 0x01	; 1
     938:	f1 f7       	brne	.-4      	; 0x936 <HLCD_vidInit+0x5c>
     93a:	00 c0       	rjmp	.+0      	; 0x93c <HLCD_vidInit+0x62>
     93c:	00 00       	nop
     93e:	81 e0       	ldi	r24, 0x01	; 1
     940:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     944:	87 ee       	ldi	r24, 0xE7	; 231
     946:	93 e0       	ldi	r25, 0x03	; 3
     948:	01 97       	sbiw	r24, 0x01	; 1
     94a:	f1 f7       	brne	.-4      	; 0x948 <HLCD_vidInit+0x6e>
     94c:	00 c0       	rjmp	.+0      	; 0x94e <HLCD_vidInit+0x74>
     94e:	00 00       	nop
     950:	86 e0       	ldi	r24, 0x06	; 6
     952:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     956:	89 ef       	ldi	r24, 0xF9	; 249
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	01 97       	sbiw	r24, 0x01	; 1
     95c:	f1 f7       	brne	.-4      	; 0x95a <HLCD_vidInit+0x80>
     95e:	00 c0       	rjmp	.+0      	; 0x960 <HLCD_vidInit+0x86>
     960:	00 00       	nop
     962:	8e e0       	ldi	r24, 0x0E	; 14
     964:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     968:	89 ef       	ldi	r24, 0xF9	; 249
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	01 97       	sbiw	r24, 0x01	; 1
     96e:	f1 f7       	brne	.-4      	; 0x96c <HLCD_vidInit+0x92>
     970:	00 c0       	rjmp	.+0      	; 0x972 <HLCD_vidInit+0x98>
     972:	00 00       	nop
     974:	cf 91       	pop	r28
     976:	08 95       	ret

00000978 <HLCD_vidWriteChar>:
     978:	1f 93       	push	r17
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	d8 2f       	mov	r29, r24
     980:	60 e0       	ldi	r22, 0x00	; 0
     982:	82 e0       	ldi	r24, 0x02	; 2
     984:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     988:	61 e0       	ldi	r22, 0x01	; 1
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     990:	1d 2f       	mov	r17, r29
     992:	12 95       	swap	r17
     994:	1f 70       	andi	r17, 0x0F	; 15
     996:	c0 e0       	ldi	r28, 0x00	; 0
     998:	11 c0       	rjmp	.+34     	; 0x9bc <HLCD_vidWriteChar+0x44>
     99a:	ec 2f       	mov	r30, r28
     99c:	f0 e0       	ldi	r31, 0x00	; 0
     99e:	61 2f       	mov	r22, r17
     9a0:	70 e0       	ldi	r23, 0x00	; 0
     9a2:	0c 2e       	mov	r0, r28
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <HLCD_vidWriteChar+0x32>
     9a6:	75 95       	asr	r23
     9a8:	67 95       	ror	r22
     9aa:	0a 94       	dec	r0
     9ac:	e2 f7       	brpl	.-8      	; 0x9a6 <HLCD_vidWriteChar+0x2e>
     9ae:	61 70       	andi	r22, 0x01	; 1
     9b0:	e6 59       	subi	r30, 0x96	; 150
     9b2:	ff 4f       	sbci	r31, 0xFF	; 255
     9b4:	80 81       	ld	r24, Z
     9b6:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     9ba:	cf 5f       	subi	r28, 0xFF	; 255
     9bc:	c4 30       	cpi	r28, 0x04	; 4
     9be:	68 f3       	brcs	.-38     	; 0x99a <HLCD_vidWriteChar+0x22>
     9c0:	61 e0       	ldi	r22, 0x01	; 1
     9c2:	83 e0       	ldi	r24, 0x03	; 3
     9c4:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     9c8:	89 ef       	ldi	r24, 0xF9	; 249
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	01 97       	sbiw	r24, 0x01	; 1
     9ce:	f1 f7       	brne	.-4      	; 0x9cc <HLCD_vidWriteChar+0x54>
     9d0:	00 c0       	rjmp	.+0      	; 0x9d2 <HLCD_vidWriteChar+0x5a>
     9d2:	00 00       	nop
     9d4:	60 e0       	ldi	r22, 0x00	; 0
     9d6:	83 e0       	ldi	r24, 0x03	; 3
     9d8:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     9dc:	92 e4       	ldi	r25, 0x42	; 66
     9de:	9a 95       	dec	r25
     9e0:	f1 f7       	brne	.-4      	; 0x9de <HLCD_vidWriteChar+0x66>
     9e2:	00 c0       	rjmp	.+0      	; 0x9e4 <HLCD_vidWriteChar+0x6c>
     9e4:	df 70       	andi	r29, 0x0F	; 15
     9e6:	c0 e0       	ldi	r28, 0x00	; 0
     9e8:	11 c0       	rjmp	.+34     	; 0xa0c <HLCD_vidWriteChar+0x94>
     9ea:	ec 2f       	mov	r30, r28
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	6d 2f       	mov	r22, r29
     9f0:	70 e0       	ldi	r23, 0x00	; 0
     9f2:	0c 2e       	mov	r0, r28
     9f4:	02 c0       	rjmp	.+4      	; 0x9fa <HLCD_vidWriteChar+0x82>
     9f6:	75 95       	asr	r23
     9f8:	67 95       	ror	r22
     9fa:	0a 94       	dec	r0
     9fc:	e2 f7       	brpl	.-8      	; 0x9f6 <HLCD_vidWriteChar+0x7e>
     9fe:	61 70       	andi	r22, 0x01	; 1
     a00:	e6 59       	subi	r30, 0x96	; 150
     a02:	ff 4f       	sbci	r31, 0xFF	; 255
     a04:	80 81       	ld	r24, Z
     a06:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     a0a:	cf 5f       	subi	r28, 0xFF	; 255
     a0c:	c4 30       	cpi	r28, 0x04	; 4
     a0e:	68 f3       	brcs	.-38     	; 0x9ea <HLCD_vidWriteChar+0x72>
     a10:	61 e0       	ldi	r22, 0x01	; 1
     a12:	83 e0       	ldi	r24, 0x03	; 3
     a14:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     a18:	89 ef       	ldi	r24, 0xF9	; 249
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	01 97       	sbiw	r24, 0x01	; 1
     a1e:	f1 f7       	brne	.-4      	; 0xa1c <HLCD_vidWriteChar+0xa4>
     a20:	00 c0       	rjmp	.+0      	; 0xa22 <HLCD_vidWriteChar+0xaa>
     a22:	00 00       	nop
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	0e 94 62 07 	call	0xec4	; 0xec4 <DIO_s8SETPinVal>
     a2c:	83 ef       	ldi	r24, 0xF3	; 243
     a2e:	91 e0       	ldi	r25, 0x01	; 1
     a30:	01 97       	sbiw	r24, 0x01	; 1
     a32:	f1 f7       	brne	.-4      	; 0xa30 <HLCD_vidWriteChar+0xb8>
     a34:	00 c0       	rjmp	.+0      	; 0xa36 <HLCD_vidWriteChar+0xbe>
     a36:	00 00       	nop
     a38:	df 91       	pop	r29
     a3a:	cf 91       	pop	r28
     a3c:	1f 91       	pop	r17
     a3e:	08 95       	ret

00000a40 <HLCD_ClrDisplay>:
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     a46:	87 ee       	ldi	r24, 0xE7	; 231
     a48:	93 e0       	ldi	r25, 0x03	; 3
     a4a:	01 97       	sbiw	r24, 0x01	; 1
     a4c:	f1 f7       	brne	.-4      	; 0xa4a <HLCD_ClrDisplay+0xa>
     a4e:	00 c0       	rjmp	.+0      	; 0xa50 <HLCD_ClrDisplay+0x10>
     a50:	00 00       	nop
     a52:	82 e0       	ldi	r24, 0x02	; 2
     a54:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     a58:	87 ee       	ldi	r24, 0xE7	; 231
     a5a:	93 e0       	ldi	r25, 0x03	; 3
     a5c:	01 97       	sbiw	r24, 0x01	; 1
     a5e:	f1 f7       	brne	.-4      	; 0xa5c <HLCD_ClrDisplay+0x1c>
     a60:	00 c0       	rjmp	.+0      	; 0xa62 <HLCD_ClrDisplay+0x22>
     a62:	00 00       	nop
     a64:	08 95       	ret

00000a66 <HLCD_gotoXY>:
     a66:	81 11       	cpse	r24, r1
     a68:	08 c0       	rjmp	.+16     	; 0xa7a <HLCD_gotoXY+0x14>
     a6a:	60 31       	cpi	r22, 0x10	; 16
     a6c:	30 f4       	brcc	.+12     	; 0xa7a <HLCD_gotoXY+0x14>
     a6e:	86 2f       	mov	r24, r22
     a70:	8f 70       	andi	r24, 0x0F	; 15
     a72:	80 68       	ori	r24, 0x80	; 128
     a74:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     a78:	08 95       	ret
     a7a:	81 30       	cpi	r24, 0x01	; 1
     a7c:	39 f4       	brne	.+14     	; 0xa8c <HLCD_gotoXY+0x26>
     a7e:	60 31       	cpi	r22, 0x10	; 16
     a80:	28 f4       	brcc	.+10     	; 0xa8c <HLCD_gotoXY+0x26>
     a82:	86 2f       	mov	r24, r22
     a84:	8f 70       	andi	r24, 0x0F	; 15
     a86:	80 6c       	ori	r24, 0xC0	; 192
     a88:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
     a8c:	08 95       	ret

00000a8e <HLCD_WriteString>:
     a8e:	0f 93       	push	r16
     a90:	1f 93       	push	r17
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
     a96:	8c 01       	movw	r16, r24
     a98:	fc 01       	movw	r30, r24
     a9a:	80 81       	ld	r24, Z
     a9c:	c0 e0       	ldi	r28, 0x00	; 0
     a9e:	d0 e0       	ldi	r29, 0x00	; 0
     aa0:	07 c0       	rjmp	.+14     	; 0xab0 <HLCD_WriteString+0x22>
     aa2:	0e 94 bc 04 	call	0x978	; 0x978 <HLCD_vidWriteChar>
     aa6:	21 96       	adiw	r28, 0x01	; 1
     aa8:	f8 01       	movw	r30, r16
     aaa:	ec 0f       	add	r30, r28
     aac:	fd 1f       	adc	r31, r29
     aae:	80 81       	ld	r24, Z
     ab0:	81 11       	cpse	r24, r1
     ab2:	f7 cf       	rjmp	.-18     	; 0xaa2 <HLCD_WriteString+0x14>
     ab4:	df 91       	pop	r29
     ab6:	cf 91       	pop	r28
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	08 95       	ret

00000abe <HLCD_WriteInt>:
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
     ac2:	cd b7       	in	r28, 0x3d	; 61
     ac4:	de b7       	in	r29, 0x3e	; 62
     ac6:	2a 97       	sbiw	r28, 0x0a	; 10
     ac8:	0f b6       	in	r0, 0x3f	; 63
     aca:	f8 94       	cli
     acc:	de bf       	out	0x3e, r29	; 62
     ace:	0f be       	out	0x3f, r0	; 63
     ad0:	cd bf       	out	0x3d, r28	; 61
     ad2:	dc 01       	movw	r26, r24
     ad4:	cb 01       	movw	r24, r22
     ad6:	4a e0       	ldi	r20, 0x0A	; 10
     ad8:	be 01       	movw	r22, r28
     ada:	6f 5f       	subi	r22, 0xFF	; 255
     adc:	7f 4f       	sbci	r23, 0xFF	; 255
     ade:	0e 94 09 0a 	call	0x1412	; 0x1412 <__itoa_ncheck>
     ae2:	ce 01       	movw	r24, r28
     ae4:	01 96       	adiw	r24, 0x01	; 1
     ae6:	0e 94 47 05 	call	0xa8e	; 0xa8e <HLCD_WriteString>
     aea:	2a 96       	adiw	r28, 0x0a	; 10
     aec:	0f b6       	in	r0, 0x3f	; 63
     aee:	f8 94       	cli
     af0:	de bf       	out	0x3e, r29	; 62
     af2:	0f be       	out	0x3f, r0	; 63
     af4:	cd bf       	out	0x3d, r28	; 61
     af6:	df 91       	pop	r29
     af8:	cf 91       	pop	r28
     afa:	08 95       	ret

00000afc <HLCD_vidCreatCustomChar>:
 * 				  pu8custom  -> take pointer to array which having LCD Custom Character Generated data ### take only 8 characters
 * 				  u8Location -> determine location on CGRAM [0 ~ 8]
 * return		: void
 * */
void HLCD_vidCreatCustomChar(Uchar8_t* pu8custom, Uchar8_t u8Location)
{
     afc:	0f 93       	push	r16
     afe:	1f 93       	push	r17
     b00:	cf 93       	push	r28
	if (u8Location < 8)  // CGRAM only store 8 characters
     b02:	68 30       	cpi	r22, 0x08	; 8
     b04:	d0 f4       	brcc	.+52     	; 0xb3a <HLCD_vidCreatCustomChar+0x3e>
     b06:	8c 01       	movw	r16, r24
	{
		HLCD_vidWritecmd(LCD_SET_CGRAM_ADDR_CMD + (u8Location*8));
     b08:	86 2f       	mov	r24, r22
     b0a:	90 e0       	ldi	r25, 0x00	; 0
     b0c:	08 96       	adiw	r24, 0x08	; 8
     b0e:	88 0f       	add	r24, r24
     b10:	88 0f       	add	r24, r24
     b12:	88 0f       	add	r24, r24
     b14:	0e 94 09 04 	call	0x812	; 0x812 <HLCD_vidWritecmd>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b18:	89 ef       	ldi	r24, 0xF9	; 249
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	01 97       	sbiw	r24, 0x01	; 1
     b1e:	f1 f7       	brne	.-4      	; 0xb1c <HLCD_vidCreatCustomChar+0x20>
     b20:	00 c0       	rjmp	.+0      	; 0xb22 <HLCD_vidCreatCustomChar+0x26>
     b22:	00 00       	nop
		_delay_ms(1);
		for (Uchar8_t i = 0; i < 8 ; i++)
     b24:	c0 e0       	ldi	r28, 0x00	; 0
     b26:	07 c0       	rjmp	.+14     	; 0xb36 <HLCD_vidCreatCustomChar+0x3a>
		{
			HLCD_vidWriteChar(pu8custom[i]);
     b28:	f8 01       	movw	r30, r16
     b2a:	ec 0f       	add	r30, r28
     b2c:	f1 1d       	adc	r31, r1
     b2e:	80 81       	ld	r24, Z
     b30:	0e 94 bc 04 	call	0x978	; 0x978 <HLCD_vidWriteChar>
{
	if (u8Location < 8)  // CGRAM only store 8 characters
	{
		HLCD_vidWritecmd(LCD_SET_CGRAM_ADDR_CMD + (u8Location*8));
		_delay_ms(1);
		for (Uchar8_t i = 0; i < 8 ; i++)
     b34:	cf 5f       	subi	r28, 0xFF	; 255
     b36:	c8 30       	cpi	r28, 0x08	; 8
     b38:	b8 f3       	brcs	.-18     	; 0xb28 <HLCD_vidCreatCustomChar+0x2c>
		{
			HLCD_vidWriteChar(pu8custom[i]);
		}
	}
}
     b3a:	cf 91       	pop	r28
     b3c:	1f 91       	pop	r17
     b3e:	0f 91       	pop	r16
     b40:	08 95       	ret

00000b42 <TSENSOR_Init>:
*
* \return void
*/
void TSENSOR_Init(st_TempSensor_t* pst_a_sensor)
{
	DIO_s8SETPinDir(pst_a_sensor->Pin, INPUT);
     b42:	60 e0       	ldi	r22, 0x00	; 0
     b44:	fc 01       	movw	r30, r24
     b46:	80 81       	ld	r24, Z
     b48:	0e 94 22 07 	call	0xe44	; 0xe44 <DIO_s8SETPinDir>
     b4c:	08 95       	ret

00000b4e <TSENSOR_ReadValue>:
}


en_SensorError_t TSENSOR_ReadValue(st_TempSensor_t *pst_a_Sensor, float32_t *f32_a_Value)
{
     b4e:	0f 93       	push	r16
     b50:	1f 93       	push	r17
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
     b56:	00 d0       	rcall	.+0      	; 0xb58 <TSENSOR_ReadValue+0xa>
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
	Uint16_t u16_l_digialValue;
	
	if(pst_a_Sensor != NULL && f32_a_Value != NULL)
     b5c:	89 2b       	or	r24, r25
     b5e:	09 f4       	brne	.+2      	; 0xb62 <TSENSOR_ReadValue+0x14>
     b60:	49 c0       	rjmp	.+146    	; 0xbf4 <TSENSOR_ReadValue+0xa6>
     b62:	61 15       	cp	r22, r1
     b64:	71 05       	cpc	r23, r1
     b66:	09 f4       	brne	.+2      	; 0xb6a <TSENSOR_ReadValue+0x1c>
     b68:	47 c0       	rjmp	.+142    	; 0xbf8 <TSENSOR_ReadValue+0xaa>
     b6a:	8b 01       	movw	r16, r22
	{
		ADC_Conversion(&st_g_ADC_Config, &u16_l_digialValue, TEMP_SENSOR_CHANNEL);
     b6c:	40 e0       	ldi	r20, 0x00	; 0
     b6e:	be 01       	movw	r22, r28
     b70:	6f 5f       	subi	r22, 0xFF	; 255
     b72:	7f 4f       	sbci	r23, 0xFF	; 255
     b74:	8e e6       	ldi	r24, 0x6E	; 110
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	0e 94 fd 06 	call	0xdfa	; 0xdfa <ADC_Conversion>
		
		if(st_g_ADC_Config.referenceSource == AVCC_EXTERNAL_CAPACITOR)
     b7c:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <st_g_ADC_Config+0x2>
     b80:	81 30       	cpi	r24, 0x01	; 1
     b82:	69 f4       	brne	.+26     	; 0xb9e <TSENSOR_ReadValue+0x50>
		{
			f32_g_StepSize = 5.0/1024;
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	a0 ea       	ldi	r26, 0xA0	; 160
     b8a:	bb e3       	ldi	r27, 0x3B	; 59
     b8c:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <f32_g_StepSize>
     b90:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <f32_g_StepSize+0x1>
     b94:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <f32_g_StepSize+0x2>
     b98:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <f32_g_StepSize+0x3>
     b9c:	0e c0       	rjmp	.+28     	; 0xbba <TSENSOR_ReadValue+0x6c>
		}
		else if(st_g_ADC_Config.referenceSource == INTERNAL_VOLTAGE_EXTERNAL_CAPACITOR)
     b9e:	83 30       	cpi	r24, 0x03	; 3
     ba0:	61 f4       	brne	.+24     	; 0xbba <TSENSOR_ReadValue+0x6c>
		{
			f32_g_StepSize = 2.56/1024;
     ba2:	8a e0       	ldi	r24, 0x0A	; 10
     ba4:	97 ed       	ldi	r25, 0xD7	; 215
     ba6:	a3 e2       	ldi	r26, 0x23	; 35
     ba8:	bb e3       	ldi	r27, 0x3B	; 59
     baa:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <f32_g_StepSize>
     bae:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <f32_g_StepSize+0x1>
     bb2:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <f32_g_StepSize+0x2>
     bb6:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <f32_g_StepSize+0x3>
		}
		
		/* get value in degrees (V_Sensor = 10 mv/C  T)*/
		*f32_a_Value = u16_l_digialValue *100 * f32_g_StepSize;
     bba:	89 81       	ldd	r24, Y+1	; 0x01
     bbc:	9a 81       	ldd	r25, Y+2	; 0x02
     bbe:	24 e6       	ldi	r18, 0x64	; 100
     bc0:	28 9f       	mul	r18, r24
     bc2:	b0 01       	movw	r22, r0
     bc4:	29 9f       	mul	r18, r25
     bc6:	70 0d       	add	r23, r0
     bc8:	11 24       	eor	r1, r1
     bca:	80 e0       	ldi	r24, 0x00	; 0
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	0e 94 ba 08 	call	0x1174	; 0x1174 <__floatunsisf>
     bd2:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <f32_g_StepSize>
     bd6:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <f32_g_StepSize+0x1>
     bda:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <f32_g_StepSize+0x2>
     bde:	50 91 17 01 	lds	r21, 0x0117	; 0x800117 <f32_g_StepSize+0x3>
     be2:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <__mulsf3>
     be6:	f8 01       	movw	r30, r16
     be8:	60 83       	st	Z, r22
     bea:	71 83       	std	Z+1, r23	; 0x01
     bec:	82 83       	std	Z+2, r24	; 0x02
     bee:	93 83       	std	Z+3, r25	; 0x03
	else
	{
		return SENSOR_NOK;
	}
	
	return SENSOR_OK;
     bf0:	80 e0       	ldi	r24, 0x00	; 0
     bf2:	03 c0       	rjmp	.+6      	; 0xbfa <TSENSOR_ReadValue+0xac>
		/* get value in degrees (V_Sensor = 10 mv/C  T)*/
		*f32_a_Value = u16_l_digialValue *100 * f32_g_StepSize;
	}
	else
	{
		return SENSOR_NOK;
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	01 c0       	rjmp	.+2      	; 0xbfa <TSENSOR_ReadValue+0xac>
     bf8:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return SENSOR_OK;
}
     bfa:	0f 90       	pop	r0
     bfc:	0f 90       	pop	r0
     bfe:	df 91       	pop	r29
     c00:	cf 91       	pop	r28
     c02:	1f 91       	pop	r17
     c04:	0f 91       	pop	r16
     c06:	08 95       	ret

00000c08 <main>:
#define F_CPU 16000000UL

void main(void)
{

	APP_Init();
     c08:	0e 94 86 00 	call	0x10c	; 0x10c <APP_Init>
	
	while(1)
	{
		
		APP_Start();
     c0c:	0e 94 cd 00 	call	0x19a	; 0x19a <APP_Start>
     c10:	fd cf       	rjmp	.-6      	; 0xc0c <main+0x4>

00000c12 <ADC_Init>:
		ADC_INTERRUPT_DISABLE();
		ret = E_OK;
	}

	return ret;
}
     c12:	dc 01       	movw	r26, r24
     c14:	89 2b       	or	r24, r25
     c16:	09 f4       	brne	.+2      	; 0xc1a <ADC_Init+0x8>
     c18:	6a c0       	rjmp	.+212    	; 0xcee <ADC_Init+0xdc>
     c1a:	86 b1       	in	r24, 0x06	; 6
     c1c:	8f 77       	andi	r24, 0x7F	; 127
     c1e:	86 b9       	out	0x06, r24	; 6
     c20:	12 96       	adiw	r26, 0x02	; 2
     c22:	8c 91       	ld	r24, X
     c24:	12 97       	sbiw	r26, 0x02	; 2
     c26:	81 30       	cpi	r24, 0x01	; 1
     c28:	41 f0       	breq	.+16     	; 0xc3a <ADC_Init+0x28>
     c2a:	18 f0       	brcs	.+6      	; 0xc32 <ADC_Init+0x20>
     c2c:	83 30       	cpi	r24, 0x03	; 3
     c2e:	51 f0       	breq	.+20     	; 0xc44 <ADC_Init+0x32>
     c30:	0c c0       	rjmp	.+24     	; 0xc4a <ADC_Init+0x38>
     c32:	87 b1       	in	r24, 0x07	; 7
     c34:	8f 73       	andi	r24, 0x3F	; 63
     c36:	87 b9       	out	0x07, r24	; 7
     c38:	08 c0       	rjmp	.+16     	; 0xc4a <ADC_Init+0x38>
     c3a:	87 b1       	in	r24, 0x07	; 7
     c3c:	80 64       	ori	r24, 0x40	; 64
     c3e:	8f 77       	andi	r24, 0x7F	; 127
     c40:	87 b9       	out	0x07, r24	; 7
     c42:	03 c0       	rjmp	.+6      	; 0xc4a <ADC_Init+0x38>
     c44:	87 b1       	in	r24, 0x07	; 7
     c46:	80 6c       	ori	r24, 0xC0	; 192
     c48:	87 b9       	out	0x07, r24	; 7
     c4a:	14 96       	adiw	r26, 0x04	; 4
     c4c:	ec 91       	ld	r30, X
     c4e:	14 97       	sbiw	r26, 0x04	; 4
     c50:	4e 2f       	mov	r20, r30
     c52:	50 e0       	ldi	r21, 0x00	; 0
     c54:	47 30       	cpi	r20, 0x07	; 7
     c56:	51 05       	cpc	r21, r1
     c58:	40 f5       	brcc	.+80     	; 0xcaa <ADC_Init+0x98>
     c5a:	fa 01       	movw	r30, r20
     c5c:	e6 5d       	subi	r30, 0xD6	; 214
     c5e:	ff 4f       	sbci	r31, 0xFF	; 255
     c60:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__tablejump2__>
     c64:	86 b1       	in	r24, 0x06	; 6
     c66:	81 60       	ori	r24, 0x01	; 1
     c68:	89 7f       	andi	r24, 0xF9	; 249
     c6a:	86 b9       	out	0x06, r24	; 6
     c6c:	1e c0       	rjmp	.+60     	; 0xcaa <ADC_Init+0x98>
     c6e:	86 b1       	in	r24, 0x06	; 6
     c70:	8e 7f       	andi	r24, 0xFE	; 254
     c72:	82 60       	ori	r24, 0x02	; 2
     c74:	8b 7f       	andi	r24, 0xFB	; 251
     c76:	86 b9       	out	0x06, r24	; 6
     c78:	18 c0       	rjmp	.+48     	; 0xcaa <ADC_Init+0x98>
     c7a:	86 b1       	in	r24, 0x06	; 6
     c7c:	83 60       	ori	r24, 0x03	; 3
     c7e:	8b 7f       	andi	r24, 0xFB	; 251
     c80:	86 b9       	out	0x06, r24	; 6
     c82:	13 c0       	rjmp	.+38     	; 0xcaa <ADC_Init+0x98>
     c84:	86 b1       	in	r24, 0x06	; 6
     c86:	8c 7f       	andi	r24, 0xFC	; 252
     c88:	84 60       	ori	r24, 0x04	; 4
     c8a:	86 b9       	out	0x06, r24	; 6
     c8c:	0e c0       	rjmp	.+28     	; 0xcaa <ADC_Init+0x98>
     c8e:	86 b1       	in	r24, 0x06	; 6
     c90:	81 60       	ori	r24, 0x01	; 1
     c92:	8d 7f       	andi	r24, 0xFD	; 253
     c94:	84 60       	ori	r24, 0x04	; 4
     c96:	86 b9       	out	0x06, r24	; 6
     c98:	08 c0       	rjmp	.+16     	; 0xcaa <ADC_Init+0x98>
     c9a:	86 b1       	in	r24, 0x06	; 6
     c9c:	8e 7f       	andi	r24, 0xFE	; 254
     c9e:	86 60       	ori	r24, 0x06	; 6
     ca0:	86 b9       	out	0x06, r24	; 6
     ca2:	03 c0       	rjmp	.+6      	; 0xcaa <ADC_Init+0x98>
     ca4:	86 b1       	in	r24, 0x06	; 6
     ca6:	87 60       	ori	r24, 0x07	; 7
     ca8:	86 b9       	out	0x06, r24	; 6
     caa:	13 96       	adiw	r26, 0x03	; 3
     cac:	8c 91       	ld	r24, X
     cae:	13 97       	sbiw	r26, 0x03	; 3
     cb0:	88 23       	and	r24, r24
     cb2:	19 f0       	breq	.+6      	; 0xcba <ADC_Init+0xa8>
     cb4:	81 30       	cpi	r24, 0x01	; 1
     cb6:	29 f0       	breq	.+10     	; 0xcc2 <ADC_Init+0xb0>
     cb8:	07 c0       	rjmp	.+14     	; 0xcc8 <ADC_Init+0xb6>
     cba:	87 b1       	in	r24, 0x07	; 7
     cbc:	8f 7d       	andi	r24, 0xDF	; 223
     cbe:	87 b9       	out	0x07, r24	; 7
     cc0:	03 c0       	rjmp	.+6      	; 0xcc8 <ADC_Init+0xb6>
     cc2:	87 b1       	in	r24, 0x07	; 7
     cc4:	80 62       	ori	r24, 0x20	; 32
     cc6:	87 b9       	out	0x07, r24	; 7
     cc8:	15 96       	adiw	r26, 0x05	; 5
     cca:	8c 91       	ld	r24, X
     ccc:	88 23       	and	r24, r24
     cce:	19 f0       	breq	.+6      	; 0xcd6 <ADC_Init+0xc4>
     cd0:	81 30       	cpi	r24, 0x01	; 1
     cd2:	29 f0       	breq	.+10     	; 0xcde <ADC_Init+0xcc>
     cd4:	07 c0       	rjmp	.+14     	; 0xce4 <ADC_Init+0xd2>
     cd6:	86 b1       	in	r24, 0x06	; 6
     cd8:	88 60       	ori	r24, 0x08	; 8
     cda:	86 b9       	out	0x06, r24	; 6
     cdc:	03 c0       	rjmp	.+6      	; 0xce4 <ADC_Init+0xd2>
     cde:	86 b1       	in	r24, 0x06	; 6
     ce0:	87 7f       	andi	r24, 0xF7	; 247
     ce2:	86 b9       	out	0x06, r24	; 6
     ce4:	86 b1       	in	r24, 0x06	; 6
     ce6:	80 68       	ori	r24, 0x80	; 128
     ce8:	86 b9       	out	0x06, r24	; 6
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	08 95       	ret
     cee:	80 e0       	ldi	r24, 0x00	; 0
     cf0:	08 95       	ret

00000cf2 <ADC_SetChannel>:
Std_ReturnType ADC_SetChannel(const ST_ADC_CFG_t *_adc , EN_ADC_CHANNEL_SELECTION_t _channel)
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
     cf2:	89 2b       	or	r24, r25
     cf4:	f1 f1       	breq	.+124    	; 0xd72 <ADC_SetChannel+0x80>
	{
		ret = E_NOT_OK;
	}
	else
	{
		switch(_channel)
     cf6:	86 2f       	mov	r24, r22
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	88 30       	cpi	r24, 0x08	; 8
     cfc:	91 05       	cpc	r25, r1
     cfe:	d8 f5       	brcc	.+118    	; 0xd76 <ADC_SetChannel+0x84>
     d00:	fc 01       	movw	r30, r24
     d02:	ef 5c       	subi	r30, 0xCF	; 207
     d04:	ff 4f       	sbci	r31, 0xFF	; 255
     d06:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__tablejump2__>
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
     d0a:	87 b1       	in	r24, 0x07	; 7
     d0c:	80 7f       	andi	r24, 0xF0	; 240
     d0e:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d10:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
     d12:	08 95       	ret
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
     d14:	87 b1       	in	r24, 0x07	; 7
     d16:	81 60       	ori	r24, 0x01	; 1
     d18:	81 7f       	andi	r24, 0xF1	; 241
     d1a:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d1c:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
     d1e:	08 95       	ret
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
     d20:	87 b1       	in	r24, 0x07	; 7
     d22:	8e 7f       	andi	r24, 0xFE	; 254
     d24:	82 60       	ori	r24, 0x02	; 2
     d26:	83 7f       	andi	r24, 0xF3	; 243
     d28:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d2a:	81 e0       	ldi	r24, 0x01	; 1
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
     d2c:	08 95       	ret
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
     d2e:	87 b1       	in	r24, 0x07	; 7
     d30:	83 60       	ori	r24, 0x03	; 3
     d32:	83 7f       	andi	r24, 0xF3	; 243
     d34:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d36:	81 e0       	ldi	r24, 0x01	; 1
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
     d38:	08 95       	ret
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
     d3a:	87 b1       	in	r24, 0x07	; 7
     d3c:	8c 7f       	andi	r24, 0xFC	; 252
     d3e:	84 60       	ori	r24, 0x04	; 4
     d40:	87 7f       	andi	r24, 0xF7	; 247
     d42:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d44:	81 e0       	ldi	r24, 0x01	; 1
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
     d46:	08 95       	ret
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
     d48:	87 b1       	in	r24, 0x07	; 7
     d4a:	81 60       	ori	r24, 0x01	; 1
     d4c:	8d 7f       	andi	r24, 0xFD	; 253
     d4e:	84 60       	ori	r24, 0x04	; 4
     d50:	87 7f       	andi	r24, 0xF7	; 247
     d52:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d54:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
     d56:	08 95       	ret
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
     d58:	87 b1       	in	r24, 0x07	; 7
     d5a:	8e 7f       	andi	r24, 0xFE	; 254
     d5c:	86 60       	ori	r24, 0x06	; 6
     d5e:	87 7f       	andi	r24, 0xF7	; 247
     d60:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d62:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
     d64:	08 95       	ret
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
     d66:	87 b1       	in	r24, 0x07	; 7
     d68:	87 60       	ori	r24, 0x07	; 7
     d6a:	87 7f       	andi	r24, 0xF7	; 247
     d6c:	87 b9       	out	0x07, r24	; 7
		}
		ret = E_OK;
     d6e:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
     d70:	08 95       	ret
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
	{
		ret = E_NOT_OK;
     d72:	80 e0       	ldi	r24, 0x00	; 0
     d74:	08 95       	ret
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     d76:	81 e0       	ldi	r24, 0x01	; 1
	}

	return ret;
}
     d78:	08 95       	ret

00000d7a <ADC_StartConversion>:
Std_ReturnType ADC_StartConversion(const ST_ADC_CFG_t *_adc)
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
     d7a:	89 2b       	or	r24, r25
     d7c:	29 f0       	breq	.+10     	; 0xd88 <ADC_StartConversion+0xe>
		ret = E_NOT_OK;
	}
	else
	{

		ADC_START_CONVERSION();
     d7e:	86 b1       	in	r24, 0x06	; 6
     d80:	80 64       	ori	r24, 0x40	; 64
     d82:	86 b9       	out	0x06, r24	; 6
		ret = E_OK;
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	08 95       	ret
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
	{
		ret = E_NOT_OK;
     d88:	80 e0       	ldi	r24, 0x00	; 0
		ADC_START_CONVERSION();
		ret = E_OK;
	}

	return ret;
}
     d8a:	08 95       	ret

00000d8c <ADC_GetConversionResult>:
Std_ReturnType ADC_GetConversionResult(const ST_ADC_CFG_t *_adc , Uint16_t *_ConversionResult)
{
     d8c:	fc 01       	movw	r30, r24
	Std_ReturnType ret = E_NOT_OK;
	volatile Uint16_t temp;

	if(NULL == _adc || NULL == _ConversionResult)
     d8e:	89 2b       	or	r24, r25
     d90:	71 f1       	breq	.+92     	; 0xdee <ADC_GetConversionResult+0x62>
     d92:	61 15       	cp	r22, r1
     d94:	71 05       	cpc	r23, r1
     d96:	69 f1       	breq	.+90     	; 0xdf2 <ADC_GetConversionResult+0x66>
		ret = E_NOT_OK;
	}
	else
	{
		
		while(GET_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT) == 0)
     d98:	96 b1       	in	r25, 0x06	; 6
     d9a:	94 ff       	sbrs	r25, 4
     d9c:	fd cf       	rjmp	.-6      	; 0xd98 <ADC_GetConversionResult+0xc>
			//temp = ADCL_REG + (ADCH_REG << 8);
			//if (temp)
			 //*_ConversionResult = temp;
		}

		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);
     d9e:	9f 7e       	andi	r25, 0xEF	; 239
     da0:	96 b9       	out	0x06, r25	; 6

		switch(_adc->resultAdjust)
     da2:	83 81       	ldd	r24, Z+3	; 0x03
     da4:	88 23       	and	r24, r24
     da6:	19 f0       	breq	.+6      	; 0xdae <ADC_GetConversionResult+0x22>
     da8:	81 30       	cpi	r24, 0x01	; 1
     daa:	69 f0       	breq	.+26     	; 0xdc6 <ADC_GetConversionResult+0x3a>
     dac:	24 c0       	rjmp	.+72     	; 0xdf6 <ADC_GetConversionResult+0x6a>
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
     dae:	24 b1       	in	r18, 0x04	; 4
     db0:	85 b1       	in	r24, 0x05	; 5
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	98 2f       	mov	r25, r24
     db6:	88 27       	eor	r24, r24
     db8:	82 0f       	add	r24, r18
     dba:	91 1d       	adc	r25, r1
     dbc:	fb 01       	movw	r30, r22
     dbe:	91 83       	std	Z+1, r25	; 0x01
     dc0:	80 83       	st	Z, r24
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
		}


		ret = E_OK;
     dc2:	81 e0       	ldi	r24, 0x01	; 1

		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);

		switch(_adc->resultAdjust)
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
     dc4:	08 95       	ret
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
     dc6:	24 b1       	in	r18, 0x04	; 4
     dc8:	85 b1       	in	r24, 0x05	; 5
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	98 2f       	mov	r25, r24
     dce:	88 27       	eor	r24, r24
     dd0:	82 0f       	add	r24, r18
     dd2:	91 1d       	adc	r25, r1
     dd4:	08 2e       	mov	r0, r24
     dd6:	89 2f       	mov	r24, r25
     dd8:	00 0c       	add	r0, r0
     dda:	88 1f       	adc	r24, r24
     ddc:	99 0b       	sbc	r25, r25
     dde:	00 0c       	add	r0, r0
     de0:	88 1f       	adc	r24, r24
     de2:	99 1f       	adc	r25, r25
     de4:	fb 01       	movw	r30, r22
     de6:	91 83       	std	Z+1, r25	; 0x01
     de8:	80 83       	st	Z, r24
		}


		ret = E_OK;
     dea:	81 e0       	ldi	r24, 0x01	; 1
		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);

		switch(_adc->resultAdjust)
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
     dec:	08 95       	ret
	Std_ReturnType ret = E_NOT_OK;
	volatile Uint16_t temp;

	if(NULL == _adc || NULL == _ConversionResult)
	{
		ret = E_NOT_OK;
     dee:	80 e0       	ldi	r24, 0x00	; 0
     df0:	08 95       	ret
     df2:	80 e0       	ldi	r24, 0x00	; 0
     df4:	08 95       	ret
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
		}


		ret = E_OK;
     df6:	81 e0       	ldi	r24, 0x01	; 1
	}

	return ret;
}
     df8:	08 95       	ret

00000dfa <ADC_Conversion>:
Std_ReturnType ADC_Conversion(const ST_ADC_CFG_t *_adc , Uint16_t *_ConversionResult , EN_ADC_CHANNEL_SELECTION_t _channel)
{
     dfa:	ff 92       	push	r15
     dfc:	0f 93       	push	r16
     dfe:	1f 93       	push	r17
     e00:	cf 93       	push	r28
     e02:	df 93       	push	r29
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc || NULL == _ConversionResult)
     e04:	00 97       	sbiw	r24, 0x00	; 0
     e06:	a9 f0       	breq	.+42     	; 0xe32 <ADC_Conversion+0x38>
     e08:	61 15       	cp	r22, r1
     e0a:	71 05       	cpc	r23, r1
     e0c:	a1 f0       	breq	.+40     	; 0xe36 <ADC_Conversion+0x3c>
     e0e:	f4 2e       	mov	r15, r20
     e10:	8b 01       	movw	r16, r22
     e12:	ec 01       	movw	r28, r24
		ret = E_NOT_OK;
	}
	else
	{

		ADC_Init(_adc);
     e14:	0e 94 09 06 	call	0xc12	; 0xc12 <ADC_Init>
		ADC_SetChannel(_adc,_channel);
     e18:	6f 2d       	mov	r22, r15
     e1a:	ce 01       	movw	r24, r28
     e1c:	0e 94 79 06 	call	0xcf2	; 0xcf2 <ADC_SetChannel>
		ADC_StartConversion(_adc);
     e20:	ce 01       	movw	r24, r28
     e22:	0e 94 bd 06 	call	0xd7a	; 0xd7a <ADC_StartConversion>
		ADC_GetConversionResult(_adc,_ConversionResult);
     e26:	b8 01       	movw	r22, r16
     e28:	ce 01       	movw	r24, r28
     e2a:	0e 94 c6 06 	call	0xd8c	; 0xd8c <ADC_GetConversionResult>

		ret = E_OK;
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	03 c0       	rjmp	.+6      	; 0xe38 <ADC_Conversion+0x3e>
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc || NULL == _ConversionResult)
	{
		ret = E_NOT_OK;
     e32:	80 e0       	ldi	r24, 0x00	; 0
     e34:	01 c0       	rjmp	.+2      	; 0xe38 <ADC_Conversion+0x3e>
     e36:	80 e0       	ldi	r24, 0x00	; 0

		ret = E_OK;
	}

	return ret;
}
     e38:	df 91       	pop	r29
     e3a:	cf 91       	pop	r28
     e3c:	1f 91       	pop	r17
     e3e:	0f 91       	pop	r16
     e40:	ff 90       	pop	r15
     e42:	08 95       	ret

00000e44 <DIO_s8SETPinDir>:
	{
		errStatus = E_NOK;
	}
	return errStatus;

}
     e44:	80 32       	cpi	r24, 0x20	; 32
     e46:	c0 f5       	brcc	.+112    	; 0xeb8 <DIO_s8SETPinDir+0x74>
     e48:	62 30       	cpi	r22, 0x02	; 2
     e4a:	c0 f5       	brcc	.+112    	; 0xebc <DIO_s8SETPinDir+0x78>
     e4c:	e8 2f       	mov	r30, r24
     e4e:	e6 95       	lsr	r30
     e50:	e6 95       	lsr	r30
     e52:	e6 95       	lsr	r30
     e54:	87 70       	andi	r24, 0x07	; 7
     e56:	61 11       	cpse	r22, r1
     e58:	17 c0       	rjmp	.+46     	; 0xe88 <DIO_s8SETPinDir+0x44>
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	ee 0f       	add	r30, r30
     e5e:	ff 1f       	adc	r31, r31
     e60:	e4 58       	subi	r30, 0x84	; 132
     e62:	ff 4f       	sbci	r31, 0xFF	; 255
     e64:	01 90       	ld	r0, Z+
     e66:	f0 81       	ld	r31, Z
     e68:	e0 2d       	mov	r30, r0
     e6a:	40 81       	ld	r20, Z
     e6c:	21 e0       	ldi	r18, 0x01	; 1
     e6e:	30 e0       	ldi	r19, 0x00	; 0
     e70:	b9 01       	movw	r22, r18
     e72:	02 c0       	rjmp	.+4      	; 0xe78 <DIO_s8SETPinDir+0x34>
     e74:	66 0f       	add	r22, r22
     e76:	77 1f       	adc	r23, r23
     e78:	8a 95       	dec	r24
     e7a:	e2 f7       	brpl	.-8      	; 0xe74 <DIO_s8SETPinDir+0x30>
     e7c:	cb 01       	movw	r24, r22
     e7e:	80 95       	com	r24
     e80:	84 23       	and	r24, r20
     e82:	80 83       	st	Z, r24
     e84:	80 e0       	ldi	r24, 0x00	; 0
     e86:	08 95       	ret
     e88:	61 30       	cpi	r22, 0x01	; 1
     e8a:	d1 f4       	brne	.+52     	; 0xec0 <DIO_s8SETPinDir+0x7c>
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	ee 0f       	add	r30, r30
     e90:	ff 1f       	adc	r31, r31
     e92:	e4 58       	subi	r30, 0x84	; 132
     e94:	ff 4f       	sbci	r31, 0xFF	; 255
     e96:	01 90       	ld	r0, Z+
     e98:	f0 81       	ld	r31, Z
     e9a:	e0 2d       	mov	r30, r0
     e9c:	40 81       	ld	r20, Z
     e9e:	21 e0       	ldi	r18, 0x01	; 1
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	b9 01       	movw	r22, r18
     ea4:	02 c0       	rjmp	.+4      	; 0xeaa <DIO_s8SETPinDir+0x66>
     ea6:	66 0f       	add	r22, r22
     ea8:	77 1f       	adc	r23, r23
     eaa:	8a 95       	dec	r24
     eac:	e2 f7       	brpl	.-8      	; 0xea6 <DIO_s8SETPinDir+0x62>
     eae:	cb 01       	movw	r24, r22
     eb0:	84 2b       	or	r24, r20
     eb2:	80 83       	st	Z, r24
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	08 95       	ret
     eb8:	8f ef       	ldi	r24, 0xFF	; 255
     eba:	08 95       	ret
     ebc:	8f ef       	ldi	r24, 0xFF	; 255
     ebe:	08 95       	ret
     ec0:	80 e0       	ldi	r24, 0x00	; 0
     ec2:	08 95       	ret

00000ec4 <DIO_s8SETPinVal>:
     ec4:	80 32       	cpi	r24, 0x20	; 32
     ec6:	c0 f5       	brcc	.+112    	; 0xf38 <DIO_s8SETPinVal+0x74>
     ec8:	62 30       	cpi	r22, 0x02	; 2
     eca:	c0 f5       	brcc	.+112    	; 0xf3c <DIO_s8SETPinVal+0x78>
     ecc:	e8 2f       	mov	r30, r24
     ece:	e6 95       	lsr	r30
     ed0:	e6 95       	lsr	r30
     ed2:	e6 95       	lsr	r30
     ed4:	87 70       	andi	r24, 0x07	; 7
     ed6:	61 11       	cpse	r22, r1
     ed8:	17 c0       	rjmp	.+46     	; 0xf08 <DIO_s8SETPinVal+0x44>
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	ee 0f       	add	r30, r30
     ede:	ff 1f       	adc	r31, r31
     ee0:	ec 57       	subi	r30, 0x7C	; 124
     ee2:	ff 4f       	sbci	r31, 0xFF	; 255
     ee4:	01 90       	ld	r0, Z+
     ee6:	f0 81       	ld	r31, Z
     ee8:	e0 2d       	mov	r30, r0
     eea:	40 81       	ld	r20, Z
     eec:	21 e0       	ldi	r18, 0x01	; 1
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	b9 01       	movw	r22, r18
     ef2:	02 c0       	rjmp	.+4      	; 0xef8 <DIO_s8SETPinVal+0x34>
     ef4:	66 0f       	add	r22, r22
     ef6:	77 1f       	adc	r23, r23
     ef8:	8a 95       	dec	r24
     efa:	e2 f7       	brpl	.-8      	; 0xef4 <DIO_s8SETPinVal+0x30>
     efc:	cb 01       	movw	r24, r22
     efe:	80 95       	com	r24
     f00:	84 23       	and	r24, r20
     f02:	80 83       	st	Z, r24
     f04:	80 e0       	ldi	r24, 0x00	; 0
     f06:	08 95       	ret
     f08:	61 30       	cpi	r22, 0x01	; 1
     f0a:	d1 f4       	brne	.+52     	; 0xf40 <DIO_s8SETPinVal+0x7c>
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	ee 0f       	add	r30, r30
     f10:	ff 1f       	adc	r31, r31
     f12:	ec 57       	subi	r30, 0x7C	; 124
     f14:	ff 4f       	sbci	r31, 0xFF	; 255
     f16:	01 90       	ld	r0, Z+
     f18:	f0 81       	ld	r31, Z
     f1a:	e0 2d       	mov	r30, r0
     f1c:	40 81       	ld	r20, Z
     f1e:	21 e0       	ldi	r18, 0x01	; 1
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	b9 01       	movw	r22, r18
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <DIO_s8SETPinVal+0x66>
     f26:	66 0f       	add	r22, r22
     f28:	77 1f       	adc	r23, r23
     f2a:	8a 95       	dec	r24
     f2c:	e2 f7       	brpl	.-8      	; 0xf26 <DIO_s8SETPinVal+0x62>
     f2e:	cb 01       	movw	r24, r22
     f30:	84 2b       	or	r24, r20
     f32:	80 83       	st	Z, r24
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	08 95       	ret
     f38:	8f ef       	ldi	r24, 0xFF	; 255
     f3a:	08 95       	ret
     f3c:	8f ef       	ldi	r24, 0xFF	; 255
     f3e:	08 95       	ret
     f40:	80 e0       	ldi	r24, 0x00	; 0
     f42:	08 95       	ret

00000f44 <DIO_s8GETPinVal>:
Uchar8_t DIO_s8GETPinVal (enu_pin enPinCopy, Uchar8_t* pu8Val)
{
	Uchar8_t errStatus = E_OK;
	Uchar8_t portID;
	Uchar8_t pinID;
	if (enPinCopy < PIN_INVALID)
     f44:	80 32       	cpi	r24, 0x20	; 32
     f46:	d8 f4       	brcc	.+54     	; 0xf7e <DIO_s8GETPinVal+0x3a>
	{
		portID = enPinCopy/8;
     f48:	e8 2f       	mov	r30, r24
     f4a:	e6 95       	lsr	r30
     f4c:	e6 95       	lsr	r30
     f4e:	e6 95       	lsr	r30
		pinID  = enPinCopy%8;
     f50:	87 70       	andi	r24, 0x07	; 7

		*pu8Val = GET_BIT(*pinReg[portID], pinID);
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	ee 0f       	add	r30, r30
     f56:	ff 1f       	adc	r31, r31
     f58:	ec 58       	subi	r30, 0x8C	; 140
     f5a:	ff 4f       	sbci	r31, 0xFF	; 255
     f5c:	01 90       	ld	r0, Z+
     f5e:	f0 81       	ld	r31, Z
     f60:	e0 2d       	mov	r30, r0
     f62:	20 81       	ld	r18, Z
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	a9 01       	movw	r20, r18
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <DIO_s8GETPinVal+0x2a>
     f6a:	55 95       	asr	r21
     f6c:	47 95       	ror	r20
     f6e:	8a 95       	dec	r24
     f70:	e2 f7       	brpl	.-8      	; 0xf6a <DIO_s8GETPinVal+0x26>
     f72:	ca 01       	movw	r24, r20
     f74:	81 70       	andi	r24, 0x01	; 1
     f76:	fb 01       	movw	r30, r22
     f78:	80 83       	st	Z, r24

}

Uchar8_t DIO_s8GETPinVal (enu_pin enPinCopy, Uchar8_t* pu8Val)
{
	Uchar8_t errStatus = E_OK;
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	08 95       	ret
		*pu8Val = GET_BIT(*pinReg[portID], pinID);

	}
	else
	{
		errStatus = E_NOK;
     f7e:	8f ef       	ldi	r24, 0xFF	; 255
	}
	return errStatus;
     f80:	08 95       	ret

00000f82 <TIM0_voidInit>:
}


void TIM0_EnableInterrupt(void)
{
	SET_BIT(TIMSK, TIMSK_TOIE0);
     f82:	81 30       	cpi	r24, 0x01	; 1
     f84:	61 f0       	breq	.+24     	; 0xf9e <TIM0_voidInit+0x1c>
     f86:	28 f0       	brcs	.+10     	; 0xf92 <TIM0_voidInit+0x10>
     f88:	82 30       	cpi	r24, 0x02	; 2
     f8a:	29 f0       	breq	.+10     	; 0xf96 <TIM0_voidInit+0x14>
     f8c:	83 30       	cpi	r24, 0x03	; 3
     f8e:	29 f0       	breq	.+10     	; 0xf9a <TIM0_voidInit+0x18>
     f90:	0f c0       	rjmp	.+30     	; 0xfb0 <TIM0_voidInit+0x2e>
     f92:	20 e0       	ldi	r18, 0x00	; 0
     f94:	05 c0       	rjmp	.+10     	; 0xfa0 <TIM0_voidInit+0x1e>
     f96:	28 e0       	ldi	r18, 0x08	; 8
     f98:	03 c0       	rjmp	.+6      	; 0xfa0 <TIM0_voidInit+0x1e>
     f9a:	28 e4       	ldi	r18, 0x48	; 72
     f9c:	01 c0       	rjmp	.+2      	; 0xfa0 <TIM0_voidInit+0x1e>
     f9e:	20 e4       	ldi	r18, 0x40	; 64
     fa0:	93 b7       	in	r25, 0x33	; 51
     fa2:	97 7b       	andi	r25, 0xB7	; 183
     fa4:	93 bf       	out	0x33, r25	; 51
     fa6:	83 b7       	in	r24, 0x33	; 51
     fa8:	82 2b       	or	r24, r18
     faa:	83 bf       	out	0x33, r24	; 51
     fac:	80 e0       	ldi	r24, 0x00	; 0
     fae:	08 95       	ret
     fb0:	81 e0       	ldi	r24, 0x01	; 1
     fb2:	08 95       	ret

00000fb4 <TIM0_Start>:
     fb4:	9f ef       	ldi	r25, 0xFF	; 255
     fb6:	98 0f       	add	r25, r24
     fb8:	97 30       	cpi	r25, 0x07	; 7
     fba:	40 f4       	brcc	.+16     	; 0xfcc <TIM0_Start+0x18>
     fbc:	93 b7       	in	r25, 0x33	; 51
     fbe:	98 7f       	andi	r25, 0xF8	; 248
     fc0:	93 bf       	out	0x33, r25	; 51
     fc2:	93 b7       	in	r25, 0x33	; 51
     fc4:	89 2b       	or	r24, r25
     fc6:	83 bf       	out	0x33, r24	; 51
     fc8:	80 e0       	ldi	r24, 0x00	; 0
     fca:	08 95       	ret
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	08 95       	ret

00000fd0 <TIM0_Stop>:
     fd0:	83 b7       	in	r24, 0x33	; 51
     fd2:	88 7f       	andi	r24, 0xF8	; 248
     fd4:	83 bf       	out	0x33, r24	; 51
     fd6:	12 be       	out	0x32, r1	; 50
     fd8:	88 b7       	in	r24, 0x38	; 56
     fda:	8e 7f       	andi	r24, 0xFE	; 254
     fdc:	88 bf       	out	0x38, r24	; 56
     fde:	08 95       	ret

00000fe0 <TIM0_SetValue>:
     fe0:	82 bf       	out	0x32, r24	; 50
     fe2:	08 95       	ret

00000fe4 <TIM0_GetOVF>:
     fe4:	fc 01       	movw	r30, r24
     fe6:	89 2b       	or	r24, r25
     fe8:	29 f0       	breq	.+10     	; 0xff4 <TIM0_GetOVF+0x10>
     fea:	98 b7       	in	r25, 0x38	; 56
     fec:	91 70       	andi	r25, 0x01	; 1
     fee:	90 83       	st	Z, r25
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	08 95       	ret
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	08 95       	ret

00000ff8 <TIM0_ClearOVF>:
     ff8:	88 b7       	in	r24, 0x38	; 56
     ffa:	81 60       	ori	r24, 0x01	; 1
     ffc:	88 bf       	out	0x38, r24	; 56
     ffe:	08 95       	ret

00001000 <TIM0_GetState>:
    1000:	00 97       	sbiw	r24, 0x00	; 0
    1002:	61 f0       	breq	.+24     	; 0x101c <TIM0_GetState+0x1c>
    1004:	03 b6       	in	r0, 0x33	; 51
    1006:	00 fe       	sbrs	r0, 0
    1008:	05 c0       	rjmp	.+10     	; 0x1014 <TIM0_GetState+0x14>
    100a:	21 e0       	ldi	r18, 0x01	; 1
    100c:	fc 01       	movw	r30, r24
    100e:	20 83       	st	Z, r18
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	08 95       	ret
    1014:	fc 01       	movw	r30, r24
    1016:	10 82       	st	Z, r1
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	08 95       	ret
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	08 95       	ret

00001020 <TIM0_DisableInterrupt>:
}

void TIM0_DisableInterrupt(void)
{
	CLEAR_BIT(TIMSK, TIMSK_TOIE0);
    1020:	89 b7       	in	r24, 0x39	; 57
    1022:	8e 7f       	andi	r24, 0xFE	; 254
    1024:	89 bf       	out	0x39, r24	; 57
    1026:	08 95       	ret

00001028 <__cmpsf2>:
    1028:	0e 94 f7 08 	call	0x11ee	; 0x11ee <__fp_cmp>
    102c:	08 f4       	brcc	.+2      	; 0x1030 <__cmpsf2+0x8>
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	08 95       	ret

00001032 <__divsf3>:
    1032:	0e 94 2d 08 	call	0x105a	; 0x105a <__divsf3x>
    1036:	0c 94 32 09 	jmp	0x1264	; 0x1264 <__fp_round>
    103a:	0e 94 2b 09 	call	0x1256	; 0x1256 <__fp_pscB>
    103e:	58 f0       	brcs	.+22     	; 0x1056 <__divsf3+0x24>
    1040:	0e 94 24 09 	call	0x1248	; 0x1248 <__fp_pscA>
    1044:	40 f0       	brcs	.+16     	; 0x1056 <__divsf3+0x24>
    1046:	29 f4       	brne	.+10     	; 0x1052 <__divsf3+0x20>
    1048:	5f 3f       	cpi	r21, 0xFF	; 255
    104a:	29 f0       	breq	.+10     	; 0x1056 <__divsf3+0x24>
    104c:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_inf>
    1050:	51 11       	cpse	r21, r1
    1052:	0c 94 66 09 	jmp	0x12cc	; 0x12cc <__fp_szero>
    1056:	0c 94 21 09 	jmp	0x1242	; 0x1242 <__fp_nan>

0000105a <__divsf3x>:
    105a:	0e 94 43 09 	call	0x1286	; 0x1286 <__fp_split3>
    105e:	68 f3       	brcs	.-38     	; 0x103a <__divsf3+0x8>

00001060 <__divsf3_pse>:
    1060:	99 23       	and	r25, r25
    1062:	b1 f3       	breq	.-20     	; 0x1050 <__divsf3+0x1e>
    1064:	55 23       	and	r21, r21
    1066:	91 f3       	breq	.-28     	; 0x104c <__divsf3+0x1a>
    1068:	95 1b       	sub	r25, r21
    106a:	55 0b       	sbc	r21, r21
    106c:	bb 27       	eor	r27, r27
    106e:	aa 27       	eor	r26, r26
    1070:	62 17       	cp	r22, r18
    1072:	73 07       	cpc	r23, r19
    1074:	84 07       	cpc	r24, r20
    1076:	38 f0       	brcs	.+14     	; 0x1086 <__divsf3_pse+0x26>
    1078:	9f 5f       	subi	r25, 0xFF	; 255
    107a:	5f 4f       	sbci	r21, 0xFF	; 255
    107c:	22 0f       	add	r18, r18
    107e:	33 1f       	adc	r19, r19
    1080:	44 1f       	adc	r20, r20
    1082:	aa 1f       	adc	r26, r26
    1084:	a9 f3       	breq	.-22     	; 0x1070 <__divsf3_pse+0x10>
    1086:	35 d0       	rcall	.+106    	; 0x10f2 <__divsf3_pse+0x92>
    1088:	0e 2e       	mov	r0, r30
    108a:	3a f0       	brmi	.+14     	; 0x109a <__divsf3_pse+0x3a>
    108c:	e0 e8       	ldi	r30, 0x80	; 128
    108e:	32 d0       	rcall	.+100    	; 0x10f4 <__divsf3_pse+0x94>
    1090:	91 50       	subi	r25, 0x01	; 1
    1092:	50 40       	sbci	r21, 0x00	; 0
    1094:	e6 95       	lsr	r30
    1096:	00 1c       	adc	r0, r0
    1098:	ca f7       	brpl	.-14     	; 0x108c <__divsf3_pse+0x2c>
    109a:	2b d0       	rcall	.+86     	; 0x10f2 <__divsf3_pse+0x92>
    109c:	fe 2f       	mov	r31, r30
    109e:	29 d0       	rcall	.+82     	; 0x10f2 <__divsf3_pse+0x92>
    10a0:	66 0f       	add	r22, r22
    10a2:	77 1f       	adc	r23, r23
    10a4:	88 1f       	adc	r24, r24
    10a6:	bb 1f       	adc	r27, r27
    10a8:	26 17       	cp	r18, r22
    10aa:	37 07       	cpc	r19, r23
    10ac:	48 07       	cpc	r20, r24
    10ae:	ab 07       	cpc	r26, r27
    10b0:	b0 e8       	ldi	r27, 0x80	; 128
    10b2:	09 f0       	breq	.+2      	; 0x10b6 <__divsf3_pse+0x56>
    10b4:	bb 0b       	sbc	r27, r27
    10b6:	80 2d       	mov	r24, r0
    10b8:	bf 01       	movw	r22, r30
    10ba:	ff 27       	eor	r31, r31
    10bc:	93 58       	subi	r25, 0x83	; 131
    10be:	5f 4f       	sbci	r21, 0xFF	; 255
    10c0:	3a f0       	brmi	.+14     	; 0x10d0 <__divsf3_pse+0x70>
    10c2:	9e 3f       	cpi	r25, 0xFE	; 254
    10c4:	51 05       	cpc	r21, r1
    10c6:	78 f0       	brcs	.+30     	; 0x10e6 <__divsf3_pse+0x86>
    10c8:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_inf>
    10cc:	0c 94 66 09 	jmp	0x12cc	; 0x12cc <__fp_szero>
    10d0:	5f 3f       	cpi	r21, 0xFF	; 255
    10d2:	e4 f3       	brlt	.-8      	; 0x10cc <__divsf3_pse+0x6c>
    10d4:	98 3e       	cpi	r25, 0xE8	; 232
    10d6:	d4 f3       	brlt	.-12     	; 0x10cc <__divsf3_pse+0x6c>
    10d8:	86 95       	lsr	r24
    10da:	77 95       	ror	r23
    10dc:	67 95       	ror	r22
    10de:	b7 95       	ror	r27
    10e0:	f7 95       	ror	r31
    10e2:	9f 5f       	subi	r25, 0xFF	; 255
    10e4:	c9 f7       	brne	.-14     	; 0x10d8 <__divsf3_pse+0x78>
    10e6:	88 0f       	add	r24, r24
    10e8:	91 1d       	adc	r25, r1
    10ea:	96 95       	lsr	r25
    10ec:	87 95       	ror	r24
    10ee:	97 f9       	bld	r25, 7
    10f0:	08 95       	ret
    10f2:	e1 e0       	ldi	r30, 0x01	; 1
    10f4:	66 0f       	add	r22, r22
    10f6:	77 1f       	adc	r23, r23
    10f8:	88 1f       	adc	r24, r24
    10fa:	bb 1f       	adc	r27, r27
    10fc:	62 17       	cp	r22, r18
    10fe:	73 07       	cpc	r23, r19
    1100:	84 07       	cpc	r24, r20
    1102:	ba 07       	cpc	r27, r26
    1104:	20 f0       	brcs	.+8      	; 0x110e <__divsf3_pse+0xae>
    1106:	62 1b       	sub	r22, r18
    1108:	73 0b       	sbc	r23, r19
    110a:	84 0b       	sbc	r24, r20
    110c:	ba 0b       	sbc	r27, r26
    110e:	ee 1f       	adc	r30, r30
    1110:	88 f7       	brcc	.-30     	; 0x10f4 <__divsf3_pse+0x94>
    1112:	e0 95       	com	r30
    1114:	08 95       	ret

00001116 <__fixunssfsi>:
    1116:	0e 94 4b 09 	call	0x1296	; 0x1296 <__fp_splitA>
    111a:	88 f0       	brcs	.+34     	; 0x113e <__fixunssfsi+0x28>
    111c:	9f 57       	subi	r25, 0x7F	; 127
    111e:	98 f0       	brcs	.+38     	; 0x1146 <__fixunssfsi+0x30>
    1120:	b9 2f       	mov	r27, r25
    1122:	99 27       	eor	r25, r25
    1124:	b7 51       	subi	r27, 0x17	; 23
    1126:	b0 f0       	brcs	.+44     	; 0x1154 <__fixunssfsi+0x3e>
    1128:	e1 f0       	breq	.+56     	; 0x1162 <__fixunssfsi+0x4c>
    112a:	66 0f       	add	r22, r22
    112c:	77 1f       	adc	r23, r23
    112e:	88 1f       	adc	r24, r24
    1130:	99 1f       	adc	r25, r25
    1132:	1a f0       	brmi	.+6      	; 0x113a <__fixunssfsi+0x24>
    1134:	ba 95       	dec	r27
    1136:	c9 f7       	brne	.-14     	; 0x112a <__fixunssfsi+0x14>
    1138:	14 c0       	rjmp	.+40     	; 0x1162 <__fixunssfsi+0x4c>
    113a:	b1 30       	cpi	r27, 0x01	; 1
    113c:	91 f0       	breq	.+36     	; 0x1162 <__fixunssfsi+0x4c>
    113e:	0e 94 65 09 	call	0x12ca	; 0x12ca <__fp_zero>
    1142:	b1 e0       	ldi	r27, 0x01	; 1
    1144:	08 95       	ret
    1146:	0c 94 65 09 	jmp	0x12ca	; 0x12ca <__fp_zero>
    114a:	67 2f       	mov	r22, r23
    114c:	78 2f       	mov	r23, r24
    114e:	88 27       	eor	r24, r24
    1150:	b8 5f       	subi	r27, 0xF8	; 248
    1152:	39 f0       	breq	.+14     	; 0x1162 <__fixunssfsi+0x4c>
    1154:	b9 3f       	cpi	r27, 0xF9	; 249
    1156:	cc f3       	brlt	.-14     	; 0x114a <__fixunssfsi+0x34>
    1158:	86 95       	lsr	r24
    115a:	77 95       	ror	r23
    115c:	67 95       	ror	r22
    115e:	b3 95       	inc	r27
    1160:	d9 f7       	brne	.-10     	; 0x1158 <__fixunssfsi+0x42>
    1162:	3e f4       	brtc	.+14     	; 0x1172 <__fixunssfsi+0x5c>
    1164:	90 95       	com	r25
    1166:	80 95       	com	r24
    1168:	70 95       	com	r23
    116a:	61 95       	neg	r22
    116c:	7f 4f       	sbci	r23, 0xFF	; 255
    116e:	8f 4f       	sbci	r24, 0xFF	; 255
    1170:	9f 4f       	sbci	r25, 0xFF	; 255
    1172:	08 95       	ret

00001174 <__floatunsisf>:
    1174:	e8 94       	clt
    1176:	09 c0       	rjmp	.+18     	; 0x118a <__floatsisf+0x12>

00001178 <__floatsisf>:
    1178:	97 fb       	bst	r25, 7
    117a:	3e f4       	brtc	.+14     	; 0x118a <__floatsisf+0x12>
    117c:	90 95       	com	r25
    117e:	80 95       	com	r24
    1180:	70 95       	com	r23
    1182:	61 95       	neg	r22
    1184:	7f 4f       	sbci	r23, 0xFF	; 255
    1186:	8f 4f       	sbci	r24, 0xFF	; 255
    1188:	9f 4f       	sbci	r25, 0xFF	; 255
    118a:	99 23       	and	r25, r25
    118c:	a9 f0       	breq	.+42     	; 0x11b8 <__floatsisf+0x40>
    118e:	f9 2f       	mov	r31, r25
    1190:	96 e9       	ldi	r25, 0x96	; 150
    1192:	bb 27       	eor	r27, r27
    1194:	93 95       	inc	r25
    1196:	f6 95       	lsr	r31
    1198:	87 95       	ror	r24
    119a:	77 95       	ror	r23
    119c:	67 95       	ror	r22
    119e:	b7 95       	ror	r27
    11a0:	f1 11       	cpse	r31, r1
    11a2:	f8 cf       	rjmp	.-16     	; 0x1194 <__floatsisf+0x1c>
    11a4:	fa f4       	brpl	.+62     	; 0x11e4 <__floatsisf+0x6c>
    11a6:	bb 0f       	add	r27, r27
    11a8:	11 f4       	brne	.+4      	; 0x11ae <__floatsisf+0x36>
    11aa:	60 ff       	sbrs	r22, 0
    11ac:	1b c0       	rjmp	.+54     	; 0x11e4 <__floatsisf+0x6c>
    11ae:	6f 5f       	subi	r22, 0xFF	; 255
    11b0:	7f 4f       	sbci	r23, 0xFF	; 255
    11b2:	8f 4f       	sbci	r24, 0xFF	; 255
    11b4:	9f 4f       	sbci	r25, 0xFF	; 255
    11b6:	16 c0       	rjmp	.+44     	; 0x11e4 <__floatsisf+0x6c>
    11b8:	88 23       	and	r24, r24
    11ba:	11 f0       	breq	.+4      	; 0x11c0 <__floatsisf+0x48>
    11bc:	96 e9       	ldi	r25, 0x96	; 150
    11be:	11 c0       	rjmp	.+34     	; 0x11e2 <__floatsisf+0x6a>
    11c0:	77 23       	and	r23, r23
    11c2:	21 f0       	breq	.+8      	; 0x11cc <__floatsisf+0x54>
    11c4:	9e e8       	ldi	r25, 0x8E	; 142
    11c6:	87 2f       	mov	r24, r23
    11c8:	76 2f       	mov	r23, r22
    11ca:	05 c0       	rjmp	.+10     	; 0x11d6 <__floatsisf+0x5e>
    11cc:	66 23       	and	r22, r22
    11ce:	71 f0       	breq	.+28     	; 0x11ec <__floatsisf+0x74>
    11d0:	96 e8       	ldi	r25, 0x86	; 134
    11d2:	86 2f       	mov	r24, r22
    11d4:	70 e0       	ldi	r23, 0x00	; 0
    11d6:	60 e0       	ldi	r22, 0x00	; 0
    11d8:	2a f0       	brmi	.+10     	; 0x11e4 <__floatsisf+0x6c>
    11da:	9a 95       	dec	r25
    11dc:	66 0f       	add	r22, r22
    11de:	77 1f       	adc	r23, r23
    11e0:	88 1f       	adc	r24, r24
    11e2:	da f7       	brpl	.-10     	; 0x11da <__floatsisf+0x62>
    11e4:	88 0f       	add	r24, r24
    11e6:	96 95       	lsr	r25
    11e8:	87 95       	ror	r24
    11ea:	97 f9       	bld	r25, 7
    11ec:	08 95       	ret

000011ee <__fp_cmp>:
    11ee:	99 0f       	add	r25, r25
    11f0:	00 08       	sbc	r0, r0
    11f2:	55 0f       	add	r21, r21
    11f4:	aa 0b       	sbc	r26, r26
    11f6:	e0 e8       	ldi	r30, 0x80	; 128
    11f8:	fe ef       	ldi	r31, 0xFE	; 254
    11fa:	16 16       	cp	r1, r22
    11fc:	17 06       	cpc	r1, r23
    11fe:	e8 07       	cpc	r30, r24
    1200:	f9 07       	cpc	r31, r25
    1202:	c0 f0       	brcs	.+48     	; 0x1234 <__fp_cmp+0x46>
    1204:	12 16       	cp	r1, r18
    1206:	13 06       	cpc	r1, r19
    1208:	e4 07       	cpc	r30, r20
    120a:	f5 07       	cpc	r31, r21
    120c:	98 f0       	brcs	.+38     	; 0x1234 <__fp_cmp+0x46>
    120e:	62 1b       	sub	r22, r18
    1210:	73 0b       	sbc	r23, r19
    1212:	84 0b       	sbc	r24, r20
    1214:	95 0b       	sbc	r25, r21
    1216:	39 f4       	brne	.+14     	; 0x1226 <__fp_cmp+0x38>
    1218:	0a 26       	eor	r0, r26
    121a:	61 f0       	breq	.+24     	; 0x1234 <__fp_cmp+0x46>
    121c:	23 2b       	or	r18, r19
    121e:	24 2b       	or	r18, r20
    1220:	25 2b       	or	r18, r21
    1222:	21 f4       	brne	.+8      	; 0x122c <__fp_cmp+0x3e>
    1224:	08 95       	ret
    1226:	0a 26       	eor	r0, r26
    1228:	09 f4       	brne	.+2      	; 0x122c <__fp_cmp+0x3e>
    122a:	a1 40       	sbci	r26, 0x01	; 1
    122c:	a6 95       	lsr	r26
    122e:	8f ef       	ldi	r24, 0xFF	; 255
    1230:	81 1d       	adc	r24, r1
    1232:	81 1d       	adc	r24, r1
    1234:	08 95       	ret

00001236 <__fp_inf>:
    1236:	97 f9       	bld	r25, 7
    1238:	9f 67       	ori	r25, 0x7F	; 127
    123a:	80 e8       	ldi	r24, 0x80	; 128
    123c:	70 e0       	ldi	r23, 0x00	; 0
    123e:	60 e0       	ldi	r22, 0x00	; 0
    1240:	08 95       	ret

00001242 <__fp_nan>:
    1242:	9f ef       	ldi	r25, 0xFF	; 255
    1244:	80 ec       	ldi	r24, 0xC0	; 192
    1246:	08 95       	ret

00001248 <__fp_pscA>:
    1248:	00 24       	eor	r0, r0
    124a:	0a 94       	dec	r0
    124c:	16 16       	cp	r1, r22
    124e:	17 06       	cpc	r1, r23
    1250:	18 06       	cpc	r1, r24
    1252:	09 06       	cpc	r0, r25
    1254:	08 95       	ret

00001256 <__fp_pscB>:
    1256:	00 24       	eor	r0, r0
    1258:	0a 94       	dec	r0
    125a:	12 16       	cp	r1, r18
    125c:	13 06       	cpc	r1, r19
    125e:	14 06       	cpc	r1, r20
    1260:	05 06       	cpc	r0, r21
    1262:	08 95       	ret

00001264 <__fp_round>:
    1264:	09 2e       	mov	r0, r25
    1266:	03 94       	inc	r0
    1268:	00 0c       	add	r0, r0
    126a:	11 f4       	brne	.+4      	; 0x1270 <__fp_round+0xc>
    126c:	88 23       	and	r24, r24
    126e:	52 f0       	brmi	.+20     	; 0x1284 <__fp_round+0x20>
    1270:	bb 0f       	add	r27, r27
    1272:	40 f4       	brcc	.+16     	; 0x1284 <__fp_round+0x20>
    1274:	bf 2b       	or	r27, r31
    1276:	11 f4       	brne	.+4      	; 0x127c <__fp_round+0x18>
    1278:	60 ff       	sbrs	r22, 0
    127a:	04 c0       	rjmp	.+8      	; 0x1284 <__fp_round+0x20>
    127c:	6f 5f       	subi	r22, 0xFF	; 255
    127e:	7f 4f       	sbci	r23, 0xFF	; 255
    1280:	8f 4f       	sbci	r24, 0xFF	; 255
    1282:	9f 4f       	sbci	r25, 0xFF	; 255
    1284:	08 95       	ret

00001286 <__fp_split3>:
    1286:	57 fd       	sbrc	r21, 7
    1288:	90 58       	subi	r25, 0x80	; 128
    128a:	44 0f       	add	r20, r20
    128c:	55 1f       	adc	r21, r21
    128e:	59 f0       	breq	.+22     	; 0x12a6 <__fp_splitA+0x10>
    1290:	5f 3f       	cpi	r21, 0xFF	; 255
    1292:	71 f0       	breq	.+28     	; 0x12b0 <__fp_splitA+0x1a>
    1294:	47 95       	ror	r20

00001296 <__fp_splitA>:
    1296:	88 0f       	add	r24, r24
    1298:	97 fb       	bst	r25, 7
    129a:	99 1f       	adc	r25, r25
    129c:	61 f0       	breq	.+24     	; 0x12b6 <__fp_splitA+0x20>
    129e:	9f 3f       	cpi	r25, 0xFF	; 255
    12a0:	79 f0       	breq	.+30     	; 0x12c0 <__fp_splitA+0x2a>
    12a2:	87 95       	ror	r24
    12a4:	08 95       	ret
    12a6:	12 16       	cp	r1, r18
    12a8:	13 06       	cpc	r1, r19
    12aa:	14 06       	cpc	r1, r20
    12ac:	55 1f       	adc	r21, r21
    12ae:	f2 cf       	rjmp	.-28     	; 0x1294 <__fp_split3+0xe>
    12b0:	46 95       	lsr	r20
    12b2:	f1 df       	rcall	.-30     	; 0x1296 <__fp_splitA>
    12b4:	08 c0       	rjmp	.+16     	; 0x12c6 <__fp_splitA+0x30>
    12b6:	16 16       	cp	r1, r22
    12b8:	17 06       	cpc	r1, r23
    12ba:	18 06       	cpc	r1, r24
    12bc:	99 1f       	adc	r25, r25
    12be:	f1 cf       	rjmp	.-30     	; 0x12a2 <__fp_splitA+0xc>
    12c0:	86 95       	lsr	r24
    12c2:	71 05       	cpc	r23, r1
    12c4:	61 05       	cpc	r22, r1
    12c6:	08 94       	sec
    12c8:	08 95       	ret

000012ca <__fp_zero>:
    12ca:	e8 94       	clt

000012cc <__fp_szero>:
    12cc:	bb 27       	eor	r27, r27
    12ce:	66 27       	eor	r22, r22
    12d0:	77 27       	eor	r23, r23
    12d2:	cb 01       	movw	r24, r22
    12d4:	97 f9       	bld	r25, 7
    12d6:	08 95       	ret

000012d8 <__mulsf3>:
    12d8:	0e 94 7f 09 	call	0x12fe	; 0x12fe <__mulsf3x>
    12dc:	0c 94 32 09 	jmp	0x1264	; 0x1264 <__fp_round>
    12e0:	0e 94 24 09 	call	0x1248	; 0x1248 <__fp_pscA>
    12e4:	38 f0       	brcs	.+14     	; 0x12f4 <__mulsf3+0x1c>
    12e6:	0e 94 2b 09 	call	0x1256	; 0x1256 <__fp_pscB>
    12ea:	20 f0       	brcs	.+8      	; 0x12f4 <__mulsf3+0x1c>
    12ec:	95 23       	and	r25, r21
    12ee:	11 f0       	breq	.+4      	; 0x12f4 <__mulsf3+0x1c>
    12f0:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_inf>
    12f4:	0c 94 21 09 	jmp	0x1242	; 0x1242 <__fp_nan>
    12f8:	11 24       	eor	r1, r1
    12fa:	0c 94 66 09 	jmp	0x12cc	; 0x12cc <__fp_szero>

000012fe <__mulsf3x>:
    12fe:	0e 94 43 09 	call	0x1286	; 0x1286 <__fp_split3>
    1302:	70 f3       	brcs	.-36     	; 0x12e0 <__mulsf3+0x8>

00001304 <__mulsf3_pse>:
    1304:	95 9f       	mul	r25, r21
    1306:	c1 f3       	breq	.-16     	; 0x12f8 <__mulsf3+0x20>
    1308:	95 0f       	add	r25, r21
    130a:	50 e0       	ldi	r21, 0x00	; 0
    130c:	55 1f       	adc	r21, r21
    130e:	62 9f       	mul	r22, r18
    1310:	f0 01       	movw	r30, r0
    1312:	72 9f       	mul	r23, r18
    1314:	bb 27       	eor	r27, r27
    1316:	f0 0d       	add	r31, r0
    1318:	b1 1d       	adc	r27, r1
    131a:	63 9f       	mul	r22, r19
    131c:	aa 27       	eor	r26, r26
    131e:	f0 0d       	add	r31, r0
    1320:	b1 1d       	adc	r27, r1
    1322:	aa 1f       	adc	r26, r26
    1324:	64 9f       	mul	r22, r20
    1326:	66 27       	eor	r22, r22
    1328:	b0 0d       	add	r27, r0
    132a:	a1 1d       	adc	r26, r1
    132c:	66 1f       	adc	r22, r22
    132e:	82 9f       	mul	r24, r18
    1330:	22 27       	eor	r18, r18
    1332:	b0 0d       	add	r27, r0
    1334:	a1 1d       	adc	r26, r1
    1336:	62 1f       	adc	r22, r18
    1338:	73 9f       	mul	r23, r19
    133a:	b0 0d       	add	r27, r0
    133c:	a1 1d       	adc	r26, r1
    133e:	62 1f       	adc	r22, r18
    1340:	83 9f       	mul	r24, r19
    1342:	a0 0d       	add	r26, r0
    1344:	61 1d       	adc	r22, r1
    1346:	22 1f       	adc	r18, r18
    1348:	74 9f       	mul	r23, r20
    134a:	33 27       	eor	r19, r19
    134c:	a0 0d       	add	r26, r0
    134e:	61 1d       	adc	r22, r1
    1350:	23 1f       	adc	r18, r19
    1352:	84 9f       	mul	r24, r20
    1354:	60 0d       	add	r22, r0
    1356:	21 1d       	adc	r18, r1
    1358:	82 2f       	mov	r24, r18
    135a:	76 2f       	mov	r23, r22
    135c:	6a 2f       	mov	r22, r26
    135e:	11 24       	eor	r1, r1
    1360:	9f 57       	subi	r25, 0x7F	; 127
    1362:	50 40       	sbci	r21, 0x00	; 0
    1364:	9a f0       	brmi	.+38     	; 0x138c <__mulsf3_pse+0x88>
    1366:	f1 f0       	breq	.+60     	; 0x13a4 <__mulsf3_pse+0xa0>
    1368:	88 23       	and	r24, r24
    136a:	4a f0       	brmi	.+18     	; 0x137e <__mulsf3_pse+0x7a>
    136c:	ee 0f       	add	r30, r30
    136e:	ff 1f       	adc	r31, r31
    1370:	bb 1f       	adc	r27, r27
    1372:	66 1f       	adc	r22, r22
    1374:	77 1f       	adc	r23, r23
    1376:	88 1f       	adc	r24, r24
    1378:	91 50       	subi	r25, 0x01	; 1
    137a:	50 40       	sbci	r21, 0x00	; 0
    137c:	a9 f7       	brne	.-22     	; 0x1368 <__mulsf3_pse+0x64>
    137e:	9e 3f       	cpi	r25, 0xFE	; 254
    1380:	51 05       	cpc	r21, r1
    1382:	80 f0       	brcs	.+32     	; 0x13a4 <__mulsf3_pse+0xa0>
    1384:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_inf>
    1388:	0c 94 66 09 	jmp	0x12cc	; 0x12cc <__fp_szero>
    138c:	5f 3f       	cpi	r21, 0xFF	; 255
    138e:	e4 f3       	brlt	.-8      	; 0x1388 <__mulsf3_pse+0x84>
    1390:	98 3e       	cpi	r25, 0xE8	; 232
    1392:	d4 f3       	brlt	.-12     	; 0x1388 <__mulsf3_pse+0x84>
    1394:	86 95       	lsr	r24
    1396:	77 95       	ror	r23
    1398:	67 95       	ror	r22
    139a:	b7 95       	ror	r27
    139c:	f7 95       	ror	r31
    139e:	e7 95       	ror	r30
    13a0:	9f 5f       	subi	r25, 0xFF	; 255
    13a2:	c1 f7       	brne	.-16     	; 0x1394 <__mulsf3_pse+0x90>
    13a4:	fe 2b       	or	r31, r30
    13a6:	88 0f       	add	r24, r24
    13a8:	91 1d       	adc	r25, r1
    13aa:	96 95       	lsr	r25
    13ac:	87 95       	ror	r24
    13ae:	97 f9       	bld	r25, 7
    13b0:	08 95       	ret

000013b2 <__mulsi3>:
    13b2:	db 01       	movw	r26, r22
    13b4:	8f 93       	push	r24
    13b6:	9f 93       	push	r25
    13b8:	0e 94 ef 09 	call	0x13de	; 0x13de <__muluhisi3>
    13bc:	bf 91       	pop	r27
    13be:	af 91       	pop	r26
    13c0:	a2 9f       	mul	r26, r18
    13c2:	80 0d       	add	r24, r0
    13c4:	91 1d       	adc	r25, r1
    13c6:	a3 9f       	mul	r26, r19
    13c8:	90 0d       	add	r25, r0
    13ca:	b2 9f       	mul	r27, r18
    13cc:	90 0d       	add	r25, r0
    13ce:	11 24       	eor	r1, r1
    13d0:	08 95       	ret

000013d2 <__tablejump2__>:
    13d2:	ee 0f       	add	r30, r30
    13d4:	ff 1f       	adc	r31, r31
    13d6:	05 90       	lpm	r0, Z+
    13d8:	f4 91       	lpm	r31, Z
    13da:	e0 2d       	mov	r30, r0
    13dc:	09 94       	ijmp

000013de <__muluhisi3>:
    13de:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <__umulhisi3>
    13e2:	a5 9f       	mul	r26, r21
    13e4:	90 0d       	add	r25, r0
    13e6:	b4 9f       	mul	r27, r20
    13e8:	90 0d       	add	r25, r0
    13ea:	a4 9f       	mul	r26, r20
    13ec:	80 0d       	add	r24, r0
    13ee:	91 1d       	adc	r25, r1
    13f0:	11 24       	eor	r1, r1
    13f2:	08 95       	ret

000013f4 <__umulhisi3>:
    13f4:	a2 9f       	mul	r26, r18
    13f6:	b0 01       	movw	r22, r0
    13f8:	b3 9f       	mul	r27, r19
    13fa:	c0 01       	movw	r24, r0
    13fc:	a3 9f       	mul	r26, r19
    13fe:	70 0d       	add	r23, r0
    1400:	81 1d       	adc	r24, r1
    1402:	11 24       	eor	r1, r1
    1404:	91 1d       	adc	r25, r1
    1406:	b2 9f       	mul	r27, r18
    1408:	70 0d       	add	r23, r0
    140a:	81 1d       	adc	r24, r1
    140c:	11 24       	eor	r1, r1
    140e:	91 1d       	adc	r25, r1
    1410:	08 95       	ret

00001412 <__itoa_ncheck>:
    1412:	bb 27       	eor	r27, r27
    1414:	4a 30       	cpi	r20, 0x0A	; 10
    1416:	31 f4       	brne	.+12     	; 0x1424 <__itoa_ncheck+0x12>
    1418:	99 23       	and	r25, r25
    141a:	22 f4       	brpl	.+8      	; 0x1424 <__itoa_ncheck+0x12>
    141c:	bd e2       	ldi	r27, 0x2D	; 45
    141e:	90 95       	com	r25
    1420:	81 95       	neg	r24
    1422:	9f 4f       	sbci	r25, 0xFF	; 255
    1424:	0c 94 15 0a 	jmp	0x142a	; 0x142a <__utoa_common>

00001428 <__utoa_ncheck>:
    1428:	bb 27       	eor	r27, r27

0000142a <__utoa_common>:
    142a:	fb 01       	movw	r30, r22
    142c:	55 27       	eor	r21, r21
    142e:	aa 27       	eor	r26, r26
    1430:	88 0f       	add	r24, r24
    1432:	99 1f       	adc	r25, r25
    1434:	aa 1f       	adc	r26, r26
    1436:	a4 17       	cp	r26, r20
    1438:	10 f0       	brcs	.+4      	; 0x143e <__utoa_common+0x14>
    143a:	a4 1b       	sub	r26, r20
    143c:	83 95       	inc	r24
    143e:	50 51       	subi	r21, 0x10	; 16
    1440:	b9 f7       	brne	.-18     	; 0x1430 <__utoa_common+0x6>
    1442:	a0 5d       	subi	r26, 0xD0	; 208
    1444:	aa 33       	cpi	r26, 0x3A	; 58
    1446:	08 f0       	brcs	.+2      	; 0x144a <__utoa_common+0x20>
    1448:	a9 5d       	subi	r26, 0xD9	; 217
    144a:	a1 93       	st	Z+, r26
    144c:	00 97       	sbiw	r24, 0x00	; 0
    144e:	79 f7       	brne	.-34     	; 0x142e <__utoa_common+0x4>
    1450:	b1 11       	cpse	r27, r1
    1452:	b1 93       	st	Z+, r27
    1454:	11 92       	st	Z+, r1
    1456:	cb 01       	movw	r24, r22
    1458:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <strrev>

0000145c <strrev>:
    145c:	dc 01       	movw	r26, r24
    145e:	fc 01       	movw	r30, r24
    1460:	67 2f       	mov	r22, r23
    1462:	71 91       	ld	r23, Z+
    1464:	77 23       	and	r23, r23
    1466:	e1 f7       	brne	.-8      	; 0x1460 <strrev+0x4>
    1468:	32 97       	sbiw	r30, 0x02	; 2
    146a:	04 c0       	rjmp	.+8      	; 0x1474 <strrev+0x18>
    146c:	7c 91       	ld	r23, X
    146e:	6d 93       	st	X+, r22
    1470:	70 83       	st	Z, r23
    1472:	62 91       	ld	r22, -Z
    1474:	ae 17       	cp	r26, r30
    1476:	bf 07       	cpc	r27, r31
    1478:	c8 f3       	brcs	.-14     	; 0x146c <strrev+0x10>
    147a:	08 95       	ret

0000147c <_exit>:
    147c:	f8 94       	cli

0000147e <__stop_program>:
    147e:	ff cf       	rjmp	.-2      	; 0x147e <__stop_program>
