#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x124607d90 .scope module, "tb_vector_gates" "tb_vector_gates" 2 3;
 .timescale -9 -12;
v0x6000000ecd80_0 .var "a", 2 0;
v0x6000000ece10_0 .var "b", 2 0;
v0x6000000ecea0_0 .var "expected_not", 5 0;
v0x6000000ecf30_0 .var "expected_or_bitwise", 2 0;
v0x6000000ecfc0_0 .var "expected_or_logical", 0 0;
v0x6000000ed050_0 .var/i "i", 31 0;
v0x6000000ed0e0_0 .var/i "j", 31 0;
v0x6000000ed170_0 .var/i "num_tests_passed", 31 0;
v0x6000000ed200_0 .net "out_not", 5 0, L_0x6000003ec140;  1 drivers
v0x6000000ed290_0 .net "out_or_bitwise", 2 0, L_0x6000019ed180;  1 drivers
v0x6000000ed320_0 .net "out_or_logical", 0 0, L_0x6000019ed1f0;  1 drivers
v0x6000000ed3b0_0 .var/i "total_tests", 31 0;
S_0x124608890 .scope module, "dut" "vector_gates" 2 14, 3 1 0, S_0x124607d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x6000019ed180 .functor OR 3, v0x6000000ecd80_0, v0x6000000ece10_0, C4<000>, C4<000>;
L_0x6000019ed1f0 .functor OR 1, L_0x6000003ec000, L_0x6000003ec0a0, C4<0>, C4<0>;
L_0x6000019ed260 .functor NOT 3, v0x6000000ecd80_0, C4<000>, C4<000>, C4<000>;
L_0x6000019ed2d0 .functor NOT 3, v0x6000000ece10_0, C4<000>, C4<000>, C4<000>;
v0x6000000ec6c0_0 .net *"_ivl_14", 2 0, L_0x6000019ed260;  1 drivers
v0x6000000ec7e0_0 .net *"_ivl_19", 2 0, L_0x6000019ed2d0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000000ec870_0 .net/2u *"_ivl_2", 2 0, L_0x128078010;  1 drivers
v0x6000000ec900_0 .net *"_ivl_4", 0 0, L_0x6000003ec000;  1 drivers
L_0x128078058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000000ec990_0 .net/2u *"_ivl_6", 2 0, L_0x128078058;  1 drivers
v0x6000000eca20_0 .net *"_ivl_8", 0 0, L_0x6000003ec0a0;  1 drivers
v0x6000000ecab0_0 .net "a", 2 0, v0x6000000ecd80_0;  1 drivers
v0x6000000ecb40_0 .net "b", 2 0, v0x6000000ece10_0;  1 drivers
v0x6000000ecbd0_0 .net "out_not", 5 0, L_0x6000003ec140;  alias, 1 drivers
v0x6000000ecc60_0 .net "out_or_bitwise", 2 0, L_0x6000019ed180;  alias, 1 drivers
v0x6000000eccf0_0 .net "out_or_logical", 0 0, L_0x6000019ed1f0;  alias, 1 drivers
L_0x6000003ec000 .cmp/ne 3, v0x6000000ecd80_0, L_0x128078010;
L_0x6000003ec0a0 .cmp/ne 3, v0x6000000ece10_0, L_0x128078058;
L_0x6000003ec140 .concat8 [ 3 3 0 0], L_0x6000019ed2d0, L_0x6000019ed260;
    .scope S_0x124607d90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed3b0_0, 0, 32;
    %vpi_call 2 38 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 39 "$display", "Testing Vector Gates Module" {0 0 0};
    %vpi_call 2 40 "$display", "Functions:" {0 0 0};
    %vpi_call 2 41 "$display", "  - Bitwise OR: out_or_bitwise = a | b" {0 0 0};
    %vpi_call 2 42 "$display", "  - Logical OR: out_or_logical = a || b" {0 0 0};
    %vpi_call 2 43 "$display", "  - NOT gates: out_not[2:0] = ~a, out_not[5:3] = ~b" {0 0 0};
    %vpi_call 2 44 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 45 "$display", "Time | a[2:0] | b[2:0] | Bitwise OR | Logical OR | NOT(a,b) | Result" {0 0 0};
    %vpi_call 2 46 "$display", "---------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000000ed050_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed0e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x6000000ed0e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x6000000ed050_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %load/vec4 v0x6000000ed0e0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %load/vec4 v0x6000000ecd80_0;
    %load/vec4 v0x6000000ece10_0;
    %or;
    %store/vec4 v0x6000000ecf30_0, 0, 3;
    %load/vec4 v0x6000000ecd80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_0.4, 4;
    %load/vec4 v0x6000000ece10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_0.4;
    %store/vec4 v0x6000000ecfc0_0, 0, 1;
    %load/vec4 v0x6000000ecd80_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000000ecea0_0, 4, 3;
    %load/vec4 v0x6000000ece10_0;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000000ecea0_0, 4, 3;
    %delay 10000, 0;
    %load/vec4 v0x6000000ed290_0;
    %load/vec4 v0x6000000ecf30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0x6000000ed320_0;
    %load/vec4 v0x6000000ecfc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x6000000ed200_0;
    %load/vec4 v0x6000000ecea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x6000000ed170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed170_0, 0, 32;
T_0.5 ;
    %load/vec4 v0x6000000ed3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed3b0_0, 0, 32;
    %load/vec4 v0x6000000ed290_0;
    %load/vec4 v0x6000000ecf30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0x6000000ed320_0;
    %load/vec4 v0x6000000ecfc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0x6000000ed200_0;
    %load/vec4 v0x6000000ecea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %vpi_call 2 72 "$display", "%3t  |  %b  |  %b  |     %b     |     %b      | %b | %s", $time, v0x6000000ecd80_0, v0x6000000ece10_0, v0x6000000ed290_0, v0x6000000ed320_0, v0x6000000ed200_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x6000000ed0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed0e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x6000000ed050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 81 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 82 "$display", "Special Test Cases:" {0 0 0};
    %vpi_call 2 83 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", "\012Both zeros:" {0 0 0};
    %vpi_call 2 90 "$display", "  Inputs: a=%b, b=%b", v0x6000000ecd80_0, v0x6000000ece10_0 {0 0 0};
    %vpi_call 2 91 "$display", "  Bitwise OR: %b (expected: 000)", v0x6000000ed290_0 {0 0 0};
    %vpi_call 2 92 "$display", "  Logical OR: %b (expected: 0)", v0x6000000ed320_0 {0 0 0};
    %vpi_call 2 93 "$display", "  NOT outputs: %b (expected: 111_111)", v0x6000000ed200_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 99 "$display", "\012One zero, one non-zero:" {0 0 0};
    %vpi_call 2 100 "$display", "  Inputs: a=%b, b=%b", v0x6000000ecd80_0, v0x6000000ece10_0 {0 0 0};
    %vpi_call 2 101 "$display", "  Bitwise OR: %b (expected: 101)", v0x6000000ed290_0 {0 0 0};
    %vpi_call 2 102 "$display", "  Logical OR: %b (expected: 1)", v0x6000000ed320_0 {0 0 0};
    %vpi_call 2 103 "$display", "  NOT outputs: %b (expected: 010_111)", v0x6000000ed200_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 109 "$display", "\012Both non-zero:" {0 0 0};
    %vpi_call 2 110 "$display", "  Inputs: a=%b, b=%b", v0x6000000ecd80_0, v0x6000000ece10_0 {0 0 0};
    %vpi_call 2 111 "$display", "  Bitwise OR: %b (expected: 111)", v0x6000000ed290_0 {0 0 0};
    %vpi_call 2 112 "$display", "  Logical OR: %b (expected: 1)", v0x6000000ed320_0 {0 0 0};
    %vpi_call 2 113 "$display", "  NOT outputs: %b (expected: 100_001)", v0x6000000ed200_0 {0 0 0};
    %vpi_call 2 116 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 117 "$display", "Bitwise vs Logical OR Comparison:" {0 0 0};
    %vpi_call 2 118 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 119 "$display", "a    | b    | a|b  | a||b | Comment" {0 0 0};
    %vpi_call 2 120 "$display", "-----|------|------|------|--------" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "%b | %b | %b  | %b    | Different bits set", v0x6000000ecd80_0, v0x6000000ece10_0, v0x6000000ed290_0, v0x6000000ed320_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 126 "$display", "%b | %b | %b  | %b    | All bits set", v0x6000000ecd80_0, v0x6000000ece10_0, v0x6000000ed290_0, v0x6000000ed320_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 129 "$display", "%b | %b | %b  | %b    | Only LSB of a set", v0x6000000ecd80_0, v0x6000000ece10_0, v0x6000000ed290_0, v0x6000000ed320_0 {0 0 0};
    %vpi_call 2 132 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 133 "$display", "NOT Operation Verification:" {0 0 0};
    %vpi_call 2 134 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 135 "$display", "a    | ~a   | b    | ~b   | Combined NOT output" {0 0 0};
    %vpi_call 2 136 "$display", "-----|------|------|------|--------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
T_0.13 ;
    %load/vec4 v0x6000000ed050_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.14, 5;
    %load/vec4 v0x6000000ed050_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %load/vec4 v0x6000000ed050_0;
    %parti/s 3, 0, 2;
    %inv;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "%b | %b  | %b | %b  | %b", v0x6000000ecd80_0, &PV<v0x6000000ed200_0, 0, 3>, v0x6000000ece10_0, &PV<v0x6000000ed200_0, 3, 3>, v0x6000000ed200_0 {0 0 0};
    %load/vec4 v0x6000000ed050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
    %jmp T_0.13;
T_0.14 ;
    %vpi_call 2 147 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 148 "$display", "Walking Ones Pattern Test:" {0 0 0};
    %vpi_call 2 149 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x6000000ed050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.16, 5;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0x6000000ed050_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6000000ecd80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000ece10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 155 "$display", "a=%b, b=%b => OR bitwise=%b, OR logical=%b, NOT=%b", v0x6000000ecd80_0, v0x6000000ece10_0, v0x6000000ed290_0, v0x6000000ed320_0, v0x6000000ed200_0 {0 0 0};
    %load/vec4 v0x6000000ed050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000ed050_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %vpi_call 2 160 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 161 "$display", "Test Summary: %0d/%0d tests passed", v0x6000000ed170_0, v0x6000000ed3b0_0 {0 0 0};
    %load/vec4 v0x6000000ed170_0;
    %load/vec4 v0x6000000ed3b0_0;
    %cmp/e;
    %jmp/0xz  T_0.17, 4;
    %vpi_call 2 163 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x6000000ed170_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %vpi_call 2 165 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
    %jmp T_0.20;
T_0.19 ;
    %vpi_call 2 167 "$display", "Overall Result: NO TESTS PASSED \342\234\227" {0 0 0};
T_0.20 ;
T_0.18 ;
    %vpi_call 2 168 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x124607d90;
T_1 ;
    %vpi_call 2 175 "$dumpfile", "vector_gates_tb.vcd" {0 0 0};
    %vpi_call 2 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x124607d90 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_vector-gates.v";
    "answer_vector-gates.v";
