/// Auto-generated bit field definitions for APB_CTRL
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::esp32::apb_ctrl {

using namespace alloy::hal::bitfields;

// ============================================================================
// APB_CTRL Bit Field Definitions
// ============================================================================

/// SYSCLK_CONF - SYSCLK_CONF
namespace sysclk_conf {
    /// Position: 0, Width: 10
    /// Access: read-write
    using PRE_DIV_CNT = BitField<0, 10>;
    constexpr uint32_t PRE_DIV_CNT_Pos = 0;
    constexpr uint32_t PRE_DIV_CNT_Msk = PRE_DIV_CNT::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using CLK_320M_EN = BitField<10, 1>;
    constexpr uint32_t CLK_320M_EN_Pos = 10;
    constexpr uint32_t CLK_320M_EN_Msk = CLK_320M_EN::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using CLK_EN = BitField<11, 1>;
    constexpr uint32_t CLK_EN_Pos = 11;
    constexpr uint32_t CLK_EN_Msk = CLK_EN::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using RST_TICK_CNT = BitField<12, 1>;
    constexpr uint32_t RST_TICK_CNT_Pos = 12;
    constexpr uint32_t RST_TICK_CNT_Msk = RST_TICK_CNT::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using QUICK_CLK_CHNG = BitField<13, 1>;
    constexpr uint32_t QUICK_CLK_CHNG_Pos = 13;
    constexpr uint32_t QUICK_CLK_CHNG_Msk = QUICK_CLK_CHNG::mask;

}  // namespace sysclk_conf

/// XTAL_TICK_CONF - XTAL_TICK_CONF
namespace xtal_tick_conf {
    /// Position: 0, Width: 8
    /// Access: read-write
    using XTAL_TICK_NUM = BitField<0, 8>;
    constexpr uint32_t XTAL_TICK_NUM_Pos = 0;
    constexpr uint32_t XTAL_TICK_NUM_Msk = XTAL_TICK_NUM::mask;

}  // namespace xtal_tick_conf

/// PLL_TICK_CONF - PLL_TICK_CONF
namespace pll_tick_conf {
    /// Position: 0, Width: 8
    /// Access: read-write
    using PLL_TICK_NUM = BitField<0, 8>;
    constexpr uint32_t PLL_TICK_NUM_Pos = 0;
    constexpr uint32_t PLL_TICK_NUM_Msk = PLL_TICK_NUM::mask;

}  // namespace pll_tick_conf

/// CK8M_TICK_CONF - CK8M_TICK_CONF
namespace ck8m_tick_conf {
    /// Position: 0, Width: 8
    /// Access: read-write
    using CK8M_TICK_NUM = BitField<0, 8>;
    constexpr uint32_t CK8M_TICK_NUM_Pos = 0;
    constexpr uint32_t CK8M_TICK_NUM_Msk = CK8M_TICK_NUM::mask;

}  // namespace ck8m_tick_conf

/// APB_SARADC_CTRL - APB_SARADC_CTRL
namespace apb_saradc_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SARADC_START_FORCE = BitField<0, 1>;
    constexpr uint32_t SARADC_START_FORCE_Pos = 0;
    constexpr uint32_t SARADC_START_FORCE_Msk = SARADC_START_FORCE::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SARADC_START = BitField<1, 1>;
    constexpr uint32_t SARADC_START_Pos = 1;
    constexpr uint32_t SARADC_START_Msk = SARADC_START::mask;

    /// 1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled by PWDET CTRL
    /// Position: 2, Width: 1
    /// Access: read-write
    using SARADC_SAR2_MUX = BitField<2, 1>;
    constexpr uint32_t SARADC_SAR2_MUX_Pos = 2;
    constexpr uint32_t SARADC_SAR2_MUX_Msk = SARADC_SAR2_MUX::mask;

    /// 0: single mode  1: double mode  2: alternate mode
    /// Position: 3, Width: 2
    /// Access: read-write
    using SARADC_WORK_MODE = BitField<3, 2>;
    constexpr uint32_t SARADC_WORK_MODE_Pos = 3;
    constexpr uint32_t SARADC_WORK_MODE_Msk = SARADC_WORK_MODE::mask;

    /// 0: SAR1  1: SAR2  only work for single SAR mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using SARADC_SAR_SEL = BitField<5, 1>;
    constexpr uint32_t SARADC_SAR_SEL_Pos = 5;
    constexpr uint32_t SARADC_SAR_SEL_Msk = SARADC_SAR_SEL::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using SARADC_SAR_CLK_GATED = BitField<6, 1>;
    constexpr uint32_t SARADC_SAR_CLK_GATED_Pos = 6;
    constexpr uint32_t SARADC_SAR_CLK_GATED_Msk = SARADC_SAR_CLK_GATED::mask;

    /// SAR clock divider
    /// Position: 7, Width: 8
    /// Access: read-write
    using SARADC_SAR_CLK_DIV = BitField<7, 8>;
    constexpr uint32_t SARADC_SAR_CLK_DIV_Pos = 7;
    constexpr uint32_t SARADC_SAR_CLK_DIV_Msk = SARADC_SAR_CLK_DIV::mask;

    /// 0 ~ 15 means length 1 ~ 16
    /// Position: 15, Width: 4
    /// Access: read-write
    using SARADC_SAR1_PATT_LEN = BitField<15, 4>;
    constexpr uint32_t SARADC_SAR1_PATT_LEN_Pos = 15;
    constexpr uint32_t SARADC_SAR1_PATT_LEN_Msk = SARADC_SAR1_PATT_LEN::mask;

    /// 0 ~ 15 means length 1 ~ 16
    /// Position: 19, Width: 4
    /// Access: read-write
    using SARADC_SAR2_PATT_LEN = BitField<19, 4>;
    constexpr uint32_t SARADC_SAR2_PATT_LEN_Pos = 19;
    constexpr uint32_t SARADC_SAR2_PATT_LEN_Msk = SARADC_SAR2_PATT_LEN::mask;

    /// clear the pointer of pattern table for DIG ADC1 CTRL
    /// Position: 23, Width: 1
    /// Access: read-write
    using SARADC_SAR1_PATT_P_CLEAR = BitField<23, 1>;
    constexpr uint32_t SARADC_SAR1_PATT_P_CLEAR_Pos = 23;
    constexpr uint32_t SARADC_SAR1_PATT_P_CLEAR_Msk = SARADC_SAR1_PATT_P_CLEAR::mask;

    /// clear the pointer of pattern table for DIG ADC2 CTRL
    /// Position: 24, Width: 1
    /// Access: read-write
    using SARADC_SAR2_PATT_P_CLEAR = BitField<24, 1>;
    constexpr uint32_t SARADC_SAR2_PATT_P_CLEAR_Pos = 24;
    constexpr uint32_t SARADC_SAR2_PATT_P_CLEAR_Msk = SARADC_SAR2_PATT_P_CLEAR::mask;

    /// 1: sar_sel will be coded by the MSB of the 16-bit output data  in this case the resolution should not be larger than 11 bits.
    /// Position: 25, Width: 1
    /// Access: read-write
    using SARADC_DATA_SAR_SEL = BitField<25, 1>;
    constexpr uint32_t SARADC_DATA_SAR_SEL_Pos = 25;
    constexpr uint32_t SARADC_DATA_SAR_SEL_Msk = SARADC_DATA_SAR_SEL::mask;

    /// 1: I2S input data is from SAR ADC (for DMA)  0: I2S input data is from GPIO matrix
    /// Position: 26, Width: 1
    /// Access: read-write
    using SARADC_DATA_TO_I2S = BitField<26, 1>;
    constexpr uint32_t SARADC_DATA_TO_I2S_Pos = 26;
    constexpr uint32_t SARADC_DATA_TO_I2S_Msk = SARADC_DATA_TO_I2S::mask;

}  // namespace apb_saradc_ctrl

/// APB_SARADC_CTRL2 - APB_SARADC_CTRL2
namespace apb_saradc_ctrl2 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SARADC_MEAS_NUM_LIMIT = BitField<0, 1>;
    constexpr uint32_t SARADC_MEAS_NUM_LIMIT_Pos = 0;
    constexpr uint32_t SARADC_MEAS_NUM_LIMIT_Msk = SARADC_MEAS_NUM_LIMIT::mask;

    /// max conversion number
    /// Position: 1, Width: 8
    /// Access: read-write
    using SARADC_MAX_MEAS_NUM = BitField<1, 8>;
    constexpr uint32_t SARADC_MAX_MEAS_NUM_Pos = 1;
    constexpr uint32_t SARADC_MAX_MEAS_NUM_Msk = SARADC_MAX_MEAS_NUM::mask;

    /// 1: data to DIG ADC1 CTRL is inverted  otherwise not
    /// Position: 9, Width: 1
    /// Access: read-write
    using SARADC_SAR1_INV = BitField<9, 1>;
    constexpr uint32_t SARADC_SAR1_INV_Pos = 9;
    constexpr uint32_t SARADC_SAR1_INV_Msk = SARADC_SAR1_INV::mask;

    /// 1: data to DIG ADC2 CTRL is inverted  otherwise not
    /// Position: 10, Width: 1
    /// Access: read-write
    using SARADC_SAR2_INV = BitField<10, 1>;
    constexpr uint32_t SARADC_SAR2_INV_Pos = 10;
    constexpr uint32_t SARADC_SAR2_INV_Msk = SARADC_SAR2_INV::mask;

}  // namespace apb_saradc_ctrl2

/// APB_SARADC_FSM - APB_SARADC_FSM
namespace apb_saradc_fsm {
    /// Position: 0, Width: 8
    /// Access: read-write
    using SARADC_RSTB_WAIT = BitField<0, 8>;
    constexpr uint32_t SARADC_RSTB_WAIT_Pos = 0;
    constexpr uint32_t SARADC_RSTB_WAIT_Msk = SARADC_RSTB_WAIT::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using SARADC_STANDBY_WAIT = BitField<8, 8>;
    constexpr uint32_t SARADC_STANDBY_WAIT_Pos = 8;
    constexpr uint32_t SARADC_STANDBY_WAIT_Msk = SARADC_STANDBY_WAIT::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using SARADC_START_WAIT = BitField<16, 8>;
    constexpr uint32_t SARADC_START_WAIT_Pos = 16;
    constexpr uint32_t SARADC_START_WAIT_Msk = SARADC_START_WAIT::mask;

    /// sample cycles
    /// Position: 24, Width: 8
    /// Access: read-write
    using SARADC_SAMPLE_CYCLE = BitField<24, 8>;
    constexpr uint32_t SARADC_SAMPLE_CYCLE_Pos = 24;
    constexpr uint32_t SARADC_SAMPLE_CYCLE_Msk = SARADC_SAMPLE_CYCLE::mask;

}  // namespace apb_saradc_fsm

/// APB_SARADC_SAR1_PATT_TAB[4] - APB_SARADC_SAR1_PATT_TAB[4]
namespace apb_saradc_sar1_patt_tab {
    /// item 0 ~ 3 for pattern table 1 (each item one byte)
    /// Position: 0, Width: 32
    /// Access: read-write
    using SARADC_SAR1_PATT_TAB1 = BitField<0, 32>;
    constexpr uint32_t SARADC_SAR1_PATT_TAB1_Pos = 0;
    constexpr uint32_t SARADC_SAR1_PATT_TAB1_Msk = SARADC_SAR1_PATT_TAB1::mask;

}  // namespace apb_saradc_sar1_patt_tab

/// APB_SARADC_SAR2_PATT_TAB[4] - APB_SARADC_SAR2_PATT_TAB[4]
namespace apb_saradc_sar2_patt_tab {
    /// item 0 ~ 3 for pattern table 2 (each item one byte)
    /// Position: 0, Width: 32
    /// Access: read-write
    using SARADC_SAR2_PATT_TAB1 = BitField<0, 32>;
    constexpr uint32_t SARADC_SAR2_PATT_TAB1_Pos = 0;
    constexpr uint32_t SARADC_SAR2_PATT_TAB1_Msk = SARADC_SAR2_PATT_TAB1::mask;

}  // namespace apb_saradc_sar2_patt_tab

/// APLL_TICK_CONF - APLL_TICK_CONF
namespace apll_tick_conf {
    /// Position: 0, Width: 8
    /// Access: read-write
    using APLL_TICK_NUM = BitField<0, 8>;
    constexpr uint32_t APLL_TICK_NUM_Pos = 0;
    constexpr uint32_t APLL_TICK_NUM_Msk = APLL_TICK_NUM::mask;

}  // namespace apll_tick_conf

/// DATE - DATE
namespace date {
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATE = BitField<0, 32>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace date

}  // namespace alloy::hal::espressif::esp32::esp32::apb_ctrl
