<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fifo_hw4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fifo_block.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_block.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_block.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_block.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_block.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fifo_block.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_block.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fifo_block.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fifo_block.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_block.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_block.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_block.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fifo_block.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fifo_block.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fifo_block.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fifo_block.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_block.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_block_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_block_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_block_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_block_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_block_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_block_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fifo_block_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fifo_block_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fifo_block_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_block_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_block_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pt2_tb2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pt2_tb2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pt2_tb2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pt2_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_fifo_block.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_fifo_block.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_fifo_block.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_fifo_block.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_fifo_block.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_fifo_block.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_fifo_block.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_fifo_block.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_fifo_block.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_fifo_block.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_fifo_block.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_fifo_block.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_fifo_block.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_fifo_block.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_fifo_block.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_fifo_block.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_fifo_block.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_fifo_block.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_fifo_block.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_fifo_block_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_fifo_block_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_fifo_block_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_fifo_block_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_fifo_block_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_fifo_block_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_fifo_block_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_fifo_block_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_fifo_block_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_fifo_block_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_fifo_block_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_fifo_block_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_fifo_block_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_fifo_block_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_fifo_block_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490772271" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490772271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929687" xil_pn:in_ck="1282379164737261870" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490929687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_top.v"/>
      <outfile xil_pn:name="pt2_tb.v"/>
      <outfile xil_pn:name="pt2_tb2.v"/>
      <outfile xil_pn:name="top_fifo_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1490885567" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5706754067604316300" xil_pn:start_ts="1490885567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490885567" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8047368671025963850" xil_pn:start_ts="1490885567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490928279" xil_pn:in_ck="5480826789641130358" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-740915902324725153" xil_pn:start_ts="1490928279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE_fifo_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE_fifo_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1490929687" xil_pn:in_ck="5719100747595380272" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490929687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_top.v"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE_fifo_block.v"/>
      <outfile xil_pn:name="pt2_tb.v"/>
      <outfile xil_pn:name="pt2_tb2.v"/>
      <outfile xil_pn:name="top_fifo_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1490929696" xil_pn:in_ck="5719100747595380272" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5428308943347012009" xil_pn:start_ts="1490929687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pt2_tb2_beh.prj"/>
      <outfile xil_pn:name="pt2_tb2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490929698" xil_pn:in_ck="842445180408047427" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5221973718818335764" xil_pn:start_ts="1490929696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pt2_tb2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490764676" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490764676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3136079629403307609" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:in_ck="5480826789641130358" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-740915902324725153" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE_fifo_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE_fifo_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:in_ck="-3600156678938207579" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9173419497341944425" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:in_ck="-3600156678938207579" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929560" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3256355815213668631" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929580" xil_pn:in_ck="1920388331914607328" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1538261355058477286" xil_pn:start_ts="1490929560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_fifo_block.lso"/>
      <outfile xil_pn:name="top_fifo_block.ngc"/>
      <outfile xil_pn:name="top_fifo_block.ngr"/>
      <outfile xil_pn:name="top_fifo_block.prj"/>
      <outfile xil_pn:name="top_fifo_block.stx"/>
      <outfile xil_pn:name="top_fifo_block.syr"/>
      <outfile xil_pn:name="top_fifo_block.xst"/>
      <outfile xil_pn:name="top_fifo_block_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490928082" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9160348186634766910" xil_pn:start_ts="1490928082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490929592" xil_pn:in_ck="1978512261442170494" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4609264006571370530" xil_pn:start_ts="1490929580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_fifo_block.bld"/>
      <outfile xil_pn:name="top_fifo_block.ngd"/>
      <outfile xil_pn:name="top_fifo_block_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490929602" xil_pn:in_ck="-9083428867286406052" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1490929592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_fifo_block.pcf"/>
      <outfile xil_pn:name="top_fifo_block_map.map"/>
      <outfile xil_pn:name="top_fifo_block_map.mrp"/>
      <outfile xil_pn:name="top_fifo_block_map.ncd"/>
      <outfile xil_pn:name="top_fifo_block_map.ngm"/>
      <outfile xil_pn:name="top_fifo_block_map.xrpt"/>
      <outfile xil_pn:name="top_fifo_block_summary.xml"/>
      <outfile xil_pn:name="top_fifo_block_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490929640" xil_pn:in_ck="3624191969108171726" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490929602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_fifo_block.ncd"/>
      <outfile xil_pn:name="top_fifo_block.pad"/>
      <outfile xil_pn:name="top_fifo_block.par"/>
      <outfile xil_pn:name="top_fifo_block.ptwx"/>
      <outfile xil_pn:name="top_fifo_block.unroutes"/>
      <outfile xil_pn:name="top_fifo_block.xpi"/>
      <outfile xil_pn:name="top_fifo_block_pad.csv"/>
      <outfile xil_pn:name="top_fifo_block_pad.txt"/>
      <outfile xil_pn:name="top_fifo_block_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490929640" xil_pn:in_ck="-4670743368991460780" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490929632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_fifo_block.twr"/>
      <outfile xil_pn:name="top_fifo_block.twx"/>
    </transform>
  </transforms>

</generated_project>
