;redcode
;assert 1
	SPL 0, 10
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @124, 8
	SUB @124, 8
	SLT -7, @-20
	ADD 30, 9
	JMN 0, <402
	DJN -1, @-20
	CMP @124, 8
	DJN -1, @-20
	JMN 0, <402
	DJN 0, 100
	SUB @127, 106
	SPL 0, <402
	SLT 0, 10
	JMZ 30, 9
	SPL @300, 91
	SLT 0, 402
	ADD #0, 9
	JMZ 30, 9
	ADD 30, 9
	CMP @121, 103
	JMN 64, @-20
	SUB @127, 106
	CMP @124, 8
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 30, 9
	MOV -7, <-20
	ADD 30, 9
	SLT 30, 9
	SLT 30, 9
	MOV -7, <-20
	ADD 3, 20
	ADD 3, 20
	SPL 0, 10
	SPL 0, 10
	MOV -7, <-20
	SUB -7, <-150
	SLT 0, 90
	MOV -1, <-20
	SUB -7, <-150
	MOV 7, <-20
	MOV -1, <-20
	DJN 0, 100
	CMP -207, <-120
	SPL 0, 10
	CMP -207, <-120
	DJN 0, 100
	SUB @124, 8
