INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/project_1/project_1.srcs/sim_1/new/Ex_1 sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_1_sim
