Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: fpga_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga_main"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : fpga_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/PWM/PWM.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/encoder.vhd" in Library work.
Architecture behavioral of Entity encoder is up to date.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/MotorControlSystem/MCS.vhd" in Library work.
Architecture behavioral of Entity mcs is up to date.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/SPI/SPI.vhd" in Library work.
Entity <spi> compiled.
Entity <spi> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/DisplayHex.vhd" in Library work.
Architecture behavioral of Entity displayhex is up to date.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/DisplaySelect_4.vhd" in Library work.
Architecture behavioral of Entity displayselect_4_7segdisp is up to date.
Compiling vhdl file "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/FPGA/fpga_main.vhd" in Library work.
Architecture behavioral of Entity fpga_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fpga_main> in library <work> (architecture <behavioral>) with generics.
	DataSize = 12

Analyzing hierarchy for entity <MCS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SPI> in library <work> (architecture <behavioral>) with generics.
	DataWidth = 12

Analyzing hierarchy for entity <DisplayHex> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DisplaySelect_4_7segDisp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Encoder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <fpga_main> in library <work> (Architecture <behavioral>).
	DataSize = 12
Entity <fpga_main> analyzed. Unit <fpga_main> generated.

Analyzing Entity <MCS> in library <work> (Architecture <behavioral>).
Entity <MCS> analyzed. Unit <MCS> generated.

Analyzing Entity <PWM> in library <work> (Architecture <behavioral>).
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <Encoder> in library <work> (Architecture <behavioral>).
Entity <Encoder> analyzed. Unit <Encoder> generated.

Analyzing generic Entity <SPI> in library <work> (Architecture <behavioral>).
	DataWidth = 12
WARNING:Xst:819 - "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/SPI/SPI.vhd" line 67: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DataIn>
Entity <SPI> analyzed. Unit <SPI> generated.

Analyzing Entity <DisplayHex> in library <work> (Architecture <behavioral>).
Entity <DisplayHex> analyzed. Unit <DisplayHex> generated.

Analyzing Entity <DisplaySelect_4_7segDisp> in library <work> (Architecture <behavioral>).
Entity <DisplaySelect_4_7segDisp> analyzed. Unit <DisplaySelect_4_7segDisp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SPI>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/SPI/SPI.vhd".
WARNING:Xst:646 - Signal <DataBufferR<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <DataOut> equivalent to <DataBufferR> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <start>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <MISO>.
    Found 12-bit register for signal <DataBufferR>.
    Found 12-bit register for signal <DataBufferS>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <SPI> synthesized.


Synthesizing Unit <DisplayHex>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/DisplayHex.vhd".
    Found 1-bit xor2 for signal <Segment_0$xor0000> created at line 35.
    Found 1-bit xor2 for signal <Segment_0$xor0001> created at line 35.
    Found 1-bit xor2 for signal <Segment_1$xor0000> created at line 38.
    Found 1-bit xor2 for signal <Segment_2$xor0000> created at line 42.
Unit <DisplayHex> synthesized.


Synthesizing Unit <DisplaySelect_4_7segDisp>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/DisplaySelect_4.vhd".
    Found 1-of-4 decoder for signal <DisplayAN>.
    Found 5-bit 4-to-1 multiplexer for signal <DisplayPart>.
    Found 2-bit up counter for signal <Display_State>.
    Found 10-bit adder for signal <Display_State$addsub0000> created at line 43.
    Found 10-bit up counter for signal <time_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <DisplaySelect_4_7segDisp> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/PWM/PWM.vhd".
    Found 11-bit comparator greater for signal <Pin$cmp_gt0000> created at line 70.
    Found 11-bit up counter for signal <prescaler>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <Encoder>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/Encoder/encoder.vhd".
    Found 13-bit up counter for signal <clk_scaler>.
    Found 2-bit register for signal <last_hall>.
    Found 13-bit adder for signal <last_hall$add0000> created at line 32.
    Found 2-bit comparator equal for signal <last_hall$cmp_eq0009> created at line 38.
    Found 2-bit 4-to-1 multiplexer for signal <last_hall$mux0000> created at line 39.
    Found 2-bit 4-to-1 multiplexer for signal <last_hall$mux0001> created at line 41.
    Found 2-bit 4-to-1 multiplexer for signal <last_hall$mux0002> created at line 61.
    Found 2-bit 4-to-1 multiplexer for signal <last_hall$mux0003> created at line 81.
    Found 2-bit 4-to-1 multiplexer for signal <last_hall$mux0004> created at line 101.
    Found 11-bit register for signal <Motor_Position>.
    Found 11-bit subtractor for signal <Motor_Position$addsub0000> created at line 55.
    Found 11-bit adder for signal <Motor_Position$addsub0001> created at line 46.
    Found 11-bit 4-to-1 multiplexer for signal <Motor_Position$mux0002> created at line 39.
    Found 11-bit 4-to-1 multiplexer for signal <Motor_Position$mux0003> created at line 41.
    Found 11-bit 4-to-1 multiplexer for signal <Motor_Position$mux0004> created at line 61.
    Found 11-bit 4-to-1 multiplexer for signal <Motor_Position$mux0005> created at line 81.
    Found 11-bit 4-to-1 multiplexer for signal <Motor_Position$mux0006> created at line 101.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <Encoder> synthesized.


Synthesizing Unit <MCS>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/MotorControlSystem/MCS.vhd".
    Found finite state machine <FSM_0> for signal <MotorState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit register for signal <clk_scaler>.
    Found 1-bit register for signal <direction>.
    Found 23-bit adder for signal <direction$add0000> created at line 132.
    Found 11-bit comparator greatequal for signal <direction$cmp_ge0000> created at line 155.
    Found 11-bit register for signal <last_position>.
    Found 2-bit register for signal <Motor_Dir_out_reset>.
    Found 3-bit 4-to-1 multiplexer for signal <Motor_Dir_out_run>.
    Found 10-bit adder for signal <MotorState$add0000> created at line 114.
    Found 11-bit subtractor for signal <position_change$mux0000> created at line 149.
    Found 1-bit register for signal <ResetNow>.
    Found 10-bit up counter for signal <wait_signal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MCS> synthesized.


Synthesizing Unit <fpga_main>.
    Related source file is "C:/Users/Lukas Schwartz/Documents/GitHub/Projekt-2014/FPGA/fpga_main.vhd".
WARNING:Xst:647 - Input <BTN<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dataToSend<0>>.
    Found 10-bit register for signal <MC_A>.
    Found 10-bit register for signal <MC_B>.
    Found 12-bit register for signal <SPI_DI>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <fpga_main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 11-bit subtractor                                     : 4
 13-bit adder                                          : 2
 23-bit adder                                          : 2
# Counters                                             : 8
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 13-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 32
 1-bit register                                        : 18
 10-bit register                                       : 2
 11-bit register                                       : 4
 12-bit register                                       : 2
 2-bit register                                        : 4
 23-bit register                                       : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 23
 11-bit 4-to-1 multiplexer                             : 10
 2-bit 4-to-1 multiplexer                              : 10
 3-bit 4-to-1 multiplexer                              : 2
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MCS_A/MotorState/FSM> on signal <MotorState[1:2]> with sequential encoding.
Optimizing FSM <MCS_B/MotorState/FSM> on signal <MotorState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
WARNING:Xst:1710 - FF/Latch <DataBufferS_0> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 11-bit subtractor                                     : 4
 13-bit adder                                          : 2
 23-bit adder                                          : 2
# Counters                                             : 8
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 13-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 160
 Flip-Flops                                            : 160
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 2-bit comparator equal                                : 2
# Multiplexers                                         : 21
 11-bit 4-to-1 multiplexer                             : 10
 2-bit 4-to-1 multiplexer                              : 10
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DataBufferS_0> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fpga_main> ...

Optimizing unit <SPI> ...

Optimizing unit <Encoder> ...

Optimizing unit <MCS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_main, actual ratio is 37.
FlipFlop MC_A_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MC_A_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 251
 Flip-Flops                                            : 251

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga_main.ngr
Top Level Output File Name         : fpga_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 1160
#      GND                         : 1
#      INV                         : 40
#      LUT1                        : 144
#      LUT2                        : 69
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 121
#      LUT3_L                      : 2
#      LUT4                        : 215
#      LUT4_D                      : 2
#      LUT4_L                      : 25
#      MULT_AND                    : 14
#      MUXCY                       : 264
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 246
# FlipFlops/Latches                : 252
#      FD                          : 120
#      FDCE                        : 22
#      FDCPE_1                     : 12
#      FDE                         : 48
#      FDR                         : 25
#      FDRE                        : 20
#      FDS                         : 4
#      LDC_1                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 37
#      IBUF                        : 10
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      331  out of    960    34%  
 Number of Slice Flip Flops:            244  out of   1920    12%  
 Number of 4 input LUTs:                624  out of   1920    32%  
 Number of IOs:                          41
 Number of bonded IOBs:                  39  out of    108    36%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SPI_SS                             | IBUF+BUFG              | 41    |
Clk                                | BUFGP                  | 186   |
SPI_Slave/start                    | NONE(SPI_Slave/start)  | 1     |
SPI_MClk                           | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------------------+-------+
Control Signal                                                       | Buffer(FF name)                          | Load  |
---------------------------------------------------------------------+------------------------------------------+-------+
MCS_A/ResetNow(MCS_A/ResetNow:Q)                                     | NONE(MCS_A/ENCODER_part/Motor_Position_0)| 11    |
MCS_B/ResetNow(MCS_B/ResetNow:Q)                                     | NONE(MCS_B/ENCODER_part/Motor_Position_0)| 11    |
SPI_SS                                                               | IBUF                                     | 1     |
SPI_Slave/DataBufferS_10_and0000(SPI_Slave/DataBufferS_10_and00001:O)| NONE(SPI_Slave/DataBufferS_10)           | 1     |
SPI_Slave/DataBufferS_10_and0001(SPI_Slave/DataBufferS_10_and00011:O)| NONE(SPI_Slave/DataBufferS_10)           | 1     |
SPI_Slave/DataBufferS_11_and0000(SPI_Slave/DataBufferS_11_and00001:O)| NONE(SPI_Slave/DataBufferS_11)           | 1     |
SPI_Slave/DataBufferS_11_and0001(SPI_Slave/DataBufferS_11_and00011:O)| NONE(SPI_Slave/DataBufferS_11)           | 1     |
SPI_Slave/DataBufferS_1_and0000(SPI_Slave/DataBufferS_1_and00001:O)  | NONE(SPI_Slave/DataBufferS_1)            | 1     |
SPI_Slave/DataBufferS_1_and0001(SPI_Slave/DataBufferS_1_and00011:O)  | NONE(SPI_Slave/DataBufferS_1)            | 1     |
SPI_Slave/DataBufferS_2_and0000(SPI_Slave/DataBufferS_2_and00001:O)  | NONE(SPI_Slave/DataBufferS_2)            | 1     |
SPI_Slave/DataBufferS_2_and0001(SPI_Slave/DataBufferS_2_and00011:O)  | NONE(SPI_Slave/DataBufferS_2)            | 1     |
SPI_Slave/DataBufferS_3_and0000(SPI_Slave/DataBufferS_3_and00001:O)  | NONE(SPI_Slave/DataBufferS_3)            | 1     |
SPI_Slave/DataBufferS_3_and0001(SPI_Slave/DataBufferS_3_and00011:O)  | NONE(SPI_Slave/DataBufferS_3)            | 1     |
SPI_Slave/DataBufferS_4_and0000(SPI_Slave/DataBufferS_4_and00001:O)  | NONE(SPI_Slave/DataBufferS_4)            | 1     |
SPI_Slave/DataBufferS_4_and0001(SPI_Slave/DataBufferS_4_and00011:O)  | NONE(SPI_Slave/DataBufferS_4)            | 1     |
SPI_Slave/DataBufferS_5_and0000(SPI_Slave/DataBufferS_5_and00001:O)  | NONE(SPI_Slave/DataBufferS_5)            | 1     |
SPI_Slave/DataBufferS_5_and0001(SPI_Slave/DataBufferS_5_and00011:O)  | NONE(SPI_Slave/DataBufferS_5)            | 1     |
SPI_Slave/DataBufferS_6_and0000(SPI_Slave/DataBufferS_6_and00001:O)  | NONE(SPI_Slave/DataBufferS_6)            | 1     |
SPI_Slave/DataBufferS_6_and0001(SPI_Slave/DataBufferS_6_and00011:O)  | NONE(SPI_Slave/DataBufferS_6)            | 1     |
SPI_Slave/DataBufferS_7_and0000(SPI_Slave/DataBufferS_7_and00001:O)  | NONE(SPI_Slave/DataBufferS_7)            | 1     |
SPI_Slave/DataBufferS_7_and0001(SPI_Slave/DataBufferS_7_and00011:O)  | NONE(SPI_Slave/DataBufferS_7)            | 1     |
SPI_Slave/DataBufferS_8_and0000(SPI_Slave/DataBufferS_8_and00001:O)  | NONE(SPI_Slave/DataBufferS_8)            | 1     |
SPI_Slave/DataBufferS_8_and0001(SPI_Slave/DataBufferS_8_and00011:O)  | NONE(SPI_Slave/DataBufferS_8)            | 1     |
SPI_Slave/DataBufferS_9_and0000(SPI_Slave/DataBufferS_9_and00001:O)  | NONE(SPI_Slave/DataBufferS_9)            | 1     |
SPI_Slave/DataBufferS_9_and0001(SPI_Slave/DataBufferS_9_and00011:O)  | NONE(SPI_Slave/DataBufferS_9)            | 1     |
SPI_Slave/MISO_and0000(SPI_Slave/MISO_and00001:O)                    | NONE(SPI_Slave/MISO)                     | 1     |
SPI_Slave/MISO_and0001(SPI_Slave/MISO_and00011:O)                    | NONE(SPI_Slave/MISO)                     | 1     |
---------------------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.792ns (Maximum Frequency: 92.663MHz)
   Minimum input arrival time before clock: 6.962ns
   Maximum output required time after clock: 12.432ns
   Maximum combinational path delay: 8.517ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPI_SS'
  Clock period: 2.761ns (frequency: 362.188MHz)
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Delay:               2.761ns (Levels of Logic = 1)
  Source:            dataToSend_0 (FF)
  Destination:       SPI_DI_0 (FF)
  Source Clock:      SPI_SS rising
  Destination Clock: SPI_SS rising

  Data Path: dataToSend_0 to SPI_DI_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   1.158  dataToSend_0 (dataToSend_0)
     LUT3:I0->O            1   0.704   0.000  SPI_DI_mux0001<9>1 (SPI_DI_mux0001<9>)
     FD:D                      0.308          SPI_DI_9
    ----------------------------------------
    Total                      2.761ns (1.603ns logic, 1.158ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 10.792ns (frequency: 92.663MHz)
  Total number of paths / destination ports: 46172 / 284
-------------------------------------------------------------------------
Delay:               10.792ns (Levels of Logic = 8)
  Source:            MCS_B/MotorState_FSM_FFd2 (FF)
  Destination:       MCS_B/direction (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: MCS_B/MotorState_FSM_FFd2 to MCS_B/direction
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              75   0.591   1.451  MCS_B/MotorState_FSM_FFd2 (MCS_B/MotorState_FSM_FFd2)
     LUT2_D:I0->O          9   0.704   0.824  MCS_B/MotorState_FSM_FFd2-In11 (MCS_B/N10)
     LUT4:I3->O            1   0.704   0.424  MCS_B/position_change_mux0001<9>1 (MCS_B/position_change_mux0001<9>)
     LUT4:I3->O            1   0.704   0.000  MCS_B/Msub_position_change_mux0000_lut<9> (MCS_B/Msub_position_change_mux0000_lut<9>)
     MUXCY:S->O            0   0.464   0.000  MCS_B/Msub_position_change_mux0000_cy<9> (MCS_B/Msub_position_change_mux0000_cy<9>)
     XORCY:CI->O           1   0.804   0.420  MCS_B/Msub_position_change_mux0000_xor<10> (MCS_B/position_change_mux0000<10>)
     INV:I->O              1   0.704   0.000  MCS_B/Mcompar_direction_cmp_ge0000_lut<3>_INV_0 (MCS_B/Mcompar_direction_cmp_ge0000_lut<3>)
     MUXCY:S->O            1   0.864   0.455  MCS_B/Mcompar_direction_cmp_ge0000_cy<3> (MCS_B/direction_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.420  MCS_B/direction_not00021 (MCS_B/direction_not0002)
     FDE:CE                    0.555          MCS_B/direction
    ----------------------------------------
    Total                     10.792ns (6.798ns logic, 3.994ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPI_MClk'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            SPI_Slave/DataBufferR_7 (FF)
  Destination:       SPI_Slave/DataBufferR_8 (FF)
  Source Clock:      SPI_MClk rising
  Destination Clock: SPI_MClk rising

  Data Path: SPI_Slave/DataBufferR_7 to SPI_Slave/DataBufferR_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.587  SPI_Slave/DataBufferR_7 (SPI_Slave/DataBufferR_7)
     FDE:D                     0.308          SPI_Slave/DataBufferR_8
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_MClk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.260ns (Levels of Logic = 2)
  Source:            SPI_SS (PAD)
  Destination:       SPI_Slave/MISO (FF)
  Destination Clock: SPI_MClk falling

  Data Path: SPI_SS to SPI_Slave/MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SPI_SS_IBUF (SPI_SS_IBUF1)
     INV:I->O             24   0.704   1.252  SPI_Slave/SS_inv1_INV_0 (SPI_Slave/SS_inv)
     FDCPE_1:CE                0.555          SPI_Slave/DataBufferS_8
    ----------------------------------------
    Total                      4.260ns (2.477ns logic, 1.783ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 212 / 62
-------------------------------------------------------------------------
Offset:              6.962ns (Levels of Logic = 5)
  Source:            HallB<0> (PAD)
  Destination:       MCS_B/ENCODER_part/Motor_Position_3 (FF)
  Destination Clock: Clk rising

  Data Path: HallB<0> to MCS_B/ENCODER_part/Motor_Position_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  HallB_0_IBUF (HallB_0_IBUF)
     LUT2:I0->O            6   0.704   0.704  MCS_B/ENCODER_part/Mmux_Motor_Position_mux00021421 (MCS_B/ENCODER_part/N11)
     LUT4:I2->O           11   0.704   0.968  MCS_B/ENCODER_part/Mmux_Motor_Position_mux000214542 (MCS_B/ENCODER_part/N6)
     LUT4_L:I2->LO         1   0.704   0.104  MCS_B/ENCODER_part/Mmux_Motor_Position_mux00026325_SW0 (N188)
     LUT4:I3->O            1   0.704   0.000  MCS_B/ENCODER_part/Mmux_Motor_Position_mux00026325 (MCS_B/ENCODER_part/Motor_Position_mux0002<7>)
     FDCE:D                    0.308          MCS_B/ENCODER_part/Motor_Position_3
    ----------------------------------------
    Total                      6.962ns (4.342ns logic, 2.620ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPI_MClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            SPI_Slave/MISO (FF)
  Destination:       SPI_MISO (PAD)
  Source Clock:      SPI_MClk falling

  Data Path: SPI_Slave/MISO to SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          1   0.591   0.420  SPI_Slave/MISO (SPI_Slave/MISO)
     OBUF:I->O                 3.272          SPI_MISO_OBUF (SPI_MISO)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 539 / 17
-------------------------------------------------------------------------
Offset:              12.432ns (Levels of Logic = 13)
  Source:            MCS_A/MotorState_FSM_FFd1 (FF)
  Destination:       MotorA<1> (PAD)
  Source Clock:      Clk rising

  Data Path: MCS_A/MotorState_FSM_FFd1 to MotorA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              84   0.591   1.454  MCS_A/MotorState_FSM_FFd1 (MCS_A/MotorState_FSM_FFd1)
     LUT2:I0->O           17   0.704   1.051  MCS_A/PWM_signal<0>11 (MCS_A/PWM_signal<0>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  MCS_A/PWM_signal<0>_mand (MCS_A/PWM_signal<0>_mand1)
     MUXCY:DI->O           1   0.888   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<1> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<2> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<3> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<4> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<5> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<6> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<7> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<7>)
     MUXCY:CI->O           4   0.459   0.666  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<8> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<8>)
     LUT3:I1->O            1   0.704   0.424  MCS_A/Motor_Direction_out<1>_SW2 (N172)
     LUT4:I3->O            1   0.704   0.420  MCS_A/Motor_Direction_out<1> (MotorA_1_OBUF)
     OBUF:I->O                 3.272          MotorA_1_OBUF (MotorA<1>)
    ----------------------------------------
    Total                     12.432ns (8.417ns logic, 4.015ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPI_SS'
  Total number of paths / destination ports: 84 / 14
-------------------------------------------------------------------------
Offset:              9.643ns (Levels of Logic = 12)
  Source:            MC_A_0 (FF)
  Destination:       MotorA<1> (PAD)
  Source Clock:      SPI_SS rising

  Data Path: MC_A_0 to MotorA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  MC_A_0 (MC_A_0)
     MULT_AND:I0->LO       0   0.741   0.000  MCS_A/PWM_signal<0>_mand (MCS_A/PWM_signal<0>_mand1)
     MUXCY:DI->O           1   0.888   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<1> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<2> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<3> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<4> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<5> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<6> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<7> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<7>)
     MUXCY:CI->O           4   0.459   0.666  MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<8> (MCS_A/PWM_part/Mcompar_Pin_cmp_gt0000_cy<8>)
     LUT3:I1->O            1   0.704   0.424  MCS_A/Motor_Direction_out<1>_SW2 (N172)
     LUT4:I3->O            1   0.704   0.420  MCS_A/Motor_Direction_out<1> (MotorA_1_OBUF)
     OBUF:I->O                 3.272          MotorA_1_OBUF (MotorA<1>)
    ----------------------------------------
    Total                      9.643ns (7.713ns logic, 1.930ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Delay:               8.517ns (Levels of Logic = 5)
  Source:            BTN<2> (PAD)
  Destination:       Seg<4> (PAD)

  Data Path: BTN<2> to Seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  BTN_2_IBUF (BTN_2_IBUF)
     LUT4:I0->O            1   0.704   0.000  DispSelect/Mmux_DisplayPart830_F (N234)
     MUXF5:I0->O           7   0.321   0.883  DispSelect/Mmux_DisplayPart830 (DisplayThis_DisplayPart_connect<3>)
     LUT4:I0->O            1   0.704   0.420  DispHex/Segment_4_or00001 (Seg_4_OBUF)
     OBUF:I->O                 3.272          Seg_4_OBUF (Seg<4>)
    ----------------------------------------
    Total                      8.517ns (6.219ns logic, 2.298ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.46 secs
 
--> 

Total memory usage is 272532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

