Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,5032
design__instance__area,78739.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002189112827181816
power__switching__total,0.0006608864641748369
power__leakage__total,0.00000373874649994832
power__total,0.0028537381440401077
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3601736233428394
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3473995078825282
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10037843063087648
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.122646563043627
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100378
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.677811
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5196466737328663
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.48952221439761684
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5864529028391623
timing__setup__ws__corner:nom_slow_1p08V_125C,10.80238951087902
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.586453
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.802389
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4211439927107195
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.40266055518480276
timing__hold__ws__corner:nom_typ_1p20V_25C,0.280293129973036
timing__setup__ws__corner:nom_typ_1p20V_25C,13.294983268383435
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280293
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.118841
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3601736233428394
clock__skew__worst_setup,0.3473995078825282
timing__hold__ws,0.10037843063087648
timing__setup__ws,10.80238951087902
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100378
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.802389
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,5032
design__instance__area__stdcell,78739.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.621538
design__instance__utilization__stdcell,0.621538
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,125
design__instance__area__class:inverter,700.358
design__instance__count__class:sequential_cell,550
design__instance__area__class:sequential_cell,25945.9
design__instance__count__class:multi_input_combinational_cell,3175
design__instance__area__class:multi_input_combinational_cell,35787.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1054
design__instance__area__class:timing_repair_buffer,15192
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,123273
design__violations,0
design__instance__count__class:clock_buffer,103
design__instance__area__class:clock_buffer,914.458
design__instance__count__class:clock_inverter,24
design__instance__area__class:clock_inverter,192.326
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,705
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,5566
route__net__special,2
route__drc_errors__iter:0,2822
route__wirelength__iter:0,135159
route__drc_errors__iter:1,1344
route__wirelength__iter:1,133628
route__drc_errors__iter:2,1324
route__wirelength__iter:2,133286
route__drc_errors__iter:3,223
route__wirelength__iter:3,132476
route__drc_errors__iter:4,33
route__wirelength__iter:4,132419
route__drc_errors__iter:5,1
route__wirelength__iter:5,132402
route__drc_errors__iter:6,0
route__wirelength__iter:6,132403
route__drc_errors,0
route__wirelength,132403
route__vias,31012
route__vias__singlecut,31012
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,644.535
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,488
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,488
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,488
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,488
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000211032
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000235885
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000617051
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000235885
design_powergrid__voltage__worst,0.0000235885
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000235885
design_powergrid__drop__worst__net:VPWR,0.0000211032
design_powergrid__voltage__worst__net:VGND,0.0000235885
design_powergrid__drop__worst__net:VGND,0.0000235885
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007240000000000000138244450609281699371422291733324527740478515625
ir__drop__worst,0.00002110000000000000126864664606873844832080067135393619537353515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
