// Seed: 3086109063
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wor id_19,
    output supply1 id_20,
    input tri0 id_21,
    input tri1 id_22,
    output uwire id_23,
    input tri0 id_24,
    output uwire id_25,
    input tri0 id_26
);
  id_28(
      .id_0(1)
  );
  wire id_29;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5 = id_4;
  module_0(
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
