
---------- Begin Simulation Statistics ----------
simSeconds                                   5.511455                       # Number of seconds simulated (Second)
simTicks                                 5511454542000                       # Number of ticks simulated (Tick)
finalTick                                8997884000800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  29899.61                       # Real time elapsed on the host (Second)
hostTickRate                                184331981                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9141088                       # Number of bytes of host memory used (Byte)
simInsts                                   3135944890                       # Number of instructions simulated (Count)
simOps                                     3459426053                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   104882                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     115701                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      13778636355                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1005757597                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   396523                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1016901428                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               19075372                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            229032985                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         402418029                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                7447                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         13777600141                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.073808                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.349227                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               13039061823     94.64%     94.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 550733803      4.00%     98.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  97554063      0.71%     99.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  89942316      0.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    308129      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           13777600141                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                48733148     14.21%     14.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  34093      0.01%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   39290      0.01%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     14.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              291464257     84.99%     99.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2651428      0.77%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1399      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     498820383     49.05%     49.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        80337      0.01%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          8345      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    506597915     49.82%     98.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     11393049      1.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1016901428                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.073803                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           342922216                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.337223                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              16173398785                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1235189730                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       799612753                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     1800                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     640                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             640                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1359821085                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1160                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         800802795                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     290761105                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  12614376                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             5273098                       # Number of nop insts executed (Count)
system.cpu.numRefs                          302022077                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      170941385                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11260972                       # Number of stores executed (Count)
system.cpu.numRate                           0.058119                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           17941                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1036214                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   771033836                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     777121139                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.870339                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.870339                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.055959                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.055959                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1260557023                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 455274006                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        640                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   491194656                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  494278287                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads               16241560539                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   709167                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      362807978                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11414553                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       441053                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       301836                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               293275840                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         289568468                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           7878413                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            108041628                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1567400                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               107669900                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996559                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1408746                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              21670                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          143832                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             123676                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            20156                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1344                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       218231572                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          389076                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           7794684                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  13747023580                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.056913                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.426035                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     13360787745     97.19%     97.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       212699443      1.55%     98.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        77102303      0.56%     99.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        48215444      0.35%     99.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1003841      0.01%     99.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        34307432      0.25%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2294995      0.02%     99.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         3394246      0.02%     99.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         7218131      0.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  13747023580                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            776290342                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              782377645                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   281171841                       # Number of memory references committed (Count)
system.cpu.commit.loads                     270004061                       # Number of loads committed (Count)
system.cpu.commit.amos                              6                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      161472                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  169818292                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              640                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   713530107                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1096105                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    501117232     64.05%     64.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        80244      0.01%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         8321      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    270004061     34.51%     98.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11167780      1.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    782377645                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7218131                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       94068935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          94068935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data       718096                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total        718096                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      5979040                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      5979040                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.002383                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.002383                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.019843                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.019843                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             8.326241                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         8.326241                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      94158412                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         94158412                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    207242999                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       207242999                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    207249972                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      207249972                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 12650518592755                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 12650518592755                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 12650518592755                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 12650518592755                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    301311934                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     301311934                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    301408384                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    301408384                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.687802                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.687802                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.687605                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.687605                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61041.958733                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61041.958733                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61039.904955                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61039.904955                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      6850130                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       698764                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       591695                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         7810                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.577130                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    89.470423                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     65526300                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          65526300                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data    143015989                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total     143015989                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data    143015989                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total    143015989                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       570318                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       570318                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     64227010                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     64227010                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     64233965                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1299702                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     65533667                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         4224                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         4224                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 3848337373566                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3848337373566                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 3848572447966                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  76241620608                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3924814068574                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    120233600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    120233600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.213158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.213158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.213113                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.217425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59917.741361                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59917.741361                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59914.913363                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 58660.847339                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59890.041993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 28464.393939                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 28464.393939                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               65526300                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                729384                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                 718099                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1299702                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1299702                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  76241620608                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  76241620608                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 58660.847339                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 58660.847339                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data        99704                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        99704                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data        21037                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total        21037                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         8339                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         8339                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    327150400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    327150400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       108043                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       108043                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.077182                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.077182                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 39231.370668                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 39231.370668                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         6941                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         6941                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data         1398                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total         1398                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data     82613200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total     82613200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.012939                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.012939                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 59093.848355                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 59093.848355                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     83855916                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        83855916                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       716609                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       716609                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      5850251                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      5850251                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    206396237                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     206396237                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 12620387545200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 12620387545200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    290252153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    290252153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.711093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.711093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61146.403290                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61146.403290                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data    142856837                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total    142856837                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       560145                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       560145                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     63539400                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     63539400                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         2803                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         2803                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 3827334926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 3827334926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    120233600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    120233600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.218911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.218911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60235.616421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60235.616421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 42894.612915                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 42894.612915                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data        89477                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total        89477                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data        20989                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total        20989                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         6947                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         6947                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data        96424                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total        96424                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.072046                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.072046                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         6929                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         6929                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    233668000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    233668000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.071860                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.071860                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 33723.192380                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 33723.192380                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data           26                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           26                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           26                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           26                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1406400                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1406400                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 54092.307692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 54092.307692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       106579                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       106579                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data        21037                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total        21037                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       106579                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       106579                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data            6                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total               6                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data            6                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total            6                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data           25                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           25                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       641434                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       641434                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data  20122524663                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  20122524663                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       641459                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       641459                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999961                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999961                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31371.153794                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31371.153794                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data        10039                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total        10039                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8        10035                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total        10035                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       631395                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       631395                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data  18507077064                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total  18507077064                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.984311                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.984311                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29311.408966                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29311.408966                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10212994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10212994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data         1487                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total         1487                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data       128789                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total       128789                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       205328                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       205328                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10008522892                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10008522892                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10418322                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10418322                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.019708                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.019708                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 48744.072372                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 48744.072372                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       149113                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       149113                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8          138                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total          138                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        56215                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        56215                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data         1421                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         1421                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2495370502                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2495370502                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44389.762554                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44389.762554                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     64227010                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       570318                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued        28186815                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           11290                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          718099                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.019835                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.991317                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.557350                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.552510                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999600                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache     24121541                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR      2765572                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate          26887113                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.953890                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified     62305771                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit     27789874                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand      1652811                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage       2574105                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage       100125                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed       154203                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified       154203                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill            0                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340843139                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           65526300                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.201623                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   501.281769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    10.718231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.979066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.020934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          392                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2671482724                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2671482724                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                133510520                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           13239868266                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 224626266                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             171750504                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7844585                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             84599335                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 83793                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1044063717                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              10336738                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8252126                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1312143519                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   293275840                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          109202322                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   13759092327                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                15856662                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      55882                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles              1320856                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        943703                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2824                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         4092                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 416847496                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8931                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      258                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        13777600141                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.095774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.468275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              13074097978     94.89%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                385455472      2.80%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 20065446      0.15%     97.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                297981245      2.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          13777600141                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.021285                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.095230                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      416801997                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         416801997                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     416801997                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        416801997                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        45458                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           45458                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        45458                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          45458                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1105217102                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1105217102                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1105217102                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1105217102                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    416847455                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     416847455                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    416847455                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    416847455                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000109                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000109                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 24312.928461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 24312.928461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 24312.928461                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 24312.928461                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       115832                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         1861                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      62.241805                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        40110                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             40110                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         5349                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          5349                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         5349                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         5349                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        40109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        40109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        40109                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        40109                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    908424312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    908424312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    908424312                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    908424312                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22648.889576                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22648.889576                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22648.889576                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22648.889576                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  40110                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    416801997                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       416801997                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        45458                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         45458                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1105217102                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1105217102                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    416847455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    416847455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 24312.928461                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 24312.928461                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         5349                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         5349                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        40109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        40109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    908424312                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    908424312                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22648.889576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22648.889576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            543743563                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              40110                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           13556.309225                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          491                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         3334819750                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        3334819750                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7844585                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                11301323502                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 51438580                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1011427218                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                362807978                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                11414553                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                316969                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  11424283                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   753761                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3265                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        6333956                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1466863                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              7800819                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                799641946                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               799613393                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 583592067                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1312776440                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.058033                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.444548                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      169255                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                92803917                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3265                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 246773                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9813                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 536012                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          269896343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            194.253402                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           122.778291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               67398405     24.97%     24.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1607971      0.60%     25.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               199591      0.07%     25.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               121039      0.04%     25.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  956      0.00%     25.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  469      0.00%     25.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                65220      0.02%     25.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                21481      0.01%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 8123      0.00%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1212      0.00%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                182      0.00%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1147      0.00%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3879      0.00%     25.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6095      0.00%     25.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             383896      0.14%     25.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            8352112      3.09%     28.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1112161      0.41%     29.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               7906      0.00%     29.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189           52339992     19.39%     48.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            7077701      2.62%     51.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1449686      0.54%     51.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            7095629      2.63%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 15      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 10      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 17      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 24      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                685      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                115      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  8      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                174      0.00%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows        122640442     45.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            269896343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                  168334                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                      22098                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 288620112                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses               205580778                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                 11242229                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                  93172                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                   51352018                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             494200890                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses             11335401                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     299862341                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                   205673950                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 505536291                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks             203484349                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor    203484282                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1         1374                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     49329373                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore    148986693                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples     54497656                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean  1144.323697                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev  4798.570947                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383     54373002     99.77%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767            7      0.00%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151           93      0.00%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535       113185      0.21%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919         1412      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::81920-98303            8      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::98304-114687            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071          571      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::131072-147455          469      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            8      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607         8898      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::245760-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total     54497656                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples    194462743                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 42304.072019                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 32308.426178                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 23652.659688                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-32767     69248360     35.61%     35.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-65535    114079063     58.66%     94.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-98303     11000868      5.66%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-131071        19810      0.01%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-163839        22103      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-196607        45055      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::196608-229375        21298      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-262143        26175      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::262144-294911            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::360448-393215            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total    194462743                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 5511454562800                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     1.184106                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     1.510460                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 3294852410800     59.78%     59.78% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 146972067200      2.67%     62.45% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2 106038417600      1.92%     64.37% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3 1730422572800     31.40%     95.77% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4 196367790000      3.56%     99.33% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5  34493579600      0.63%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6    222258800      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7   1783302800      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8     62249200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9      1224400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10       552000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11      1507600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12       549200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13      1098400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14       549200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::15    234433200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 5511454562800                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB     49329373    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB            4      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB         1374      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total     49330751                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data    203484282                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total    203484282                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data     49330751                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total     49330751                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total    252815033                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 416869104                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    1087                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                        980                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             416870191                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     416869104                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        1087                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 416870191                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                   967                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor          959                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          859                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore           86                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples          881                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1670.374574                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  9267.457530                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095          851     96.59%     96.59% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191            2      0.23%     96.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            7      0.79%     97.62% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-45055            1      0.11%     97.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-53247            4      0.45%     98.18% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            6      0.68%     98.86% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            7      0.79%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::61440-65535            3      0.34%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total          881                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples          938                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 41623.880597                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 28849.049816                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 30696.555713                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          382     40.72%     40.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767            6      0.64%     41.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           19      2.03%     43.39% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          458     48.83%     92.22% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           41      4.37%     96.59% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            8      0.85%     97.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            5      0.53%     97.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            7      0.75%     98.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223           12      1.28%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total          938                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples  -6245037536                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.643081                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.478892                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0  -2228377472     35.68%     35.68% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1  -4017252464     64.33%    100.01% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       592400     -0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total  -6245037536                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB          859     99.88%     99.88% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB            1      0.12%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total          860                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst          959                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total          959                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst          860                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total          860                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         1819                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits        194446320                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1015                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                72                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits           196405317                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           9175461                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits              61375                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses            31797                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts             49359427                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses       205580778                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses          93172                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            1087                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits               196467707                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               9207330                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses           205675037                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 8449430512800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7844585                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                233058769                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles             13021198661                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       33479997                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 273947639                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             208070490                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1021519851                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts              10661089                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              27401579                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              131418772                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                9392826                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                7037499                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1422686103                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1979633557                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1326923599                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      640                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps            1089997147                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                332688960                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1452092                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              318452                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 385149320                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      14740231396                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2031782261                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                771033836                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  777121139                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   624                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  624                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   39                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  39                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          156                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          156                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port         1170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total         1170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1326                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio           87                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           87                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port        36936                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total        36936                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     37023                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer16.occupancy              143673                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              883981                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              117000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             2898000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pci_ide              585                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total                585                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide             585                       # number of overall misses (Count)
system.iocache.overallMisses::total               585                       # number of overall misses (Count)
system.iocache.demandMissLatency::pci_ide     89397981                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total      89397981                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pci_ide     89397981                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total     89397981                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pci_ide            585                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total              585                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide           585                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total             585                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide              1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide             1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pci_ide 152817.061538                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 152817.061538                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pci_ide 152817.061538                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 152817.061538                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs           1427                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs            144                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs          9.909722                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.demandMshrMisses::pci_ide          585                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total            585                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pci_ide          585                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total           585                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pci_ide     60147981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total     60147981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pci_ide     60147981                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total     60147981                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pci_ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pci_ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pci_ide 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pci_ide 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                       585                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.ReadReq.misses::pci_ide            585                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              585                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pci_ide     89397981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     89397981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pci_ide          585                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            585                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pci_ide 152817.061538                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 152817.061538                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pci_ide          585                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          585                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pci_ide     60147981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total     60147981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pci_ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pci_ide 102817.061538                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 102817.061538                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                     585                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                   585                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                  5265                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                 5265                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker     27934410                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker          457                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                  29481                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  95037                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        12136                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  28071521                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker     27934410                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker          457                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                 29481                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 95037                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        12136                       # number of overall hits (Count)
system.l2.overallHits::total                 28071521                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker     31703134                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          517                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                10628                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             63497387                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1287566                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                96499232                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker     31703134                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          517                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst               10628                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            63497387                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1287566                       # number of overall misses (Count)
system.l2.overallMisses::total               96499232                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker 1846117598782                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     30297114                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       616016400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    3701942520000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  75575558645                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       5624281990941                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker 1846117598782                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     30297114                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      616016400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   3701942520000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  75575558645                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      5624281990941                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker     59637544                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker          974                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              40109                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           63592424                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1299702                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             124570753                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker     59637544                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker          974                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             40109                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          63592424                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1299702                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            124570753                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.531597                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.530801                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.264978                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.998506                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.990662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.774654                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.531597                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.530801                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.264978                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.998506                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.990662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.774654                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58231.391218                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58601.767892                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 57961.648476                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58300.706453                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58696.454120                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58283.178782                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58231.391218                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58601.767892                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 57961.648476                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58300.706453                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58696.454120                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58283.178782                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               758016                       # number of writebacks (Count)
system.l2.writebacks::total                    758016                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker     31703134                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          517                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst            10628                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         63497387                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1287566                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            96499232                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker     31703134                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          517                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           10628                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        63497387                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1287566                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           96499232                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         4224                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          4224                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker 1578162190382                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     25921914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    526225400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 3164859468000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  64672164630                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   4808245970326                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker 1578162190382                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     25921914                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    526225400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 3164859468000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  64672164630                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  4808245970326                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     87656200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     87656200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.531597                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.530801                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.264978                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.998506                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.990662                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.774654                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.531597                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.530801                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.264978                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.998506                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.990662                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.774654                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 49779.374821                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50139.098646                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49513.116297                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49842.357576                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50228.232673                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49826.779661                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 49779.374821                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50139.098646                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49513.116297                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49842.357576                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50228.232673                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49826.779661                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 20751.941288                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 20751.941288                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                      100010224                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data             13                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                13                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data       634161                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          634161                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       634174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        634174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999980                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999980                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data       634161                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       634161                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data  11388377000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total  11388377000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999980                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999980                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17958.179390                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17958.179390                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           29481                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              29481                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         10628                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            10628                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    616016400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    616016400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        40109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          40109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.264978                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.264978                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 57961.648476                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 57961.648476                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        10628                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        10628                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    526225400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    526225400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.264978                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.264978                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49513.116297                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49513.116297                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              12024                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 12024                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            39875                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               39875                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2355105600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2355105600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          51899                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51899                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.768319                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.768319                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59062.209404                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59062.209404                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        39875                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           39875                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2017403200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2017403200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.768319                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.768319                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50593.183699                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50593.183699                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker     27934410                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker          457                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                27934867                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker     31703134                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          517                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total              31703651                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker 1846117598782                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     30297114                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total     1846147895896                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker     59637544                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker          974                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total            59638518                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.531597                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.530801                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.531597                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58231.391218                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58601.767892                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58231.397258                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker     31703134                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          517                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total          31703651                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         2803                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         2803                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker 1578162190382                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     25921914                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total 1578188112296                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     87656200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     87656200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.531597                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.530801                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.531597                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 49779.374821                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50139.098646                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 49779.380687                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 31272.279700                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 31272.279700                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          83013                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        12136                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             95149                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     63457512                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1287566                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        64745078                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 3699587414400                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  75575558645                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 3775162973045                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     63540525                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1299702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      64840227                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.998694                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.990662                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.998533                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58300.227945                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58696.454120                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58308.107576                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     63457512                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1287566                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     64745078                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 3162842064800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  64672164630                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 3227514229430                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.998694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.990662                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.998533                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49841.885777                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50228.232673                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49849.568942                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              8620                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 8620                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data             145                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                145                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        26400                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         26400                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          8765                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             8765                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.016543                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.016543                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data   182.068966                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total   182.068966                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          145                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            145                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      2538600                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      2538600                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.016543                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.016543                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 17507.586207                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 17507.586207                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data         1421                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total         1421                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     64780561                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         64780561                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     64780561                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     64780561                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       785027                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           785027                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       785027                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       785027                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.999944                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    187555411                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                  100010237                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.875362                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      76.969507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker  1395.543966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.012259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.342439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2585.399811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher    37.731962                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.018791                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.340709                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.631201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.009212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022             32                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023           1424                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           2640                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                    8                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                   59                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                  490                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                  870                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::3                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1011                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1504                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.007812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.347656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.644531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  863127358                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 863127358                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker   2029000576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        33024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           680256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       4063832640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     82404224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          6175950720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       680256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          680256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     48513024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         48513024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker     31703134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          516                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst             10629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          63497385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1287566                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             96499230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         758016                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              758016                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker    368142486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         5992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              123426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           737343039                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher     14951448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1120566390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          123426                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             123426                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          8802218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               8802218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          8802218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker    368142486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         5992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             123426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          737343039                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher     14951448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1129368608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 2803                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            96462745                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1421                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1421                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        758016                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          96375173                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               147                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              39873                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             39873                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       96459942                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         634161                       # Transaction distribution (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port         1170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total         1170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         8292                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    290765372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    290773820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               290774990                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           87                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio        16584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   6224463744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   6224480415                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               6224480415                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              585                       # Total snoops (Count)
system.membus.snoopTraffic                      37440                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          108672524                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000005                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.002320                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                108671939    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      585      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            108672524                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              150327                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            7501200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       287157232167                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2947590                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       482503177000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      205861501                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     97194227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             9                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq            59686374                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp          124567032                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               1421                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              1421                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1543043                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     64781383                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         99252208                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             8765                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            8765                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51899                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51899                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          40109                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      64840812                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        634174                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       634174                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       120329                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    196605200                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         1947                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    119320141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              316047617                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5134080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8346816543                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         7784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    477100352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              8829058759                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                       100056184                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  48894056                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         225273778                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.012980                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.113190                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               222349875     98.70%     98.70% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 2923819      1.30%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      84      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           225273778                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 8997884000800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       152971032098                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          48133995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       78131221491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            778799                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy       47746123052                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoopLayer0.occupancy           413110                       # Layer occupancy (ticks) (Tick)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     131186725                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     65620316                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          822                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         2877940                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      2877856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           84                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   5.555436                       # Number of seconds simulated (Second)
simTicks                                 5555436214000                       # Number of ticks simulated (Tick)
finalTick                                9041865672800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  30282.80                       # Real time elapsed on the host (Second)
hostTickRate                                183451867                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9142112                       # Number of bytes of host memory used (Byte)
simInsts                                   3226817207                       # Number of instructions simulated (Count)
simOps                                     3568415335                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106556                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     117836                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      13888590535                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1120223126                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   932342                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1130292138                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               19353226                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            235045043                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         405899120                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               13889                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         13886742957                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.081394                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.372256                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               13090515103     94.27%     94.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 569275794      4.10%     98.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 121691454      0.88%     99.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 103409010      0.74%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1851574      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        22      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           13886742957                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                63445242     17.10%     17.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  34377      0.01%     17.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   39892      0.01%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              297450911     80.16%     97.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              10086093      2.72%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1797      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     575901560     50.95%     50.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       228487      0.02%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          8468      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           33      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           34      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           42      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           67      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           51      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    526199659     46.55%     97.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     27951932      2.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1130292138                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.081383                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           371056518                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.328284                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              16537732373                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1356202767                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       912316558                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     4602                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1853                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1677                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1501344031                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        2828                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         913750194                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     310238365                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  13055907                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             5371019                       # Number of nop insts executed (Count)
system.cpu.numRefs                          337901218                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      185537432                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     27662853                       # Number of stores executed (Count)
system.cpu.numRate                           0.065791                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           27221                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1847578                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   861906153                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     886110421                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.113808                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.113808                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.062059                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.062059                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1386180440                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 539041381                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       2022                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   508727638                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  512104987                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads               16393021884                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  2033990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      382486009                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      28317677                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1558878                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       684751                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               308938839                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         298150913                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           8144100                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            114104764                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1748841                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               113672967                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996216                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 4637583                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              22101                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          177834                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             155773                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            22061                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         2163                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       223873647                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          918453                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           8051385                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  13855327173                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.064341                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.462230                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     13426070068     96.90%     96.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       231403494      1.67%     98.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        89186721      0.64%     99.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        51744091      0.37%     99.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3148401      0.02%     99.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        35060240      0.25%     99.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3247587      0.02%     99.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4657608      0.03%     99.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        10808963      0.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  13855327173                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            867260227                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              891464495                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   316023923                       # Number of memory references committed (Count)
system.cpu.commit.loads                     288783130                       # Number of loads committed (Count)
system.cpu.commit.amos                             46                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      544373                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  184080054                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1659                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   818019131                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               4211340                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          295      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    575259754     64.53%     64.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       171870      0.02%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         8431      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    288783130     32.39%     96.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     27240793      3.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    891464495                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      10808963                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      127919701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         127919701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::400c7c            1                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::400cdc            2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total            3                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      1052562                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       1052562                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data     15508771                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total     15508771                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.003139                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.003139                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.046258                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.046258                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8            14.734306                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total        14.734306                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data     128426542                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        128426542                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    207346735                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       207346735                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    207357571                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      207357571                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 12653445414790                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 12653445414790                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 12653445414790                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 12653445414790                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    335266436                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     335266436                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::400c7c            1                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::400cdc            2                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    335784113                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    335784113                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.618454                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.618454                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.617532                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.617532                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61025.534908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61025.534908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61022.345863                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61022.345863                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      6874315                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       789399                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       593768                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         8598                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.577443                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    91.811933                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     65925545                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          65925545                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data    143069130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total     143069130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data    143069130                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total    143069130                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       571766                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       571766                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     64277605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     64277605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     64287694                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1645204                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     65932898                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         4693                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         4693                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 3849799188009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3849799188009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 3850108412009                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  89918831204                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3940027243213                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    169683200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    169683200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.191721                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.191721                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.191455                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.196355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59893.320356                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59893.320356                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59888.730991                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 54655.125567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59758.138391                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 36156.658854                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 36156.658854                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               65925545                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               1073438                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                1052734                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1645204                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1645204                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  89918831204                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  89918831204                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 54655.125567                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 54655.125567                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       428360                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       428360                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data       285449                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total       285449                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data        10255                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total        10255                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    377683200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    377683200                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       438615                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       438615                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.023380                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.023380                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 36829.176012                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 36829.176012                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         8809                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         8809                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data         1446                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total         1446                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data     84670800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total     84670800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.003297                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.003297                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 58555.186722                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 58555.186722                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    101994339                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       101994339                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::400c7c            1                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::400cdc            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       926028                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       926028                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data     11492254                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total     11492254                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    206467188                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     206467188                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 12622320514400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 12622320514400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    308461527                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    308461527                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::400c7c            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::400cdc            2                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.669345                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.669345                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61134.752871                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61134.752871                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data    142897008                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total    142897008                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       560463                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       560463                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     63570180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     63570180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         3029                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         3029                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 3828268293200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 3828268293200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    169683200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    169683200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.206088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.206088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60221.133450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60221.133450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 56019.544404                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 56019.544404                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data       417959                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total       417959                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::cpu.data           38                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::total           38                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data       285404                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total       285404                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         8822                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         8822                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data       426781                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total       426781                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.020671                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.020671                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         8689                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         8689                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    275100000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    275100000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.020359                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.020359                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 31660.720451                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 31660.720451                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        88882                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         88882                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data          131                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total          131                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data        82756                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total        82756                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         2014                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         2014                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        90896                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        90896                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.022157                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.022157                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         1400                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         1400                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     34124000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     34124000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.015402                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.015402                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 24374.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 24374.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       434017                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       434017                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data       285449                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total       285449                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       434017                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       434017                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           43                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              43                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       188400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       188400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           46                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           46                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.065217                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.065217                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        62800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        62800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       183600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       183600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.065217                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.065217                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        61200                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        61200                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           71                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           71                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPf::cpu.data            3                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPf::total            3                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            9                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            9                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       643525                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       643525                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data  20185092573                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  20185092573                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       643596                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       643596                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999890                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999890                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31366.446638                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31366.446638                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data        10082                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total        10082                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8        10075                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total        10075                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       633443                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       633443                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data  18564290974                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total  18564290974                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.984225                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.984225                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29306.963648                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29306.963648                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     25925291                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       25925291                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data       126531                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total       126531                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data      4016508                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total      4016508                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       236022                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       236022                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10939807817                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10939807817                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     26161313                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     26161313                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009022                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009022                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46350.797032                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46350.797032                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       162040                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       162040                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8         1228                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total         1228                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        73982                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        73982                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data         1664                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         1664                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2966603835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2966603835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002828                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002828                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 40098.994823                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 40098.994823                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     64277605                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       571766                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued        42355713                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           20697                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         1052734                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.024957                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.987416                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.648036                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.639881                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999511                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache     37097269                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR      3613240                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate          40710509                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.961157                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified     78957736                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit     30000766                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand      1755034                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage       3301280                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage       145900                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed       154203                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified       154203                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill            0                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            389143568                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           65926057                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.902728                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   497.901421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    14.098579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.972464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.027536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          448                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          295                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         3055959561                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        3055959561                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                142753485                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           13298864674                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 253561726                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             183460549                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                8102523                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             90408890                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 92967                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1160594019                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              11036621                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8859992                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1414095005                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   308938839                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          118466323                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   13867280872                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                16390700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     114593                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles              1326955                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        948929                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         4863                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        11403                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 448695892                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 14062                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      715                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        13886742957                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.103750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.487970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              13127248342     94.53%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                404653494      2.91%     97.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 28422415      0.20%     97.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                326418706      2.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          13886742957                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.022244                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.101817                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      448634981                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         448634981                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     448634981                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        448634981                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        60807                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           60807                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        60807                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          60807                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1778078948                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1778078948                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1778078948                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1778078948                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    448695788                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     448695788                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    448695788                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    448695788                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000136                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000136                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000136                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000136                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 29241.352936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 29241.352936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 29241.352936                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 29241.352936                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       316394                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         4392                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      72.038707                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        53463                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             53463                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         7345                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          7345                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         7345                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         7345                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        53462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        53462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        53462                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        53462                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1500630591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1500630591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1500630591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1500630591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 28069.106861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 28069.106861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 28069.106861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 28069.106861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  53463                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    448634981                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       448634981                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        60807                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         60807                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1778078948                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1778078948                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    448695788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    448695788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 29241.352936                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 29241.352936                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         7345                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         7345                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        53462                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        53462                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1500630591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1500630591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000119                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000119                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 28069.106861                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 28069.106861                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            589149473                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              53975                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10915.228773                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          168                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          303                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         3589619767                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        3589619767                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   8102523                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                11301910681                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 51446116                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1126526487                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                382486009                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                28317677                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                666996                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  11424334                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   761180                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4112                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        6418909                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1640490                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              8059399                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                912408316                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               912318235                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 640295129                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1399877802                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.065688                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.457394                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      738597                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                93702875                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4112                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1076884                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                50864                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 538653                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          288257268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            182.274226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           127.384225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               85687418     29.73%     29.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1617103      0.56%     30.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               208019      0.07%     30.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               150339      0.05%     30.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2101      0.00%     30.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  993      0.00%     30.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                65391      0.02%     30.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                21727      0.01%     30.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 8192      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1278      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                259      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1196      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3983      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6438      0.00%     30.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             387065      0.13%     30.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            8364292      2.90%     33.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1113611      0.39%     33.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               9785      0.00%     33.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189           52341358     18.16%     52.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            7079338      2.46%     54.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1449727      0.50%     54.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            7095635      2.46%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 29      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 37      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                688      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                117      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  8      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                176      0.00%     57.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows        122640911     42.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            288257268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                         10                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                  168397                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                      22212                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 308191977                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses               205582255                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                 27644133                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                  93570                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                   51352726                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                      1660                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                 421                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             513774232                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses             27737703                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     335836110                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                   205675825                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 541511935                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks             203486138                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor    203486071                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1         1388                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           44                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     49330004                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore    148987253                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples     54498885                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean  1144.363787                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev  4799.049360                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383     54374179     99.77%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767           17      0.00%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151           97      0.00%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535       113201      0.21%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919         1424      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::81920-98303           12      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::98304-114687            5      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071          572      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::131072-147455          469      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            8      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607         8900      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::245760-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total     54498885                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples    194463787                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 42304.082781                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 32308.375697                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 23652.819333                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-32767     69248904     35.61%     35.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-65535    114079370     58.66%     94.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-98303     11000946      5.66%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-131071        19866      0.01%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-163839        22120      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-196607        45093      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::196608-229375        21302      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-262143        26175      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::262144-294911            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::360448-393215            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total    194463787                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 5521066590832                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     1.183653                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     1.509232                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 3295603328016     59.69%     59.69% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 155827380016      2.82%     62.51% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2 106040529600      1.92%     64.43% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3 1730423880000     31.34%     95.78% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4 196368523200      3.56%     99.33% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5  34493947200      0.62%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6    222667200      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7   1783481600      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8     62290800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9      1250000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10       606000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11      1610000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12       986800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13      1124800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14       552400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::15    234433200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 5521066590832                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB     49330004    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB           44      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB         1388      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total     49331436                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data    203486071                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total    203486071                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data     49331436                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total     49331436                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total    252817507                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 448717419                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    3373                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       2882                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                      1660                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                 587                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             448720792                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     448717419                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        3373                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 448720792                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                  2792                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor         2779                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           14                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         2287                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore          211                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples         2581                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1552.421542                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  9115.011840                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-16383         2512     97.33%     97.33% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::16384-32767            6      0.23%     97.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::32768-49151           15      0.58%     98.14% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-65535           46      1.78%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::65536-81919            1      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::180224-196607            1      0.04%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total         2581                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples         2499                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 33118.367347                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 20637.042382                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 30977.151546                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383         1407     56.30%     56.30% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           36      1.44%     57.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           35      1.40%     59.14% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          865     34.61%     93.76% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           82      3.28%     97.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303           14      0.56%     97.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687           14      0.56%     98.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071           15      0.60%     98.76% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            6      0.24%     99.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223           22      0.88%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::180224-196607            2      0.08%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::229376-245759            1      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total         2499                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   2995235072                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     1.721046                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0  -2158217472    -72.06%    -72.06% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   5152043744    172.01%     99.95% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2      1334000      0.04%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::3        74800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   2995235072                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB         2287     99.39%     99.39% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB           14      0.61%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total         2301                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst         2779                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total         2779                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst         2301                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total         2301                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         5080                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits        194448872                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                3027                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               346                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits           196406087                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           9176168                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits              61629                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses            31941                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts             49361676                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                1660                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries          2450                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses       205582255                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses          93570                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            3373                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits               196470743                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               9208455                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses           205679198                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 8493412184800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                8102523                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                248620698                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles             13024765979                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       77304662                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 308257954                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             219691141                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1136986995                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts              10918619                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              29654480                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              131419790                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                9393187                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                7946523                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             134                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1532804556                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2142419115                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1455825444                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1677                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps            1193642385                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                339162163                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 5233473                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              668701                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 407537182                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      14959671446                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2262107227                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                861906153                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  886110421                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   828                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  828                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  271                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 271                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          872                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          156                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         1028                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port         1170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total         1170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     2198                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          872                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio           87                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          959                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port        36936                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total        36936                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     37895                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              802688                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              143673                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              883981                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              757000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             2898000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pci_ide              585                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total                585                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide             585                       # number of overall misses (Count)
system.iocache.overallMisses::total               585                       # number of overall misses (Count)
system.iocache.demandMissLatency::pci_ide     89397981                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total      89397981                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pci_ide     89397981                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total     89397981                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pci_ide            585                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total              585                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide           585                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total             585                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide              1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide             1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pci_ide 152817.061538                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 152817.061538                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pci_ide 152817.061538                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 152817.061538                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs           1427                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs            144                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs          9.909722                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.demandMshrMisses::pci_ide          585                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total            585                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pci_ide          585                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total           585                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pci_ide     60147981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total     60147981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pci_ide     60147981                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total     60147981                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pci_ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pci_ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pci_ide 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pci_ide 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 102817.061538                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                       585                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.ReadReq.misses::pci_ide            585                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              585                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pci_ide     89397981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     89397981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pci_ide          585                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            585                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pci_ide 152817.061538                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 152817.061538                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pci_ide          585                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          585                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pci_ide     60147981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total     60147981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pci_ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pci_ide 102817.061538                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 102817.061538                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                     601                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                   601                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                  5265                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                 5265                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker     27935349                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker         1670                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                  33465                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 129053                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher       151059                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  28250596                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker     27935349                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker         1670                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                 33465                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                129053                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher       151059                       # number of overall hits (Count)
system.l2.overallHits::total                 28250596                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker     31703546                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker         1002                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                19997                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             63514985                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1494144                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                96733674                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::400c80                 2                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::400cc0                 1                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total                  3                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker     31703546                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker         1002                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst               19997                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            63514985                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1494144                       # number of overall misses (Count)
system.l2.overallMisses::total               96733674                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker 1846142142423                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     59063866                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst      1161653600                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    3703008073200                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  87761755536                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       5638132688625                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker 1846142142423                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     59063866                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1161653600                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   3703008073200                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  87761755536                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      5638132688625                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker     59638895                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker         2672                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              53462                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           63644038                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1645203                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             124984270                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::400c80               2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::400cc0               1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total                3                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker     59638895                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker         2672                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             53462                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          63644038                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1645203                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            124984270                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.531592                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.375000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.374041                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997972                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.908182                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.773967                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::400c80               1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::400cc0               1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.531592                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.375000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.374041                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997972                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.908182                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.773967                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58231.408639                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58945.974052                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58091.393709                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58301.329571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58737.146845                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58285.108541                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58231.408639                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58945.974052                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58091.393709                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58301.329571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58737.146845                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58285.108541                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               967229                       # number of writebacks (Count)
system.l2.writebacks::total                    967229                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     8                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    8                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker     31703546                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          997                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst            19994                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         63514985                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1494144                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            96733666                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::400c80             2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::400cc0             1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total              3                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker     31703546                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          997                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           19994                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        63514985                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1494144                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           96733666                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         4693                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          4693                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker 1578183233823                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     50392466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    992287801                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 3165775636600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  75106040341                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   4820107591031                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker 1578183233823                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     50392466                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    992287801                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 3165775636600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  75106040341                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  4820107591031                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data    134461600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total    134461600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.531592                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.373129                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.373985                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997972                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.908182                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.773967                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.531592                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.373129                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.373985                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997972                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.908182                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.773967                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 49779.391675                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50544.098295                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49629.278834                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49842.972278                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50266.935678                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49828.645914                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 49779.391675                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50544.098295                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49629.278834                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49842.972278                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50266.935678                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49828.645914                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 28651.523546                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 28651.523546                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                      100252317                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            182                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu.dcache.prefetcher            1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               183                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data       636121                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          636121                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       636303                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu.dcache.prefetcher            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        636304                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999714                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999712                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data       636121                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       636121                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data  11423364728                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total  11423364728                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999714                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999712                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17957.848787                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17957.848787                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           33465                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              33465                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         19997                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            19997                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missesPerPC::400c80            2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missesPerPC::400cc0            1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1161653600                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1161653600                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        53462                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          53462                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::400c80            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::400cc0            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.374041                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.374041                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58091.393709                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58091.393709                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst        19994                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        19994                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissesPerPC::400c80            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissesPerPC::400cc0            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    992287801                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    992287801                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.373985                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.373985                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49629.278834                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49629.278834                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              25836                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 25836                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            45493                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               45493                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2701060000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2701060000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          71329                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             71329                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.637791                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.637791                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59373.090366                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59373.090366                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        45493                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           45493                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2315674000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2315674000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.637791                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.637791                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50901.765107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50901.765107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker     27935349                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker         1670                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                27937019                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker     31703546                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker         1002                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total              31704548                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker 1846142142423                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     59063866                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total     1846201206289                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker     59638895                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker         2672                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total            59641567                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.531592                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.375000                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.531585                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58231.408639                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58945.974052                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58231.431222                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            5                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   5                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker     31703546                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          997                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total          31704543                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         3029                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         3029                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker 1578183233823                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     50392466                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total 1578233626289                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data    134461600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total    134461600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.531592                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.373129                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.531585                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 49779.391675                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50544.098295                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 49779.415723                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 44391.416309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 44391.416309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         103217                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher       151059                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            254276                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     63469492                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1494144                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        64963636                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 3700307013200                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  87761755536                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 3788068768736                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     63572709                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1645203                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      65217912                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.998376                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.908182                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996101                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58300.561366                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58737.146845                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58310.602700                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     63469492                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1494144                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     64963636                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 3163459962600                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  75106040341                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 3238566002941                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.998376                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.908182                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49842.213368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50266.935678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49851.981852                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              8647                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 8647                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data             155                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                155                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       103200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        103200                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          8802                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             8802                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.017610                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.017610                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data   665.806452                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total   665.806452                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          155                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            155                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      2713000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      2713000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.017610                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.017610                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 17503.225806                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 17503.225806                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data         1664                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total         1664                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     64819766                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         64819766                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     64819766                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     64819766                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1158397                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1158397                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1158397                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1158397                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.999169                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    190984854                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                  100256596                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.904960                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      76.964095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker  1384.575841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.063662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.863264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2567.429269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher    66.103039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.018790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.338031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.626814                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.016138                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            583                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             33                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3480                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  155                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  422                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  194                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1204                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2068                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.142334                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.008057                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.849609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  866682657                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 866682657                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker   2029026944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        63808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst          1279680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       4064958912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     95625216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          6190954560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst      1279680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total         1279680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     61902656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         61902656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker     31703546                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst             19995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          63514983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1494144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             96733665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         967229                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              967229                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker    365232696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        11486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              230347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           731708322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher     17212909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1114395760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          230347                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             230347                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         11142717                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              11142717                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         11142717                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker    365232696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        11486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             230347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          731708322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher     17212909                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1125538477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 3029                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            96691788                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1664                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1664                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        967229                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          96402635                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               157                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              45491                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             45491                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       96688759                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         636121                       # Transaction distribution (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port         1170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total         1170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         1028                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         8358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    291472887                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    291482273                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               291483443                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          959                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio        16716                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   6252857216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   6252874891                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               6252874891                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              585                       # Total snoops (Count)
system.membus.snoopTraffic                      37440                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          108932600                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000005                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.002317                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                108932015    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      585      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            108932600                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1001639                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            7556400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       288705867707                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2947590                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       483676047000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      206364271                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     97437403                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             9                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq            59690027                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp          124961724                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               1664                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              1664                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2125626                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     64820611                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         99285088                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             8802                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            8802                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             71329                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            71329                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          53462                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      65218497                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        636304                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       636304                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       160388                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    197804139                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         5462                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    119323103                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              317293092                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6843264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8397784587                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    477111160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              8881760387                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                       100298655                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  62286712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         225932594                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.012968                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.113139                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               223002821     98.70%     98.70% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 2929688      1.30%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      85      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           225932594                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 9041865672800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       153753399992                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          64163181                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       78608955077                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           2236103                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy       47747414888                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoopLayer0.occupancy           413110                       # Layer occupancy (ticks) (Tick)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     132012576                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     66033378                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          845                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         2883360                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      2883275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           85                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
