{"vcs1":{"timestamp_begin":1754295043.932278491, "rt":17.39, "ut":17.16, "st":0.55}}
{"vcselab":{"timestamp_begin":1754295061.769333871, "rt":0.76, "ut":0.44, "st":0.08}}
{"link":{"timestamp_begin":1754295062.611490289, "rt":1.60, "ut":0.92, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754295040.977867597}
{"VCS_COMP_START_TIME": 1754295040.977867597}
{"VCS_COMP_END_TIME": 1754295064.661482176}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +lint=TFIPC-L +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489612}}
{"vcselab": {"peak_mem": 183324}}
