Version 4
SHEET 1 1568 680
WIRE 240 -16 240 -176
WIRE 496 -16 496 -176
WIRE 864 -16 864 -176
WIRE 1120 -16 1120 -176
WIRE -80 48 -112 48
WIRE 32 48 -80 48
WIRE 192 48 32 48
WIRE 368 48 288 48
WIRE 448 48 368 48
WIRE 656 48 544 48
WIRE 816 48 656 48
WIRE 992 48 912 48
WIRE 1072 48 992 48
WIRE 1232 48 1168 48
WIRE -80 112 -80 48
WIRE -48 112 -80 112
WIRE 48 112 16 112
WIRE 240 192 240 112
WIRE 864 192 864 112
WIRE 864 192 240 192
WIRE 1408 192 1408 128
WIRE 1408 256 1408 192
WIRE 496 272 496 112
WIRE 1120 272 1120 112
WIRE 1120 272 496 272
WIRE 1408 400 1408 336
WIRE 240 512 240 192
WIRE 496 512 496 272
FLAG 1408 400 0
FLAG 1408 192 vdd
FLAG -112 48 sel_0
IOPIN -112 48 In
FLAG 240 -176 bl_0
IOPIN 240 -176 In
FLAG 496 -176 br_0
IOPIN 496 -176 In
FLAG 864 -176 bl_1
IOPIN 864 -176 In
FLAG 1120 -176 br_1
IOPIN 1120 -176 In
FLAG 240 512 bl
IOPIN 240 512 Out
FLAG 496 512 br
IOPIN 496 512 Out
FLAG 48 112 sb
FLAG 32 48 s
FLAG 656 48 s
FLAG 992 48 sb
FLAG 1232 48 s
FLAG 368 48 sb
SYMBOL voltage 1408 240 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName vdd
SYMATTR Value 3.3
SYMBOL inv -16 112 R0
SYMATTR InstName X1
SYMBOL tri_gate 240 48 R90
SYMATTR InstName X2
SYMBOL tri_gate 496 48 R270
SYMATTR InstName X3
SYMBOL tri_gate 1120 48 R90
SYMATTR InstName X4
SYMBOL tri_gate 864 48 R270
SYMATTR InstName X5
TEXT 1352 496 Left 2 !.include models.sp
