{
  "name": "core::core_simd::ops::assign::<impl ops::bit::BitXorAssign<U> for core_simd::vector::Simd<T, N>>::bitxor_assign",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/ops/assign.rs:27:13: 27:47",
  "mir": "fn core::core_simd::ops::assign::<impl ops::bit::BitXorAssign<U> for core_simd::vector::Simd<T, N>>::bitxor_assign(_1: &mut core_simd::vector::Simd<T, N>, _2: U) -> () {\n    let mut _0: ();\n    let mut _3: core_simd::vector::Simd<T, N>;\n    let mut _4: core_simd::vector::Simd<T, N>;\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = (*_1);\n        _3 = <core_simd::vector::Simd<T, N> as ops::bit::BitXor<U>>::bitxor(move _4, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        (*_1) = move _3;\n        StorageDead(_3);\n        return;\n    }\n}\n"
}