#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-1B4IDNG

# Tue Jun 27 14:16:22 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v" (library work)
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":48:15:48:36|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":58:18:58:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":65:18:65:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":72:18:72:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":79:18:79:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":93:18:93:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":100:18:100:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":117:16:117:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":127:19:127:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":134:19:134:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":141:19:141:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":148:19:148:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":162:19:162:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":169:19:169:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":186:16:186:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":196:18:196:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":203:18:203:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":210:18:210:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":217:18:217:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":231:18:231:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":238:18:238:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":255:16:255:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":265:19:265:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":272:19:272:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":279:19:279:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":286:19:286:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":302:19:302:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":309:19:309:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":327:21:327:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":342:21:342:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":351:21:351:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":356:21:356:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":371:22:371:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":386:22:386:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":395:22:395:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":400:22:400:43|Specified digits overflow the number's size
@I::"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v" (library work)
Verilog syntax check successful!
Selecting top level module FPGA10
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.

@N: CG364 :"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v":8:7:8:13|Synthesizing module sys_pll in library work.

@W: CL168 :"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v":21:8:21:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":1:7:1:12|Synthesizing module FPGA10 in library work.

@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":259:0:259:5|Trying to extract state machine for register counter_IL68_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":190:0:190:5|Trying to extract state machine for register counter_IL68_50.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":121:0:121:5|Trying to extract state machine for register counter_IL07_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":52:0:52:5|Trying to extract state machine for register counter_IL07_50.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Trying to extract state machine for register counter_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Trying to extract state machine for register counter_50.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 24 to 13 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 11 to 9 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 7 to 6 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 3 to 2 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 45 to 13 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 11 to 9 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 7 to 6 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 3 to 2 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:24 2017

###########################################################]
Pre-mapping Report

# Tue Jun 27 14:16:24 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Cu_Suicide_Heat_Test\FPGA30\impl1\FPGA30_impl1_scck.rpt 
Printing clock  summary report in "C:\Cu_Suicide_Heat_Test\FPGA30\impl1\FPGA30_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=208  set on top level netlist FPGA10

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock        Clock                     Clock
Clock                            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system       system_clkgroup           0    
sys_pll|CLKOP_inferred_clock     517.2 MHz     1.933         inferred     Autoconstr_clkgroup_1     69   
sys_pll|CLKOS_inferred_clock     489.5 MHz     2.043         inferred     Autoconstr_clkgroup_0     111  
=========================================================================================================

@W: MT529 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":367:0:367:5|Found inferred clock sys_pll|CLKOS_inferred_clock which controls 111 sequential elements including IL12_125[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":323:0:323:5|Found inferred clock sys_pll|CLKOP_inferred_clock which controls 69 sequential elements including IL12_50[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 27 14:16:25 2017

###########################################################]
Map & Optimize Report

# Tue Jun 27 14:16:25 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: FX493 |Applying initial value "001" on instance counter_IL68_125[2:0].
@N: FX493 |Applying initial value "000" on instance counter_125[2:0].
@N: FX493 |Applying initial value "000" on instance counter_50[2:0].
@N: FX493 |Applying initial value "00" on instance IL12_125[5:4].
@N: FX493 |Applying initial value "00" on instance IL12_125[1:0].
@N: FX493 |Applying initial value "00" on instance IL12_50[5:4].
@N: FX493 |Applying initial value "00" on instance IL12_50[1:0].
@N: FX493 |Applying initial value "001" on instance counter_IL68_50[2:0].
@N: FX493 |Applying initial value "001" on instance counter_IL07_125[2:0].
@N: FX493 |Applying initial value "001" on instance counter_IL07_50[2:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000" on instance IL68_125[45:0].
@N: FX493 |Applying initial value "0000000000000000000000000" on instance IL68_50[24:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000" on instance IL07_125[45:0].
@N: FX493 |Applying initial value "0000000000000000000000000" on instance IL07_50[24:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.38ns		 243 /       180
   2		0h:00m:01s		    -1.24ns		 229 /       180
   3		0h:00m:01s		    -1.42ns		 231 /       180
   4		0h:00m:01s		    -1.38ns		 230 /       180
   5		0h:00m:01s		    -1.04ns		 229 /       180
   6		0h:00m:01s		    -1.24ns		 226 /       180
   7		0h:00m:01s		    -1.24ns		 227 /       180
   8		0h:00m:01s		    -1.13ns		 225 /       180
   9		0h:00m:01s		    -1.08ns		 224 /       180
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[7] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":259:0:259:5|Replicating instance counter_IL68_125[1] (in view: work.FPGA10(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":259:0:259:5|Replicating instance counter_IL68_125[2] (in view: work.FPGA10(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[16] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[31] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[29] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[23] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[21] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  10		0h:00m:02s		    -1.00ns		 284 /       188
  11		0h:00m:02s		    -1.02ns		 288 /       188
  12		0h:00m:02s		    -0.88ns		 289 /       188
  13		0h:00m:02s		    -1.00ns		 293 /       188
  14		0h:00m:02s		    -1.12ns		 297 /       188
  15		0h:00m:02s		    -0.90ns		 297 /       188
  16		0h:00m:02s		    -0.93ns		 300 /       188
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[11] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[22] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[7] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[20] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[6] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[4] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[2] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[18] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[16] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
Added 9 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[44] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[30] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":190:0:190:5|Replicating instance counter_IL68_50[0] (in view: work.FPGA10(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[0] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":45:0:45:5|Replicating instance IL07_50[3] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":45:0:45:5|Replicating instance IL07_50[1] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[1] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[21] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[23] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":183:0:183:5|Replicating instance IL68_50[24] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":45:0:45:5|Replicating instance IL07_50[24] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":45:0:45:5|Replicating instance IL07_50[8] (in view: work.FPGA10(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[39] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[37] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[45] (in view: work.FPGA10(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\cu_suicide_heat_test\fpga30\fpga30.v":252:0:252:5|Replicating instance IL68_125[6] (in view: work.FPGA10(verilog)) with 5 loads 1 time to improve timing.
Added 16 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  17		0h:00m:02s		    -0.75ns		 312 /       213
  18		0h:00m:02s		    -0.75ns		 317 /       213
  19		0h:00m:02s		    -0.92ns		 322 /       213
  20		0h:00m:02s		    -0.92ns		 324 /       213
  21		0h:00m:02s		    -0.92ns		 324 /       213

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 176MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 213 clock pin(s) of sequential element(s)
0 instances converted, 213 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       __.PLLInst_0        EHXPLLL                125        IL12_125[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       __.PLLInst_0        EHXPLLL                88         IL07_50[3]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 176MB)

Writing Analyst data base C:\Cu_Suicide_Heat_Test\FPGA30\impl1\synwork\FPGA30_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 176MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Cu_Suicide_Heat_Test\FPGA30\impl1\FPGA30_impl1.edi
L-2016.09L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 179MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)

@W: MT246 :"c:\cu_suicide_heat_test\fpga30\sys_pll\sys_pll.v":57:12:57:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock sys_pll|CLKOP_inferred_clock with period 3.05ns. Please declare a user-defined clock on object "n:__.CLKOP"
@W: MT420 |Found inferred clock sys_pll|CLKOS_inferred_clock with period 3.45ns. Please declare a user-defined clock on object "n:__.CLKOS"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 27 14:16:29 2017
#


Top view:               FPGA10
Requested Frequency:    290.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.609

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                 Requested     Estimated     Requested     Estimated                  Clock        Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack        Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------
sys_pll|CLKOP_inferred_clock     327.3 MHz     278.2 MHz     3.055         3.594         -0.539       inferred     Autoconstr_clkgroup_1
sys_pll|CLKOS_inferred_clock     290.0 MHz     246.5 MHz     3.449         4.057         -0.609       inferred     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      0.000         1000.000     system       system_clkgroup      
========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
System                        System                        |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
sys_pll|CLKOS_inferred_clock  sys_pll|CLKOS_inferred_clock  |  3.449       -0.609    |  No paths    -      |  No paths    -      |  No paths    -    
sys_pll|CLKOP_inferred_clock  sys_pll|CLKOP_inferred_clock  |  3.055       -0.539    |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sys_pll|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                     Arrival           
Instance               Reference                        Type         Pin     Net                    Time        Slack 
                       Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------
IL68_50[2]             sys_pll|CLKOP_inferred_clock     FD1S3AX      Q       IL68_50[2]             0.838       -0.539
IL68_50_0io[12]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[12]            0.838       -0.539
IL68_50_0io[14]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[14]            0.838       -0.539
IL07_50_0io[10]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL07_50[10]            0.888       -0.524
IL68_50_0io[8]         sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[8]             0.883       -0.519
IL68_50_0io[10]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[10]            0.883       -0.519
IL68_50_0io[3]         sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[3]             0.838       -0.514
IL68_50_0io[17]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[17]            0.838       -0.514
IL68_50_0io[19]        sys_pll|CLKOP_inferred_clock     IFS1P3DX     Q       IL68_50[19]            0.838       -0.514
counter_IL07_50[0]     sys_pll|CLKOP_inferred_clock     FD1P3AY      Q       counter_IL07_50[0]     0.915       -0.507
======================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                       Required           
Instance                   Reference                        Type         Pin     Net                      Time         Slack 
                           Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------
error_dect_IL68_0io[0]     sys_pll|CLKOP_inferred_clock     OFS1P3DX     D       N_949_i                  2.844        -0.539
error_dect_IL07_0io[0]     sys_pll|CLKOP_inferred_clock     OFS1P3DX     D       N_902_i                  2.844        -0.524
data_rx_flag_IL07[0]       sys_pll|CLKOP_inferred_clock     FD1S3AX      D       N_4180_0                 2.844        0.004 
data_rx_flag_IL68[0]       sys_pll|CLKOP_inferred_clock     FD1S3AX      D       N_4181_0                 2.844        0.507 
IL12_50[0]                 sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
IL12_50[1]                 sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
IL12_50[4]                 sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
IL12_50[5]                 sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
IL12_50[8]                 sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
IL12_50[12]                sys_pll|CLKOP_inferred_clock     FD1P3AX      SP      un1_counter_5016_1_i     2.872        1.301 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.055
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.844

    - Propagation time:                      3.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.539

    Number of logic level(s):                5
    Starting point:                          IL68_50[2] / Q
    Ending point:                            error_dect_IL68_0io[0] / D
    The start point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
IL68_50[2]                              FD1S3AX      Q        Out     0.838     0.838       -         
IL68_50[2]                              Net          -        -       -         -           3         
error_dect_IL68_32_0_.m13_i_a2_7        ORCALUT4     A        In      0.000     0.838       -         
error_dect_IL68_32_0_.m13_i_a2_7        ORCALUT4     Z        Out     0.633     1.471       -         
m13_i_a2_7                              Net          -        -       -         -           4         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     B        In      0.000     1.471       -         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     Z        Out     0.523     1.994       -         
m13_i_0_N_5L7                           Net          -        -       -         -           1         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     C        In      0.000     1.994       -         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     Z        Out     0.523     2.517       -         
error_dect_IL68_32_0_.m13_i_0           Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     C        In      0.000     2.517       -         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     Z        Out     0.523     3.040       -         
error_dect_IL68_32_0_.N_949_i_1         Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     A        In      0.000     3.040       -         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     Z        Out     0.343     3.383       -         
N_949_i                                 Net          -        -       -         -           1         
error_dect_IL68_0io[0]                  OFS1P3DX     D        In      0.000     3.383       -         
======================================================================================================


Path information for path number 2: 
      Requested Period:                      3.055
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.844

    - Propagation time:                      3.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.539

    Number of logic level(s):                5
    Starting point:                          IL68_50_0io[12] / Q
    Ending point:                            error_dect_IL68_0io[0] / D
    The start point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
IL68_50_0io[12]                         IFS1P3DX     Q        Out     0.838     0.838       -         
IL68_50[12]                             Net          -        -       -         -           3         
IL68_50_0io_RNIKE0R[12]                 ORCALUT4     A        In      0.000     0.838       -         
IL68_50_0io_RNIKE0R[12]                 ORCALUT4     Z        Out     0.633     1.471       -         
error_dect_IL6857_11                    Net          -        -       -         -           4         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     D        In      0.000     1.471       -         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     Z        Out     0.523     1.994       -         
m13_i_0_N_5L7                           Net          -        -       -         -           1         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     C        In      0.000     1.994       -         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     Z        Out     0.523     2.517       -         
error_dect_IL68_32_0_.m13_i_0           Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     C        In      0.000     2.517       -         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     Z        Out     0.523     3.040       -         
error_dect_IL68_32_0_.N_949_i_1         Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     A        In      0.000     3.040       -         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     Z        Out     0.343     3.383       -         
N_949_i                                 Net          -        -       -         -           1         
error_dect_IL68_0io[0]                  OFS1P3DX     D        In      0.000     3.383       -         
======================================================================================================


Path information for path number 3: 
      Requested Period:                      3.055
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.844

    - Propagation time:                      3.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.539

    Number of logic level(s):                5
    Starting point:                          IL68_50_0io[14] / Q
    Ending point:                            error_dect_IL68_0io[0] / D
    The start point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
IL68_50_0io[14]                         IFS1P3DX     Q        Out     0.838     0.838       -         
IL68_50[14]                             Net          -        -       -         -           3         
IL68_50_0io_RNIKE0R[12]                 ORCALUT4     B        In      0.000     0.838       -         
IL68_50_0io_RNIKE0R[12]                 ORCALUT4     Z        Out     0.633     1.471       -         
error_dect_IL6857_11                    Net          -        -       -         -           4         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     D        In      0.000     1.471       -         
error_dect_IL68_32_0_.m13_i_0_N_5L7     ORCALUT4     Z        Out     0.523     1.994       -         
m13_i_0_N_5L7                           Net          -        -       -         -           1         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     C        In      0.000     1.994       -         
error_dect_IL68_32_0_.m13_i_0           ORCALUT4     Z        Out     0.523     2.517       -         
error_dect_IL68_32_0_.m13_i_0           Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     C        In      0.000     2.517       -         
error_dect_IL68_32_0_.N_949_i_1         ORCALUT4     Z        Out     0.523     3.040       -         
error_dect_IL68_32_0_.N_949_i_1         Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     A        In      0.000     3.040       -         
error_dect_IL68_32_0_.N_949_i           ORCALUT4     Z        Out     0.343     3.383       -         
N_949_i                                 Net          -        -       -         -           1         
error_dect_IL68_0io[0]                  OFS1P3DX     D        In      0.000     3.383       -         
======================================================================================================


Path information for path number 4: 
      Requested Period:                      3.055
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.844

    - Propagation time:                      3.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.539

    Number of logic level(s):                5
    Starting point:                          IL68_50[2] / Q
    Ending point:                            error_dect_IL68_0io[0] / D
    The start point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
IL68_50[2]                                    FD1S3AX      Q        Out     0.838     0.838       -         
IL68_50[2]                                    Net          -        -       -         -           3         
error_dect_IL68_32_0_.m13_i_a2_7              ORCALUT4     A        In      0.000     0.838       -         
error_dect_IL68_32_0_.m13_i_a2_7              ORCALUT4     Z        Out     0.633     1.471       -         
m13_i_a2_7                                    Net          -        -       -         -           4         
error_dect_IL68_32_0_.m13_i_3_tz_tz_N_3L3     ORCALUT4     B        In      0.000     1.471       -         
error_dect_IL68_32_0_.m13_i_3_tz_tz_N_3L3     ORCALUT4     Z        Out     0.523     1.994       -         
m13_i_3_tz_tz_N_3L3                           Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_N_7L12          ORCALUT4     D        In      0.000     1.994       -         
error_dect_IL68_32_0_.N_949_i_N_7L12          ORCALUT4     Z        Out     0.523     2.517       -         
N_949_i_N_7L12                                Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_1               ORCALUT4     B        In      0.000     2.517       -         
error_dect_IL68_32_0_.N_949_i_1               ORCALUT4     Z        Out     0.523     3.040       -         
error_dect_IL68_32_0_.N_949_i_1               Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i                 ORCALUT4     A        In      0.000     3.040       -         
error_dect_IL68_32_0_.N_949_i                 ORCALUT4     Z        Out     0.343     3.383       -         
N_949_i                                       Net          -        -       -         -           1         
error_dect_IL68_0io[0]                        OFS1P3DX     D        In      0.000     3.383       -         
============================================================================================================


Path information for path number 5: 
      Requested Period:                      3.055
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.844

    - Propagation time:                      3.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.539

    Number of logic level(s):                5
    Starting point:                          IL68_50[2] / Q
    Ending point:                            error_dect_IL68_0io[0] / D
    The start point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            sys_pll|CLKOP_inferred_clock [rising] on pin SCLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
IL68_50[2]                             FD1S3AX      Q        Out     0.838     0.838       -         
IL68_50[2]                             Net          -        -       -         -           3         
error_dect_IL68_32_0_.m13_i_a2_7       ORCALUT4     A        In      0.000     0.838       -         
error_dect_IL68_32_0_.m13_i_a2_7       ORCALUT4     Z        Out     0.633     1.471       -         
m13_i_a2_7                             Net          -        -       -         -           4         
error_dect_IL68_32_0_.m13_i_a2_13      ORCALUT4     D        In      0.000     1.471       -         
error_dect_IL68_32_0_.m13_i_a2_13      ORCALUT4     Z        Out     0.523     1.994       -         
m13_i_a2_13                            Net          -        -       -         -           1         
error_dect_IL68_32_0_.m13_i_a2_1_3     ORCALUT4     C        In      0.000     1.994       -         
error_dect_IL68_32_0_.m13_i_a2_1_3     ORCALUT4     Z        Out     0.523     2.517       -         
error_dect_IL68_32_0_.m13_i_a2_1_3     Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i_1        ORCALUT4     D        In      0.000     2.517       -         
error_dect_IL68_32_0_.N_949_i_1        ORCALUT4     Z        Out     0.523     3.040       -         
error_dect_IL68_32_0_.N_949_i_1        Net          -        -       -         -           1         
error_dect_IL68_32_0_.N_949_i          ORCALUT4     A        In      0.000     3.040       -         
error_dect_IL68_32_0_.N_949_i          ORCALUT4     Z        Out     0.343     3.383       -         
N_949_i                                Net          -        -       -         -           1         
error_dect_IL68_0io[0]                 OFS1P3DX     D        In      0.000     3.383       -         
=====================================================================================================




====================================
Detailed Report for Clock: sys_pll|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                               Arrival           
Instance             Reference                        Type         Pin     Net              Time        Slack 
                     Clock                                                                                    
--------------------------------------------------------------------------------------------------------------
IL68_125_0io[12]     sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[12]     0.888       -0.609
IL68_125_0io[22]     sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[22]     0.888       -0.609
IL68_125_0io[28]     sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[28]     0.888       -0.609
IL68_125[21]         sys_pll|CLKOS_inferred_clock     FD1S3AX      Q       IL68_125[21]     0.883       -0.604
IL68_125[23]         sys_pll|CLKOS_inferred_clock     FD1S3AX      Q       IL68_125[23]     0.883       -0.604
IL68_125[39]         sys_pll|CLKOS_inferred_clock     FD1S3AX      Q       IL68_125[39]     0.883       -0.604
IL68_125_0io[0]      sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[0]      0.883       -0.604
IL68_125_0io[1]      sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[1]      0.883       -0.604
IL68_125_0io[2]      sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[2]      0.883       -0.604
IL68_125_0io[5]      sys_pll|CLKOS_inferred_clock     IFS1P3DX     Q       IL68_125[5]      0.883       -0.604
==============================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                    Required           
Instance                   Reference                        Type         Pin     Net                                   Time         Slack 
                           Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------
error_dect_IL68_0io[1]     sys_pll|CLKOS_inferred_clock     OFS1P3DX     D       N_999_i                               3.237        -0.609
error_dect_IL07_0io[1]     sys_pll|CLKOS_inferred_clock     OFS1P3DX     D       N_1043_i                              3.237        -0.584
data_rx_flag_IL07[1]       sys_pll|CLKOS_inferred_clock     FD1S3AX      D       N_4182_0                              3.237        -0.191
data_rx_flag_IL68[1]       sys_pll|CLKOS_inferred_clock     FD1S3AX      D       N_4183_0                              3.237        -0.191
counter_IL68_125[0]        sys_pll|CLKOS_inferred_clock     FD1P3AY      D       counter_IL68_125_4_2_0_.N_8_mux_i     3.237        0.333 
IL12_125[0]                sys_pll|CLKOS_inferred_clock     FD1P3AX      SP      un1_counter_12516_1_i                 3.265        1.694 
IL12_125[1]                sys_pll|CLKOS_inferred_clock     FD1P3AX      SP      un1_counter_12516_1_i                 3.265        1.694 
IL12_125[4]                sys_pll|CLKOS_inferred_clock     FD1P3AX      SP      un1_counter_12516_1_i                 3.265        1.694 
IL12_125[5]                sys_pll|CLKOS_inferred_clock     FD1P3AX      SP      un1_counter_12516_1_i                 3.265        1.694 
IL12_125[8]                sys_pll|CLKOS_inferred_clock     FD1P3AX      SP      un1_counter_12516_1_i                 3.265        1.694 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.449
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.237

    - Propagation time:                      3.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.609

    Number of logic level(s):                6
    Starting point:                          IL68_125_0io[12] / Q
    Ending point:                            error_dect_IL68_0io[1] / D
    The start point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
IL68_125_0io[12]                  IFS1P3DX     Q        Out     0.888     0.888       -         
IL68_125[12]                      Net          -        -       -         -           6         
error_dect_IL68_0io_RNO_47[1]     ORCALUT4     A        In      0.000     0.888       -         
error_dect_IL68_0io_RNO_47[1]     ORCALUT4     Z        Out     0.523     1.411       -         
error_dect_IL68_0io_RNO_47[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_33[1]     ORCALUT4     D        In      0.000     1.411       -         
error_dect_IL68_0io_RNO_33[1]     ORCALUT4     Z        Out     0.523     1.934       -         
error_dect_IL68_0io_RNO_33[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_14[1]     ORCALUT4     D        In      0.000     1.934       -         
error_dect_IL68_0io_RNO_14[1]     ORCALUT4     Z        Out     0.523     2.457       -         
error_dect_IL68_0io_RNO_14[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_4[1]      ORCALUT4     C        In      0.000     2.457       -         
error_dect_IL68_0io_RNO_4[1]      ORCALUT4     Z        Out     0.523     2.980       -         
error_dect_IL68_0io_RNO_4[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     B        In      0.000     2.980       -         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     Z        Out     0.523     3.503       -         
error_dect_IL68_0io_RNO_0[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO[1]        ORCALUT4     A        In      0.000     3.503       -         
error_dect_IL68_0io_RNO[1]        ORCALUT4     Z        Out     0.343     3.846       -         
N_999_i                           Net          -        -       -         -           1         
error_dect_IL68_0io[1]            OFS1P3DX     D        In      0.000     3.846       -         
================================================================================================


Path information for path number 2: 
      Requested Period:                      3.449
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.237

    - Propagation time:                      3.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.609

    Number of logic level(s):                6
    Starting point:                          IL68_125_0io[22] / Q
    Ending point:                            error_dect_IL68_0io[1] / D
    The start point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
IL68_125_0io[22]                  IFS1P3DX     Q        Out     0.888     0.888       -         
IL68_125[22]                      Net          -        -       -         -           6         
error_dect_IL68_0io_RNO_42[1]     ORCALUT4     B        In      0.000     0.888       -         
error_dect_IL68_0io_RNO_42[1]     ORCALUT4     Z        Out     0.523     1.411       -         
m41_i_a2_1_6                      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_22[1]     ORCALUT4     D        In      0.000     1.411       -         
error_dect_IL68_0io_RNO_22[1]     ORCALUT4     Z        Out     0.523     1.934       -         
m41_i_a2_1_9                      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_10[1]     ORCALUT4     A        In      0.000     1.934       -         
error_dect_IL68_0io_RNO_10[1]     ORCALUT4     Z        Out     0.523     2.457       -         
N_85_i_N_7L11_N_6L9_1             Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_3[1]      ORCALUT4     B        In      0.000     2.457       -         
error_dect_IL68_0io_RNO_3[1]      ORCALUT4     Z        Out     0.523     2.980       -         
error_dect_IL68_0io_RNO_3[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     A        In      0.000     2.980       -         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     Z        Out     0.523     3.503       -         
error_dect_IL68_0io_RNO_0[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO[1]        ORCALUT4     A        In      0.000     3.503       -         
error_dect_IL68_0io_RNO[1]        ORCALUT4     Z        Out     0.343     3.846       -         
N_999_i                           Net          -        -       -         -           1         
error_dect_IL68_0io[1]            OFS1P3DX     D        In      0.000     3.846       -         
================================================================================================


Path information for path number 3: 
      Requested Period:                      3.449
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.237

    - Propagation time:                      3.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.609

    Number of logic level(s):                6
    Starting point:                          IL68_125_0io[28] / Q
    Ending point:                            error_dect_IL68_0io[1] / D
    The start point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
IL68_125_0io[28]                  IFS1P3DX     Q        Out     0.888     0.888       -         
IL68_125[28]                      Net          -        -       -         -           6         
error_dect_IL68_0io_RNO_46[1]     ORCALUT4     B        In      0.000     0.888       -         
error_dect_IL68_0io_RNO_46[1]     ORCALUT4     Z        Out     0.523     1.411       -         
error_dect_IL68_0io_RNO_46[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_33[1]     ORCALUT4     C        In      0.000     1.411       -         
error_dect_IL68_0io_RNO_33[1]     ORCALUT4     Z        Out     0.523     1.934       -         
error_dect_IL68_0io_RNO_33[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_14[1]     ORCALUT4     D        In      0.000     1.934       -         
error_dect_IL68_0io_RNO_14[1]     ORCALUT4     Z        Out     0.523     2.457       -         
error_dect_IL68_0io_RNO_14[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_4[1]      ORCALUT4     C        In      0.000     2.457       -         
error_dect_IL68_0io_RNO_4[1]      ORCALUT4     Z        Out     0.523     2.980       -         
error_dect_IL68_0io_RNO_4[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     B        In      0.000     2.980       -         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     Z        Out     0.523     3.503       -         
error_dect_IL68_0io_RNO_0[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO[1]        ORCALUT4     A        In      0.000     3.503       -         
error_dect_IL68_0io_RNO[1]        ORCALUT4     Z        Out     0.343     3.846       -         
N_999_i                           Net          -        -       -         -           1         
error_dect_IL68_0io[1]            OFS1P3DX     D        In      0.000     3.846       -         
================================================================================================


Path information for path number 4: 
      Requested Period:                      3.449
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.237

    - Propagation time:                      3.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.609

    Number of logic level(s):                6
    Starting point:                          IL68_125_0io[22] / Q
    Ending point:                            error_dect_IL68_0io[1] / D
    The start point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK
    The end   point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
IL68_125_0io[22]                  IFS1P3DX     Q        Out     0.888     0.888       -         
IL68_125[22]                      Net          -        -       -         -           6         
error_dect_IL68_0io_RNO_49[1]     ORCALUT4     D        In      0.000     0.888       -         
error_dect_IL68_0io_RNO_49[1]     ORCALUT4     Z        Out     0.523     1.411       -         
error_dect_IL68_0io_RNO_49[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_38[1]     ORCALUT4     A        In      0.000     1.411       -         
error_dect_IL68_0io_RNO_38[1]     ORCALUT4     Z        Out     0.523     1.934       -         
error_dect_IL68_0io_RNO_38[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_17[1]     ORCALUT4     D        In      0.000     1.934       -         
error_dect_IL68_0io_RNO_17[1]     ORCALUT4     Z        Out     0.523     2.457       -         
error_dect_IL68_0io_RNO_17[1]     Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_5[1]      ORCALUT4     D        In      0.000     2.457       -         
error_dect_IL68_0io_RNO_5[1]      ORCALUT4     Z        Out     0.523     2.980       -         
m41_i_0                           Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     D        In      0.000     2.980       -         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     Z        Out     0.523     3.503       -         
error_dect_IL68_0io_RNO_0[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO[1]        ORCALUT4     A        In      0.000     3.503       -         
error_dect_IL68_0io_RNO[1]        ORCALUT4     Z        Out     0.343     3.846       -         
N_999_i                           Net          -        -       -         -           1         
error_dect_IL68_0io[1]            OFS1P3DX     D        In      0.000     3.846       -         
================================================================================================


Path information for path number 5: 
      Requested Period:                      3.449
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.237

    - Propagation time:                      3.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                6
    Starting point:                          IL68_125[21] / Q
    Ending point:                            error_dect_IL68_0io[1] / D
    The start point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            sys_pll|CLKOS_inferred_clock [rising] on pin SCLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
IL68_125[21]                      FD1S3AX      Q        Out     0.883     0.883       -         
IL68_125[21]                      Net          -        -       -         -           5         
error_dect_IL68_0io_RNO_42[1]     ORCALUT4     A        In      0.000     0.883       -         
error_dect_IL68_0io_RNO_42[1]     ORCALUT4     Z        Out     0.523     1.406       -         
m41_i_a2_1_6                      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_22[1]     ORCALUT4     D        In      0.000     1.406       -         
error_dect_IL68_0io_RNO_22[1]     ORCALUT4     Z        Out     0.523     1.929       -         
m41_i_a2_1_9                      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_10[1]     ORCALUT4     A        In      0.000     1.929       -         
error_dect_IL68_0io_RNO_10[1]     ORCALUT4     Z        Out     0.523     2.452       -         
N_85_i_N_7L11_N_6L9_1             Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_3[1]      ORCALUT4     B        In      0.000     2.452       -         
error_dect_IL68_0io_RNO_3[1]      ORCALUT4     Z        Out     0.523     2.975       -         
error_dect_IL68_0io_RNO_3[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     A        In      0.000     2.975       -         
error_dect_IL68_0io_RNO_0[1]      ORCALUT4     Z        Out     0.523     3.498       -         
error_dect_IL68_0io_RNO_0[1]      Net          -        -       -         -           1         
error_dect_IL68_0io_RNO[1]        ORCALUT4     A        In      0.000     3.498       -         
error_dect_IL68_0io_RNO[1]        ORCALUT4     Z        Out     0.343     3.841       -         
N_999_i                           Net          -        -       -         -           1         
error_dect_IL68_0io[1]            OFS1P3DX     D        In      0.000     3.841       -         
================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                           Arrival             
Instance         Reference     Type        Pin          Net         Time        Slack   
                 Clock                                                                  
----------------------------------------------------------------------------------------
__.PLLInst_0     System        EHXPLLL     CLKINTFB     CLKFB_t     0.000       1000.000
========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                        Required             
Instance         Reference     Type        Pin       Net         Time         Slack   
                 Clock                                                                
--------------------------------------------------------------------------------------
__.PLLInst_0     System        EHXPLLL     CLKFB     CLKFB_t     1000.000     1000.000
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1000.000

    Number of logic level(s):                0
    Starting point:                          __.PLLInst_0 / CLKINTFB
    Ending point:                            __.PLLInst_0 / CLKFB
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                 Pin          Pin               Arrival     No. of    
Name               Type        Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
__.PLLInst_0       EHXPLLL     CLKINTFB     Out     0.000     0.000       -         
CLKFB_t            Net         -            -       -         -           1         
__.PLLInst_0       EHXPLLL     CLKFB        In      0.000     0.000       -         
====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-8

Register bits: 213 of 83640 (0%)
PIC Latch:       0
I/O cells:       223


Details:
EHXPLLL:        1
FD1P3AX:        22
FD1P3AY:        5
FD1S3AX:        40
GSR:            1
IB:             143
IFS1P3DX:       142
OB:             80
OFS1P3DX:       4
ORCALUT4:       322
PUR:            1
VHI:            1
VLO:            2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 34MB peak: 179MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Jun 27 14:16:29 2017

###########################################################]
