Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading build/ase.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_generic_component 1.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding afu_id_avmm_slave_0 [altera_generic_component 1.0]
Progress: Parameterizing module afu_id_avmm_slave_0
Progress: Adding ase_avmm_pipe_0 [altera_generic_component 1.0]
Progress: Parameterizing module ase_avmm_pipe_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ase.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: ase: "Transforming system: ase"
Info: ase: "Naming system components in system: ase"
Info: ase: "Processing generation queue"
Info: ase: "Generating: ase"
Info: ase: "Generating: ase_address_span_extender_0"
Info: ase: "Generating: ase_afu_id_avmm_slave_0"
Info: ase: "Generating: ase_mm_bridge_0"
Info: ase: "Generating: ase_clock_in"
Info: ase: "Generating: ase_reset_in"
Info: ase: "Generating: ase_altera_mm_interconnect_191_qnam65i"
Info: ase: "Generating: altera_reset_controller"
Info: ase: "Generating: ase_altera_merlin_master_translator_191_g7h47bq"
Info: ase: "Generating: ase_altera_merlin_slave_translator_191_x56fcki"
Info: ase: "Generating: ase_altera_merlin_master_agent_191_mpbm6tq"
Info: ase: "Generating: ase_altera_merlin_slave_agent_191_ncfkfri"
Info: ase: "Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"
Info: ase: "Generating: ase_altera_merlin_router_191_5ynji2a"
Info: ase: "Generating: ase_altera_merlin_router_191_ufvzb3a"
Info: ase: "Generating: ase_altera_merlin_router_191_7pqg3ia"
Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: ase: "Generating: ase_altera_merlin_demultiplexer_191_vvvok5y"
Info: ase: "Generating: ase_altera_merlin_multiplexer_191_oexvttq"
Info: ase: "Generating: ase_altera_merlin_demultiplexer_191_ys6zx5a"
Info: ase: "Generating: ase_altera_merlin_multiplexer_191_jnfoxei"
Info: ase: "Generating: ase_altera_merlin_width_adapter_191_dr5bt7a"
Info: ase: "Generating: ase_altera_merlin_width_adapter_191_hpofrwy"
Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_5digumi"
Info: ase: "Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"
Info: ase: "Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: ase: Done "ase" with 26 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
