<stg><name>AXISEnhanced</name>


<trans_list>

<trans id="572" from="1" to="2">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="2" to="3">
<condition id="312">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="2" to="5">
<condition id="320">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="3" to="4">
<condition id="313">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="3" to="2">
<condition id="318">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="4" to="3">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="5" to="8">
<condition id="321">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="5" to="6">
<condition id="323">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="6" to="7">
<condition id="324">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="6" to="5">
<condition id="329">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="7" to="6">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="8" to="9">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="9" to="10">
<condition id="334">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="10" to="11">
<condition id="335">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="10" to="12">
<condition id="340">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="11" to="10">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="12" to="13">
<condition id="341">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="12" to="16">
<condition id="347">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="13" to="14">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="14" to="15">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="15" to="12">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="16" to="17">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="17" to="18">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="18" to="19">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="19" to="20">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="20" to="21">
<condition id="358">
<or_exp><and_exp><literal name="exitcond9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="20" to="24">
<condition id="364">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="21" to="22">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="22" to="23">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="23" to="20">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="24" to="25">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="25" to="26">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="26" to="27">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="27" to="28">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="28" to="29">
<condition id="375">
<or_exp><and_exp><literal name="exitcond9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="28" to="32">
<condition id="381">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="29" to="30">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="30" to="31">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="31" to="28">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="32" to="33">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="33" to="34">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="34" to="35">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="35" to="36">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="36" to="37">
<condition id="392">
<or_exp><and_exp><literal name="exitcond9_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="36" to="40">
<condition id="398">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="37" to="38">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="38" to="39">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="39" to="36">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="40" to="41">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="41" to="42">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="42" to="43">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="43" to="44">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="44" to="45">
<condition id="409">
<or_exp><and_exp><literal name="exitcond9_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="44" to="48">
<condition id="415">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="45" to="46">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="46" to="47">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="47" to="44">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="48" to="49">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="49" to="50">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="50" to="51">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="51" to="52">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="52" to="53">
<condition id="426">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="52" to="56">
<condition id="432">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="53" to="54">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="54" to="55">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="55" to="52">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="56" to="57">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="57" to="58">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="58" to="59">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="59" to="60">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="60" to="61">
<condition id="443">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="60" to="64">
<condition id="449">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="61" to="62">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="62" to="63">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="63" to="60">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="64" to="65">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="65" to="66">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="66" to="67">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="67" to="68">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="68" to="69">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="69" to="70">
<condition id="461">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="69" to="73">
<condition id="467">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="70" to="71">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="71" to="72">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="72" to="69">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="73" to="74">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="74" to="75">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="75" to="76">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="76" to="77">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="77" to="9">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %S_AXIS_V_data), !map !57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_AXIS_V_data), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @AXISEnhanced_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_3, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="4">
<![CDATA[
:1  %i_cast_cast = zext i4 %i to i7

]]></Node>
<StgValue><ssdm name="i_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:2  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="6">
<![CDATA[
:3  %p_shl_cast = zext i6 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_1 = add i7 %i_cast_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %exitcond1 = icmp eq i4 %i, -3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %i_3 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond1, label %.preheader18.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %2 ], [ %j_2, %4 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="3">
<![CDATA[
:1  %j_cast_cast = zext i3 %j to i7

]]></Node>
<StgValue><ssdm name="j_cast_cast"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_23 = add i7 %tmp_1, %j_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:3  %tmp_29_cast = zext i7 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %weights_IH_addr = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %exitcond3 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %j_2 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond3, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_16 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_16 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_data_2 = extractvalue { i32, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_25 = trunc i32 %tmp_data_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:3  store i16 %tmp_25, i16* %weights_IH_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader18:0  %i_1 = phi i3 [ %i_4, %9 ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="3">
<![CDATA[
.preheader18:1  %i_1_cast_cast = zext i3 %i_1 to i5

]]></Node>
<StgValue><ssdm name="i_1_cast_cast"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader18:2  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:3  %tmp_6 = sub i5 %tmp_3, %i_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:4  %exitcond2 = icmp eq i3 %i_1, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:5  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:6  %i_4 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:7  br i1 %exitcond2, label %10, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 12345, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j_1 = phi i2 [ 0, %6 ], [ %j_3, %8 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="2">
<![CDATA[
:1  %j_1_cast_cast = zext i2 %j_1 to i5

]]></Node>
<StgValue><ssdm name="j_1_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_26 = add i5 %tmp_6, %j_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
:3  %tmp_30_cast = sext i5 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %weights_HO_addr = getelementptr [15 x i16]* @weights_HO, i32 0, i32 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="weights_HO_addr"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %exitcond5 = icmp eq i2 %j_1, -1

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %j_3 = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond5, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_20 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_20 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_data_3 = extractvalue { i32, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_27 = trunc i32 %tmp_data_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:3  store i16 %tmp_27, i16* %weights_HO_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 12345, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %k = phi i6 [ 0, %10 ], [ %k_1, %._crit_edge20.2 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond4 = icmp eq i6 %k, -28

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %k_1 = add i6 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %63, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i4 [ 0, %12 ], [ %i_5, %14 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:1  %i_2_cast = zext i4 %i_2 to i32

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond6 = icmp eq i4 %i_2, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_5 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond6, label %.preheader17.0, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_24 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.0:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.0:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_24 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_data_4 = extractvalue { i32, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="tmp_data_4"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_28 = trunc i32 %tmp_data_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %test_data_addr = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %i_2_cast

]]></Node>
<StgValue><ssdm name="test_data_addr"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:4  store i16 %tmp_28, i16* %test_data_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_hidden_layer_2 = phi i16 [ 0, %.preheader17.0 ], [ %tmp_5, %18 ]

]]></Node>
<StgValue><ssdm name="values_hidden_layer_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_s = phi i4 [ 0, %.preheader17.0 ], [ %j_6, %18 ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_hidden_layer_2, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_cast = zext i4 %j_s to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="4">
<![CDATA[
:4  %j_cast_cast_26 = zext i4 %j_s to i7

]]></Node>
<StgValue><ssdm name="j_cast_cast_26"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="6">
<![CDATA[
:6  %p_shl2_cast = zext i6 %tmp_29 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_30 = add i7 %j_cast_cast_26, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
:8  %tmp_32_cast = zext i7 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %weights_IH_addr_1 = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %exitcond9 = icmp eq i4 %j_s, -3

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %j_6 = add i4 %j_s, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond9, label %16, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %test_data_addr_1 = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %j_cast

]]></Node>
<StgValue><ssdm name="test_data_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load = load i16* %test_data_addr_1, align 2

]]></Node>
<StgValue><ssdm name="test_data_load"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load = load i16* %weights_IH_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2 = icmp slt i16 %values_hidden_layer_2, -1024

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %15, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_hidden_layer_2, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp = icmp sgt i6 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp, label %20, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load = load i16* %test_data_addr_1, align 2

]]></Node>
<StgValue><ssdm name="test_data_load"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load = load i16* %weights_IH_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i_cast = sext i16 %test_data_load to i24

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i_cast = sext i16 %weights_IH_load to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i = mul i24 %tmp_i_cast, %tmp_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5 = add i16 %values_hidden_layer_2, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="202" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:0  br label %.preheader17.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.1:0  %values_hidden_layer_s = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.1:0  %values_hidden_layer_s = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_s"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="16">
<![CDATA[
.preheader17.1:1  %tmp_32 = trunc i16 %values_hidden_layer_s to i13

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader17.1:2  %tmp_13 = add i13 1024, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
.preheader17.1:3  %tmp_14_cast = sext i13 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17.1:4  %sigmoid_arr_addr = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.1:5  %sigmoid_arr_load = load i8* %sigmoid_arr_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="214" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.1:5  %sigmoid_arr_load = load i8* %sigmoid_arr_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
.preheader17.1:6  %tmp_14 = zext i8 %sigmoid_arr_load to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.1:7  store i16 %tmp_14, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader17.1:8  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.1:9  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.1:10  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_hidden_layer_5 = phi i16 [ 0, %.preheader17.1 ], [ %tmp_5_1, %24 ]

]]></Node>
<StgValue><ssdm name="values_hidden_layer_5"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_2_1 = phi i4 [ 0, %.preheader17.1 ], [ %j_6_1, %24 ]

]]></Node>
<StgValue><ssdm name="j_2_1"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_hidden_layer_5, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_2_1_cast9 = zext i4 %j_2_1 to i32

]]></Node>
<StgValue><ssdm name="j_2_1_cast9"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="4">
<![CDATA[
:4  %j_2_1_cast9_cast = zext i4 %j_2_1 to i7

]]></Node>
<StgValue><ssdm name="j_2_1_cast9_cast"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_2_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="6">
<![CDATA[
:6  %p_shl3_cast = zext i6 %tmp_33 to i7

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_34 = add i7 %j_2_1_cast9_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_35 = add i7 %tmp_34, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="7">
<![CDATA[
:9  %tmp_35_cast = zext i7 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weights_IH_addr_2 = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond9_1 = icmp eq i4 %j_2_1, -3

]]></Node>
<StgValue><ssdm name="exitcond9_1"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %j_6_1 = add i4 %j_2_1, 1

]]></Node>
<StgValue><ssdm name="j_6_1"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond9_1, label %22, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %test_data_addr_2 = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %j_2_1_cast9

]]></Node>
<StgValue><ssdm name="test_data_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_1 = load i16* %test_data_addr_2, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_1"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_1 = load i16* %weights_IH_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_1"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2_1 = icmp slt i16 %values_hidden_layer_5, -1024

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2_1, label %21, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
<literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_hidden_layer_5, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
<literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp1 = icmp sgt i6 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond9_1" val="1"/>
<literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp1, label %26, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="243" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_1 = load i16* %test_data_addr_2, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_1"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_1 = load i16* %weights_IH_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i1_cast = sext i16 %test_data_load_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i1_cast = sext i16 %weights_IH_load_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i1_cast"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i1 = mul i24 %tmp_i1_cast, %tmp_1_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4_1 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="249" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5_1 = add i16 %values_hidden_layer_5, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="251" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_2_1" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_2_1" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:0  br label %.preheader17.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="256" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.2:0  %values_hidden_layer_3 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="257" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.2:0  %values_hidden_layer_3 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_3"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="16">
<![CDATA[
.preheader17.2:1  %tmp_54 = trunc i16 %values_hidden_layer_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader17.2:2  %tmp_14_1 = add i13 1024, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="13">
<![CDATA[
.preheader17.2:3  %tmp_14_1_cast = sext i13 %tmp_14_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_1_cast"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17.2:4  %sigmoid_arr_addr_1 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_14_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.2:5  %sigmoid_arr_load_1 = load i8* %sigmoid_arr_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="263" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.2:5  %sigmoid_arr_load_1 = load i8* %sigmoid_arr_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_1"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8">
<![CDATA[
.preheader17.2:6  %tmp_15_1 = zext i8 %sigmoid_arr_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.2:7  store i16 %tmp_15_1, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader17.2:8  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.2:9  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.2:10  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_hidden_layer_8 = phi i16 [ 0, %.preheader17.2 ], [ %tmp_5_2, %30 ]

]]></Node>
<StgValue><ssdm name="values_hidden_layer_8"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_2_2 = phi i4 [ 0, %.preheader17.2 ], [ %j_6_2, %30 ]

]]></Node>
<StgValue><ssdm name="j_2_2"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_hidden_layer_8, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_2_2_cast8 = zext i4 %j_2_2 to i32

]]></Node>
<StgValue><ssdm name="j_2_2_cast8"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="4">
<![CDATA[
:4  %j_2_2_cast8_cast = zext i4 %j_2_2 to i7

]]></Node>
<StgValue><ssdm name="j_2_2_cast8_cast"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_2_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="6">
<![CDATA[
:6  %p_shl4_cast = zext i6 %tmp_36 to i7

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_37 = add i7 %j_2_2_cast8_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_38 = add i7 %tmp_37, 2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="7">
<![CDATA[
:9  %tmp_38_cast = zext i7 %tmp_38 to i32

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weights_IH_addr_3 = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr_3"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond9_2 = icmp eq i4 %j_2_2, -3

]]></Node>
<StgValue><ssdm name="exitcond9_2"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %j_6_2 = add i4 %j_2_2, 1

]]></Node>
<StgValue><ssdm name="j_6_2"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond9_2, label %28, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %test_data_addr_3 = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %j_2_2_cast8

]]></Node>
<StgValue><ssdm name="test_data_addr_3"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_2 = load i16* %test_data_addr_3, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_2"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_2 = load i16* %weights_IH_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_2"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2_2 = icmp slt i16 %values_hidden_layer_8, -1024

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2_2, label %27, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
<literal name="tmp_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_hidden_layer_8, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
<literal name="tmp_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp2 = icmp sgt i6 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond9_2" val="1"/>
<literal name="tmp_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp2, label %32, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="292" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_2 = load i16* %test_data_addr_3, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_2"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_2 = load i16* %weights_IH_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i2_cast = sext i16 %test_data_load_2 to i24

]]></Node>
<StgValue><ssdm name="tmp_i2_cast"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i2_cast = sext i16 %weights_IH_load_2 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i2_cast"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i2 = mul i24 %tmp_i2_cast, %tmp_1_i2_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4_2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i2, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="298" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5_2 = add i16 %values_hidden_layer_8, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="300" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_2_2" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_2_2" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2:0  br label %.preheader17.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="305" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.3:0  %values_hidden_layer_4 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="306" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.3:0  %values_hidden_layer_4 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_4"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="16">
<![CDATA[
.preheader17.3:1  %tmp_56 = trunc i16 %values_hidden_layer_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader17.3:2  %tmp_14_2 = add i13 1024, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="13">
<![CDATA[
.preheader17.3:3  %tmp_14_2_cast = sext i13 %tmp_14_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_2_cast"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17.3:4  %sigmoid_arr_addr_2 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_14_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.3:5  %sigmoid_arr_load_2 = load i8* %sigmoid_arr_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="312" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.3:5  %sigmoid_arr_load_2 = load i8* %sigmoid_arr_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_2"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.preheader17.3:6  %tmp_15_2 = zext i8 %sigmoid_arr_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.3:7  store i16 %tmp_15_2, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader17.3:8  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.3:9  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.3:10  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="318" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_hidden_layer_7 = phi i16 [ 0, %.preheader17.3 ], [ %tmp_5_3, %36 ]

]]></Node>
<StgValue><ssdm name="values_hidden_layer_7"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_2_3 = phi i4 [ 0, %.preheader17.3 ], [ %j_6_3, %36 ]

]]></Node>
<StgValue><ssdm name="j_2_3"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_hidden_layer_7, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_2_3_cast7 = zext i4 %j_2_3 to i32

]]></Node>
<StgValue><ssdm name="j_2_3_cast7"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="4">
<![CDATA[
:4  %j_2_3_cast7_cast = zext i4 %j_2_3 to i7

]]></Node>
<StgValue><ssdm name="j_2_3_cast7_cast"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_2_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="6">
<![CDATA[
:6  %p_shl5_cast = zext i6 %tmp_39 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_40 = add i7 %j_2_3_cast7_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_41 = add i7 %tmp_40, 3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="7">
<![CDATA[
:9  %tmp_41_cast = zext i7 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weights_IH_addr_4 = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr_4"/></StgValue>
</operation>

<operation id="329" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond9_3 = icmp eq i4 %j_2_3, -3

]]></Node>
<StgValue><ssdm name="exitcond9_3"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %j_6_3 = add i4 %j_2_3, 1

]]></Node>
<StgValue><ssdm name="j_6_3"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond9_3, label %34, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %test_data_addr_4 = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %j_2_3_cast7

]]></Node>
<StgValue><ssdm name="test_data_addr_4"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_3 = load i16* %test_data_addr_4, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_3"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_3 = load i16* %weights_IH_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_3"/></StgValue>
</operation>

<operation id="336" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2_3 = icmp slt i16 %values_hidden_layer_7, -1024

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2_3, label %33, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
<literal name="tmp_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_hidden_layer_7, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
<literal name="tmp_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp3 = icmp sgt i6 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond9_3" val="1"/>
<literal name="tmp_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp3, label %38, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="341" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_3 = load i16* %test_data_addr_4, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_3"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_3 = load i16* %weights_IH_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i3_cast = sext i16 %test_data_load_3 to i24

]]></Node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i3_cast = sext i16 %weights_IH_load_3 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i3_cast"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i3 = mul i24 %tmp_i3_cast, %tmp_1_i3_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="347" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5_3 = add i16 %values_hidden_layer_7, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="349" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_2_3" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_2_3" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3:0  br label %.preheader17.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="354" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.4:0  %values_hidden_layer_6 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="355" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.4:0  %values_hidden_layer_6 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_6"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="16">
<![CDATA[
.preheader17.4:1  %tmp_58 = trunc i16 %values_hidden_layer_6 to i13

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader17.4:2  %tmp_14_3 = add i13 1024, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="13">
<![CDATA[
.preheader17.4:3  %tmp_14_3_cast = sext i13 %tmp_14_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_3_cast"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17.4:4  %sigmoid_arr_addr_3 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_14_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_3"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.4:5  %sigmoid_arr_load_3 = load i8* %sigmoid_arr_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="361" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.4:5  %sigmoid_arr_load_3 = load i8* %sigmoid_arr_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_3"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8">
<![CDATA[
.preheader17.4:6  %tmp_15_3 = zext i8 %sigmoid_arr_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.4:7  store i16 %tmp_15_3, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 3), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader17.4:8  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.4:9  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.4:10  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_hidden_layer_1 = phi i16 [ 0, %.preheader17.4 ], [ %tmp_5_4, %42 ]

]]></Node>
<StgValue><ssdm name="values_hidden_layer_1"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_2_4 = phi i4 [ 0, %.preheader17.4 ], [ %j_6_4, %42 ]

]]></Node>
<StgValue><ssdm name="j_2_4"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_hidden_layer_1, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_2_4_cast6 = zext i4 %j_2_4 to i32

]]></Node>
<StgValue><ssdm name="j_2_4_cast6"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="4">
<![CDATA[
:4  %j_2_4_cast6_cast = zext i4 %j_2_4 to i7

]]></Node>
<StgValue><ssdm name="j_2_4_cast6_cast"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %tmp_42 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_2_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="6">
<![CDATA[
:6  %p_shl6_cast = zext i6 %tmp_42 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_43 = add i7 %j_2_4_cast6_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_44 = add i7 %tmp_43, 4

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="7">
<![CDATA[
:9  %tmp_44_cast = zext i7 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weights_IH_addr_5 = getelementptr [65 x i16]* @weights_IH, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="weights_IH_addr_5"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond9_4 = icmp eq i4 %j_2_4, -3

]]></Node>
<StgValue><ssdm name="exitcond9_4"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %j_6_4 = add i4 %j_2_4, 1

]]></Node>
<StgValue><ssdm name="j_6_4"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond9_4, label %40, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %test_data_addr_5 = getelementptr inbounds [13 x i16]* @test_data, i32 0, i32 %j_2_4_cast6

]]></Node>
<StgValue><ssdm name="test_data_addr_5"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_4 = load i16* %test_data_addr_5, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_4"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_4 = load i16* %weights_IH_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_4"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2_4 = icmp slt i16 %values_hidden_layer_1, -1024

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2_4, label %39, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
<literal name="tmp_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_59 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_hidden_layer_1, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
<literal name="tmp_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp4 = icmp sgt i6 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond9_4" val="1"/>
<literal name="tmp_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp4, label %44, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="390" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
:1  %test_data_load_4 = load i16* %test_data_addr_5, align 2

]]></Node>
<StgValue><ssdm name="test_data_load_4"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
:2  %weights_IH_load_4 = load i16* %weights_IH_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_IH_load_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="392" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i4_cast = sext i16 %test_data_load_4 to i24

]]></Node>
<StgValue><ssdm name="tmp_i4_cast"/></StgValue>
</operation>

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i4_cast = sext i16 %weights_IH_load_4 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i4_cast"/></StgValue>
</operation>

<operation id="394" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i4 = mul i24 %tmp_i4_cast, %tmp_1_i4_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i4"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4_4 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i4, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="396" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5_4 = add i16 %values_hidden_layer_1, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="397" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="398" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_2_4" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_2_4" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4:0  br label %.preheader17.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="403" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.5:0  %values_hidden_layer_9 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="404" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16">
<![CDATA[
.preheader17.5:0  %values_hidden_layer_9 = load i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_9"/></StgValue>
</operation>

<operation id="405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="16">
<![CDATA[
.preheader17.5:1  %tmp_60 = trunc i16 %values_hidden_layer_9 to i13

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="406" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader17.5:2  %tmp_14_4 = add i13 1024, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="407" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="13">
<![CDATA[
.preheader17.5:3  %tmp_14_4_cast = sext i13 %tmp_14_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_4_cast"/></StgValue>
</operation>

<operation id="408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17.5:4  %sigmoid_arr_addr_4 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_14_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_4"/></StgValue>
</operation>

<operation id="409" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.5:5  %sigmoid_arr_load_4 = load i8* %sigmoid_arr_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="410" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="11">
<![CDATA[
.preheader17.5:5  %sigmoid_arr_load_4 = load i8* %sigmoid_arr_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_4"/></StgValue>
</operation>

<operation id="411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="8">
<![CDATA[
.preheader17.5:6  %tmp_15_4 = zext i8 %sigmoid_arr_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="412" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.5:7  store i16 %tmp_15_4, i16* getelementptr inbounds ([5 x i16]* @values_hidden_layer, i32 0, i32 4), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader17.5:8  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="414" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.5:9  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="415" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.5:10  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="416" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_output_layer_2 = phi i16 [ 0, %.preheader17.5 ], [ %tmp_22, %48 ]

]]></Node>
<StgValue><ssdm name="values_output_layer_2"/></StgValue>
</operation>

<operation id="417" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %j_4 = phi i3 [ 0, %.preheader17.5 ], [ %j_7, %48 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="418" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_output_layer_2, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="3">
<![CDATA[
:3  %j_4_cast4 = zext i3 %j_4 to i32

]]></Node>
<StgValue><ssdm name="j_4_cast4"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="3">
<![CDATA[
:4  %j_4_cast4_cast = zext i3 %j_4 to i5

]]></Node>
<StgValue><ssdm name="j_4_cast4_cast"/></StgValue>
</operation>

<operation id="421" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:5  %tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="422" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_46 = sub i5 %tmp_45, %j_4_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="423" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="5">
<![CDATA[
:7  %tmp_46_cast = sext i5 %tmp_46 to i32

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="424" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %weights_HO_addr_1 = getelementptr [15 x i16]* @weights_HO, i32 0, i32 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="weights_HO_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %exitcond = icmp eq i3 %j_4, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="426" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="427" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %j_7 = add i3 %j_4, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="428" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %exitcond, label %46, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %values_hidden_layer_10 = getelementptr inbounds [5 x i16]* @values_hidden_layer, i32 0, i32 %j_4_cast4

]]></Node>
<StgValue><ssdm name="values_hidden_layer_10"/></StgValue>
</operation>

<operation id="430" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_11 = load i16* %values_hidden_layer_10, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_11"/></StgValue>
</operation>

<operation id="431" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load = load i16* %weights_HO_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load"/></StgValue>
</operation>

<operation id="432" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_17 = icmp slt i16 %values_output_layer_2, -1024

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="433" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_17, label %45, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_output_layer_2, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="435" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp5 = icmp sgt i6 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp5, label %50, label %._crit_edge19.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="437" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_11 = load i16* %values_hidden_layer_10, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_11"/></StgValue>
</operation>

<operation id="438" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load = load i16* %weights_HO_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="439" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i5_cast = sext i16 %values_hidden_layer_11 to i24

]]></Node>
<StgValue><ssdm name="tmp_i5_cast"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i5_cast = sext i16 %weights_HO_load to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i5_cast"/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i5 = mul i24 %tmp_i5_cast, %tmp_1_i5_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i5"/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i5, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="443" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_22 = add i16 %values_output_layer_2, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="444" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="445" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge19.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19.0:0  br label %._crit_edge20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="450" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.0:0  %values_output_layer_s = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="451" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.0:0  %values_output_layer_s = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_s"/></StgValue>
</operation>

<operation id="452" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge20.0:1  %tmp_62 = trunc i16 %values_output_layer_s to i13

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="453" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge20.0:2  %tmp_24 = add i13 1024, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="454" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge20.0:3  %tmp_26_cast = sext i13 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="455" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20.0:4  %sigmoid_arr_addr_5 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_5"/></StgValue>
</operation>

<operation id="456" st_id="58" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.0:5  %sigmoid_arr_load_5 = load i8* %sigmoid_arr_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="457" st_id="59" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.0:5  %sigmoid_arr_load_5 = load i8* %sigmoid_arr_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_5"/></StgValue>
</operation>

<operation id="458" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge20.0:6  %highest_pred_2 = zext i8 %sigmoid_arr_load_5 to i16

]]></Node>
<StgValue><ssdm name="highest_pred_2"/></StgValue>
</operation>

<operation id="459" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge20.0:7  store i16 %highest_pred_2, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge20.0:8  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str8, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="461" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge20.0:9  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="462" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20.0:10  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="463" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_output_layer_5 = phi i16 [ 0, %._crit_edge20.0 ], [ %tmp_11_1, %54 ]

]]></Node>
<StgValue><ssdm name="values_output_layer_5"/></StgValue>
</operation>

<operation id="464" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %j_3_1 = phi i3 [ 0, %._crit_edge20.0 ], [ %j_7_1, %54 ]

]]></Node>
<StgValue><ssdm name="j_3_1"/></StgValue>
</operation>

<operation id="465" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_output_layer_5, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="3">
<![CDATA[
:3  %j_3_1_cast2 = zext i3 %j_3_1 to i32

]]></Node>
<StgValue><ssdm name="j_3_1_cast2"/></StgValue>
</operation>

<operation id="467" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="3">
<![CDATA[
:4  %j_3_1_cast2_cast = zext i3 %j_3_1 to i5

]]></Node>
<StgValue><ssdm name="j_3_1_cast2_cast"/></StgValue>
</operation>

<operation id="468" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:5  %tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_3_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="469" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_48 = sub i5 %tmp_47, %j_3_1_cast2_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="470" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %tmp_49 = add i5 %tmp_48, 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="471" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="5">
<![CDATA[
:8  %tmp_49_cast = sext i5 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="472" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %weights_HO_addr_2 = getelementptr [15 x i16]* @weights_HO, i32 0, i32 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="weights_HO_addr_2"/></StgValue>
</operation>

<operation id="473" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %exitcond_1 = icmp eq i3 %j_3_1, -3

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="474" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="475" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:12  %j_7_1 = add i3 %j_3_1, 1

]]></Node>
<StgValue><ssdm name="j_7_1"/></StgValue>
</operation>

<operation id="476" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1, label %52, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %values_hidden_layer_12 = getelementptr inbounds [5 x i16]* @values_hidden_layer, i32 0, i32 %j_3_1_cast2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_12"/></StgValue>
</operation>

<operation id="478" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_13 = load i16* %values_hidden_layer_12, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_13"/></StgValue>
</operation>

<operation id="479" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load_1 = load i16* %weights_HO_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load_1"/></StgValue>
</operation>

<operation id="480" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_8_1 = icmp slt i16 %values_output_layer_5, -1024

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="481" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8_1, label %51, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_63 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_output_layer_5, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="483" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp6 = icmp sgt i6 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="484" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp6, label %56, label %._crit_edge19.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="485" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_13 = load i16* %values_hidden_layer_12, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_13"/></StgValue>
</operation>

<operation id="486" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load_1 = load i16* %weights_HO_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="487" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i6_cast = sext i16 %values_hidden_layer_13 to i24

]]></Node>
<StgValue><ssdm name="tmp_i6_cast"/></StgValue>
</operation>

<operation id="488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i6_cast = sext i16 %weights_HO_load_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i6_cast"/></StgValue>
</operation>

<operation id="489" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i6 = mul i24 %tmp_i6_cast, %tmp_1_i6_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>

<operation id="490" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_10_1 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i6, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="491" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_11_1 = add i16 %values_output_layer_5, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="492" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="493" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge19.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19.1:0  br label %._crit_edge20.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="498" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.1:0  %values_output_layer_1 = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="499" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.1:0  %values_output_layer_1 = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_1"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge20.1:1  %tmp_64 = trunc i16 %values_output_layer_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="501" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge20.1:2  %tmp_17_1 = add i13 1024, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="502" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge20.1:3  %tmp_17_1_cast = sext i13 %tmp_17_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_1_cast"/></StgValue>
</operation>

<operation id="503" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20.1:4  %sigmoid_arr_addr_6 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_17_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_6"/></StgValue>
</operation>

<operation id="504" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.1:5  %sigmoid_arr_load_6 = load i8* %sigmoid_arr_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="505" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.1:5  %sigmoid_arr_load_6 = load i8* %sigmoid_arr_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_6"/></StgValue>
</operation>

<operation id="506" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge20.1:6  %highest_pred_2_1 = zext i8 %sigmoid_arr_load_6 to i16

]]></Node>
<StgValue><ssdm name="highest_pred_2_1"/></StgValue>
</operation>

<operation id="507" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge20.1:7  store i16 %highest_pred_2_1, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge20.1:8  %tmp_18_1 = icmp ugt i8 %sigmoid_arr_load_6, %sigmoid_arr_load_5

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="509" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge20.1:9  %highest_pred_2_highe = select i1 %tmp_18_1, i13 %tmp_17_1, i13 %tmp_24

]]></Node>
<StgValue><ssdm name="highest_pred_2_highe"/></StgValue>
</operation>

<operation id="510" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge20.1:10  %highest_pred_2_highe_1 = sext i13 %highest_pred_2_highe to i32

]]></Node>
<StgValue><ssdm name="highest_pred_2_highe_1"/></StgValue>
</operation>

<operation id="511" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20.1:11  %sigmoid_arr_addr_8 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %highest_pred_2_highe_1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_8"/></StgValue>
</operation>

<operation id="512" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.1:12  %sigmoid_arr_load_8 = load i8* %sigmoid_arr_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="513" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.1:12  %sigmoid_arr_load_8 = load i8* %sigmoid_arr_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_8"/></StgValue>
</operation>

<operation id="514" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge20.1:13  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str8, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="515" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge20.1:14  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="516" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20.1:15  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="517" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %values_output_layer_8 = phi i16 [ 0, %._crit_edge20.1 ], [ %tmp_11_2, %60 ]

]]></Node>
<StgValue><ssdm name="values_output_layer_8"/></StgValue>
</operation>

<operation id="518" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %j_3_2 = phi i3 [ 0, %._crit_edge20.1 ], [ %j_7_2, %60 ]

]]></Node>
<StgValue><ssdm name="j_3_2"/></StgValue>
</operation>

<operation id="519" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %values_output_layer_8, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="3">
<![CDATA[
:3  %j_3_2_cast1 = zext i3 %j_3_2 to i32

]]></Node>
<StgValue><ssdm name="j_3_2_cast1"/></StgValue>
</operation>

<operation id="521" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="3">
<![CDATA[
:4  %j_3_2_cast1_cast = zext i3 %j_3_2 to i5

]]></Node>
<StgValue><ssdm name="j_3_2_cast1_cast"/></StgValue>
</operation>

<operation id="522" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:5  %tmp_50 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_3_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="523" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_51 = sub i5 %tmp_50, %j_3_2_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="524" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %tmp_52 = add i5 %tmp_51, 2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="525" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
:8  %tmp_52_cast = sext i5 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="526" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %weights_HO_addr_3 = getelementptr [15 x i16]* @weights_HO, i32 0, i32 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="weights_HO_addr_3"/></StgValue>
</operation>

<operation id="527" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %exitcond_2 = icmp eq i3 %j_3_2, -3

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="528" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="529" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:12  %j_7_2 = add i3 %j_3_2, 1

]]></Node>
<StgValue><ssdm name="j_7_2"/></StgValue>
</operation>

<operation id="530" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2, label %58, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %values_hidden_layer_14 = getelementptr inbounds [5 x i16]* @values_hidden_layer, i32 0, i32 %j_3_2_cast1

]]></Node>
<StgValue><ssdm name="values_hidden_layer_14"/></StgValue>
</operation>

<operation id="532" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_15 = load i16* %values_hidden_layer_14, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_15"/></StgValue>
</operation>

<operation id="533" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load_2 = load i16* %weights_HO_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load_2"/></StgValue>
</operation>

<operation id="534" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_8_2 = icmp slt i16 %values_output_layer_8, -1024

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="535" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8_2, label %57, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_65 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %values_output_layer_8, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="537" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp7 = icmp sgt i6 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="538" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp7, label %62, label %._crit_edge19.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="539" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="3">
<![CDATA[
:1  %values_hidden_layer_15 = load i16* %values_hidden_layer_14, align 2

]]></Node>
<StgValue><ssdm name="values_hidden_layer_15"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="4">
<![CDATA[
:2  %weights_HO_load_2 = load i16* %weights_HO_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_HO_load_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="541" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="16">
<![CDATA[
:3  %tmp_i7_cast = sext i16 %values_hidden_layer_15 to i24

]]></Node>
<StgValue><ssdm name="tmp_i7_cast"/></StgValue>
</operation>

<operation id="542" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="16">
<![CDATA[
:4  %tmp_1_i7_cast = sext i16 %weights_HO_load_2 to i24

]]></Node>
<StgValue><ssdm name="tmp_1_i7_cast"/></StgValue>
</operation>

<operation id="543" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tmp_2_i7 = mul i24 %tmp_i7_cast, %tmp_1_i7_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i7"/></StgValue>
</operation>

<operation id="544" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_10_2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %tmp_2_i7, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="545" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_11_2 = add i16 %values_output_layer_8, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="546" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="547" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
<literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 1023, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
<literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge19.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19.2:0  br label %._crit_edge20.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 -1024, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="552" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.2:0  %values_output_layer_3 = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="553" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge20.2:0  %values_output_layer_3 = load i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name="values_output_layer_3"/></StgValue>
</operation>

<operation id="554" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge20.2:1  %tmp_66 = trunc i16 %values_output_layer_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="555" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge20.2:2  %tmp_17_2 = add i13 1024, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="556" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge20.2:3  %tmp_17_2_cast = sext i13 %tmp_17_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_2_cast"/></StgValue>
</operation>

<operation id="557" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20.2:4  %sigmoid_arr_addr_7 = getelementptr [2048 x i8]* @sigmoid_arr, i32 0, i32 %tmp_17_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_arr_addr_7"/></StgValue>
</operation>

<operation id="558" st_id="75" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.2:5  %sigmoid_arr_load_7 = load i8* %sigmoid_arr_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="559" st_id="76" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge20.2:5  %sigmoid_arr_load_7 = load i8* %sigmoid_arr_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_arr_load_7"/></StgValue>
</operation>

<operation id="560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge20.2:6  %highest_pred_2_2 = zext i8 %sigmoid_arr_load_7 to i16

]]></Node>
<StgValue><ssdm name="highest_pred_2_2"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge20.2:7  store i16 %highest_pred_2_2, i16* getelementptr inbounds ([3 x i16]* @values_output_layer, i32 0, i32 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge20.2:8  %tmp_18_2 = icmp ugt i8 %sigmoid_arr_load_7, %sigmoid_arr_load_8

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="563" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge20.2:9  %prediction_write_out = select i1 %tmp_18_2, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="prediction_write_out"/></StgValue>
</operation>

<operation id="564" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20.2:10  %tmp_20 = or i1 %tmp_18_2, %tmp_18_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="565" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge20.2:11  %tmp_data = select i1 %tmp_20, i2 %prediction_write_out, i2 1

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="566" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge20.2:12  %tmp_data_1 = zext i2 %tmp_data to i32

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="567" st_id="76" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge20.2:14  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %tmp_data_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="568" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge20.2:13  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str8, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="569" st_id="77" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge20.2:14  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %tmp_data_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge20.2:15  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="571" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20.2:16  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
