void F_1 (\r\nstruct V_1 * V_2 ,\r\nenum V_3 V_4 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nswitch ( V_4 ) {\r\ncase V_7 :\r\nV_6 -> V_8 [ 0 ] = ( ( V_6 -> V_8 [ 0 ] & 0xfffff3ff ) | 0x0400 ) ;\r\nF_3 ( V_2 , V_9 , V_10 , V_11 , V_6 -> V_8 [ 0 ] ) ;\r\nbreak;\r\ncase V_12 :\r\nV_6 -> V_8 [ 0 ] = ( ( V_6 -> V_8 [ 0 ] & 0xfffff3ff ) ) ;\r\nF_3 ( V_2 , V_9 , V_10 , V_11 , V_6 -> V_8 [ 0 ] ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nvoid F_4 ( struct V_1 * V_2 , T_1 * V_13 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nstruct V_14 * V_15 = & V_6 -> V_16 ;\r\nstruct V_17 * V_18 = & V_2 -> V_19 ;\r\nT_2 V_20 [ 2 ] = { 0 , 0 } , V_21 = 0 ;\r\nbool V_22 = false ;\r\nT_1 V_23 , V_24 ;\r\nT_1 * V_25 ;\r\nif ( V_6 -> V_26 != 0 || V_6 -> V_27 )\r\nV_22 = true ;\r\nif ( V_18 -> V_28 . V_29 == V_30 ) {\r\nV_20 [ V_9 ] = 0x3f3f3f3f ;\r\nV_20 [ V_31 ] = 0x3f3f3f3f ;\r\nV_22 = true ;\r\nif ( V_22 ) {\r\nfor ( V_23 = V_9 ; V_23 <= V_31 ; V_23 ++ ) {\r\nV_20 [ V_23 ] =\r\nV_13 [ V_23 ] | ( V_13 [ V_23 ] << 8 ) |\r\n( V_13 [ V_23 ] << 16 ) | ( V_13 [ V_23 ] << 24 ) ;\r\nif ( V_20 [ V_23 ] > 0x20 && V_6 -> V_27 )\r\nV_20 [ V_23 ] = 0x20 ;\r\n}\r\n}\r\n} else {\r\nif ( V_15 -> V_32 == V_33 ) {\r\nV_20 [ V_9 ] = 0x10101010 ;\r\nV_20 [ V_31 ] = 0x10101010 ;\r\n} else if ( V_15 -> V_32 == V_34 ) {\r\nV_20 [ V_9 ] = 0x00000000 ;\r\nV_20 [ V_31 ] = 0x00000000 ;\r\n} else {\r\nfor ( V_23 = V_9 ; V_23 <= V_31 ; V_23 ++ ) {\r\nV_20 [ V_23 ] =\r\nV_13 [ V_23 ] | ( V_13 [ V_23 ] << 8 ) |\r\n( V_13 [ V_23 ] << 16 ) | ( V_13 [ V_23 ] << 24 ) ;\r\n}\r\nif ( V_6 -> V_26 == 0 ) {\r\nV_21 = ( V_6 -> V_35 [ 0 ] [ 6 ] ) +\r\n( V_6 -> V_35 [ 0 ] [ 7 ] << 8 ) ;\r\nV_20 [ V_9 ] += V_21 ;\r\nV_21 = ( V_6 -> V_35 [ 0 ] [ 14 ] ) +\r\n( V_6 -> V_35 [ 0 ] [ 15 ] << 24 ) ;\r\nV_20 [ V_31 ] += V_21 ;\r\n}\r\n}\r\n}\r\nfor ( V_23 = V_9 ; V_23 <= V_31 ; V_23 ++ ) {\r\nV_25 = ( T_1 * ) ( & V_20 [ V_23 ] ) ;\r\nfor ( V_24 = 0 ; V_24 < 4 ; V_24 ++ ) {\r\nif ( * V_25 > V_36 )\r\n* V_25 = V_36 ;\r\nV_25 ++ ;\r\n}\r\n}\r\nV_21 = V_20 [ V_9 ] & 0xff ;\r\nF_5 ( V_2 , V_37 , V_38 , V_21 ) ;\r\nV_21 = V_20 [ V_9 ] >> 8 ;\r\nF_5 ( V_2 , V_39 , 0xffffff00 , V_21 ) ;\r\nV_21 = V_20 [ V_31 ] >> 24 ;\r\nF_5 ( V_2 , V_39 , V_40 , V_21 ) ;\r\nV_21 = V_20 [ V_31 ] & 0x00ffffff ;\r\nF_5 ( V_2 , V_41 , 0xffffff00 , V_21 ) ;\r\n}\r\nstatic void F_6 (\r\nstruct V_1 * V_2 ,\r\nT_1 * V_42 ,\r\nT_1 V_43 ,\r\nT_2 * V_44 ,\r\nT_2 * V_45\r\n)\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nT_2 V_46 , V_47 ;\r\nT_1 V_48 = 0 ;\r\nT_3 V_49 = 0 ;\r\nT_1 V_50 , V_51 [ 2 ] ;\r\nfor ( V_50 = 0 ; V_50 < 2 ; V_50 ++ ) {\r\nV_51 [ V_50 ] = V_42 [ V_50 ] ;\r\nV_48 = V_6 -> V_52 [ V_50 ] [ V_43 - 1 ] ;\r\nV_46 = V_51 [ V_50 ] + V_48 ;\r\nV_46 = ( V_46 << 24 ) | ( V_46 << 16 ) | ( V_46 << 8 ) | V_46 ;\r\n* ( V_44 + V_50 ) = V_46 ;\r\n}\r\nfor ( V_50 = 0 ; V_50 < 2 ; V_50 ++ ) {\r\nif ( V_6 -> V_53 == V_7 ) {\r\nV_49 = V_6 -> V_54 [ V_50 ] [ V_43 - 1 ] ;\r\nV_51 [ V_50 ] += V_49 ;\r\n}\r\nV_47 = V_51 [ V_50 ] ;\r\nV_47 = ( V_47 << 24 ) | ( V_47 << 16 ) | ( V_47 << 8 ) | V_47 ;\r\n* ( V_45 + V_50 ) = V_47 ;\r\n}\r\n}\r\nstatic void F_7 (\r\nstruct V_1 * V_2 ,\r\nT_1 V_43 ,\r\nT_1 V_55 ,\r\nT_2 * V_46 ,\r\nT_2 * V_47 ,\r\nT_2 * V_56\r\n)\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nstruct V_14 * V_15 = & V_6 -> V_16 ;\r\nT_1 V_50 , V_57 = 0 , V_58 [ 4 ] ;\r\nT_2 V_59 , V_60 , V_61 ;\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nswitch ( V_6 -> V_26 ) {\r\ncase 0 :\r\nV_57 = 0 ;\r\nV_59 = V_6 -> V_35 [ V_57 ] [ V_55 + ( V_61 ? 8 : 0 ) ] +\r\n( ( V_55 < 2 ) ? V_46 [ V_61 ] : V_47 [ V_61 ] ) ;\r\nbreak;\r\ncase 1 :\r\nif ( V_6 -> V_62 == 1 )\r\nV_57 = 0 ;\r\nif ( V_6 -> V_62 >= 3 ) {\r\nif ( V_43 <= 3 )\r\nV_57 = 0 ;\r\nelse if ( V_43 >= 4 && V_43 <= 9 )\r\nV_57 = 1 ;\r\nelse if ( V_43 > 9 )\r\nV_57 = 2 ;\r\nif ( V_6 -> V_53 == V_7 )\r\nV_57 ++ ;\r\nelse\r\nV_57 += 4 ;\r\n}\r\nV_59 = V_6 -> V_35 [ V_57 ] [ V_55 + ( V_61 ? 8 : 0 ) ] +\r\n( ( V_55 < 2 ) ? V_46 [ V_61 ] : V_47 [ V_61 ] ) ;\r\nbreak;\r\ncase 2 :\r\nV_59 = ( ( V_55 < 2 ) ? V_46 [ V_61 ] : V_47 [ V_61 ] ) ;\r\nbreak;\r\ncase 3 :\r\nV_57 = 0 ;\r\nfor ( V_50 = 0 ; V_50 < 4 ; V_50 ++ ) {\r\nV_58 [ V_50 ] = ( T_1 ) ( ( V_6 -> V_35 [ V_57 ] [ V_55 +\r\n( V_61 ? 8 : 0 ) ] & ( 0x7f << ( V_50 * 8 ) ) ) >> ( V_50 * 8 ) ) ;\r\nif ( V_6 -> V_53 == V_12 ) {\r\nif ( V_58 [ V_50 ] > V_6 -> V_63 [ V_61 ] [ V_43 - 1 ] )\r\nV_58 [ V_50 ] = V_6 -> V_63 [ V_61 ] [ V_43 - 1 ] ;\r\n} else {\r\nif ( V_58 [ V_50 ] > V_6 -> V_64 [ V_61 ] [ V_43 - 1 ] )\r\nV_58 [ V_50 ] = V_6 -> V_64 [ V_61 ] [ V_43 - 1 ] ;\r\n}\r\n}\r\nV_60 = ( V_58 [ 3 ] << 24 ) | ( V_58 [ 2 ] << 16 ) |\r\n( V_58 [ 1 ] << 8 ) | ( V_58 [ 0 ] ) ;\r\nV_59 = V_60 + ( ( V_55 < 2 ) ? V_46 [ V_61 ] : V_47 [ V_61 ] ) ;\r\nbreak;\r\ndefault:\r\nV_57 = 0 ;\r\nV_59 = V_6 -> V_35 [ V_57 ] [ V_55 + ( V_61 ? 8 : 0 ) ] +\r\n( ( V_55 < 2 ) ? V_46 [ V_61 ] : V_47 [ V_61 ] ) ;\r\nbreak;\r\n}\r\nif ( V_15 -> V_32 == V_33 )\r\nV_59 = 0x14141414 ;\r\nelse if ( V_15 -> V_32 == V_34 )\r\nV_59 = 0x00000000 ;\r\nif ( V_15 -> V_32 == V_65 )\r\nV_59 = V_59 - 0x06060606 ;\r\nelse if ( V_15 -> V_32 == V_66 )\r\nV_59 = V_59 ;\r\n* ( V_56 + V_61 ) = V_59 ;\r\n}\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , T_1 V_55 , T_2 * V_67 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nT_4 V_68 [ 6 ] = {\r\nV_69 , V_70 ,\r\nV_71 , V_72 ,\r\nV_73 , V_74\r\n} ;\r\nT_4 V_75 [ 6 ] = {\r\nV_76 , V_77 ,\r\nV_78 , V_79 ,\r\nV_80 , V_81\r\n} ;\r\nT_1 V_50 , V_61 , V_82 [ 4 ] ;\r\nT_2 V_59 ;\r\nT_4 V_83 ;\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nV_59 = V_67 [ V_61 ] ;\r\nfor ( V_50 = 0 ; V_50 < 4 ; V_50 ++ ) {\r\nV_82 [ V_50 ] = ( T_1 ) ( ( V_59 & ( 0x7f << ( V_50 * 8 ) ) ) >> ( V_50 * 8 ) ) ;\r\nif ( V_82 [ V_50 ] > V_36 )\r\nV_82 [ V_50 ] = V_36 ;\r\n}\r\nV_59 = ( V_82 [ 3 ] << 24 ) | ( V_82 [ 2 ] << 16 ) |\r\n( V_82 [ 1 ] << 8 ) | V_82 [ 0 ] ;\r\nif ( V_61 == 0 )\r\nV_83 = V_68 [ V_55 ] ;\r\nelse\r\nV_83 = V_75 [ V_55 ] ;\r\nF_5 ( V_2 , V_83 , V_84 , V_59 ) ;\r\nif ( ( ( V_6 -> V_85 == V_86 ) &&\r\n( V_83 == V_74 ||\r\nV_83 == V_81 ) ) ||\r\n( ( V_6 -> V_85 != V_86 ) &&\r\n( V_83 == V_72 ||\r\nV_83 == V_79 ) ) ) {\r\nV_59 = V_82 [ 3 ] ;\r\nif ( V_83 == V_74 || V_83 == V_72 )\r\nV_83 = 0xc90 ;\r\nif ( V_83 == V_81 || V_83 == V_79 )\r\nV_83 = 0xc98 ;\r\nfor ( V_50 = 0 ; V_50 < 3 ; V_50 ++ ) {\r\nif ( V_50 != 2 )\r\nV_59 = ( V_59 > 8 ) ? ( V_59 - 8 ) : 0 ;\r\nelse\r\nV_59 = ( V_59 > 6 ) ? ( V_59 - 6 ) : 0 ;\r\nF_9 ( V_2 , V_83 + V_50 ,\r\n( T_1 ) V_59 ) ;\r\n}\r\n}\r\n}\r\n}\r\nvoid F_10 ( struct V_1 * V_2 , T_1 * V_42 , T_1 V_43 )\r\n{\r\nT_2 V_59 [ 2 ] , V_46 [ 2 ] , V_47 [ 2 ] ;\r\nT_1 V_55 = 0 ;\r\nF_6 ( V_2 , V_42 , V_43 , & V_46 [ 0 ] , & V_47 [ 0 ] ) ;\r\nfor ( V_55 = 0 ; V_55 < 6 ; V_55 ++ ) {\r\nF_7 ( V_2 , V_43 , V_55 ,\r\n& V_46 [ 0 ] , & V_47 [ 0 ] , & V_59 [ 0 ] ) ;\r\nF_8 ( V_2 , V_55 , & V_59 [ 0 ] ) ;\r\n}\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_87 = 0 ;\r\nT_1 V_88 ;\r\nstruct V_89 * V_90 ;\r\nint V_91 = V_92 ;\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nfor ( V_88 = 0 ; V_88 < V_6 -> V_93 ; V_88 ++ ) {\r\nV_90 = & V_6 -> V_94 [ V_88 ] ;\r\nswitch ( V_88 ) {\r\ncase V_9 :\r\nV_87 = F_12 ( V_2 , V_90 -> V_95 , V_96 ) ;\r\nbreak;\r\ncase V_31 :\r\nV_87 = F_12 ( V_2 , V_90 -> V_95 , V_96 << 16 ) ;\r\nbreak;\r\n}\r\nF_5 ( V_2 , V_90 -> V_97 , V_96 << 16 , 0x1 ) ;\r\nF_13 ( 1 ) ;\r\nF_5 ( V_2 , V_90 -> V_98 , V_96 , 0x1 ) ;\r\nF_13 ( 1 ) ;\r\nF_5 ( V_2 , V_90 -> V_99 , V_100 , 0x0 ) ;\r\nF_13 ( 1 ) ;\r\nF_5 ( V_2 , V_90 -> V_99 , V_101 , 0x0 ) ;\r\nF_13 ( 1 ) ;\r\nswitch ( V_88 ) {\r\ncase V_9 :\r\nF_14 ( & V_6 -> V_102 ) ;\r\nbreak;\r\ncase V_31 :\r\nbreak;\r\n}\r\n;\r\nswitch ( V_88 ) {\r\ncase V_9 :\r\nF_5 ( V_2 , V_90 -> V_95 , V_96 , V_87 ) ;\r\nbreak;\r\ncase V_31 :\r\nF_5 ( V_2 , V_90 -> V_95 , V_96 << 16 , V_87 ) ;\r\nbreak;\r\n}\r\nif ( V_91 != V_92 ) {\r\ngoto V_103;\r\n}\r\n}\r\nV_103:\r\nreturn V_91 ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nint V_91 = V_92 ;\r\nif ( V_6 -> V_85 == V_104 )\r\nV_6 -> V_93 = 1 ;\r\nelse\r\nV_6 -> V_93 = 2 ;\r\nV_91 = F_11 ( V_2 ) ;\r\nreturn V_91 ;\r\n}
