

================================================================
== Vitis HLS Report for 'shortest'
================================================================
* Date:           Wed May  7 22:08:57 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        cpsc520-bfs-unpartitioned-hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bfs_loop             |        ?|        ?|         ?|          -|          -|    15|        no|
        | + traverse_neighbors  |        ?|        ?|   13 ~ 20|          -|          -|     ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 36 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 9 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 55 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%step = alloca i32 1"   --->   Operation 56 'alloca' 'step' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%front = alloca i32 1"   --->   Operation 57 'alloca' 'front' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%src_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %src" [../bfs_kernel.cpp:7]   --->   Operation 58 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%queue_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %queue" [../bfs_kernel.cpp:7]   --->   Operation 59 'read' 'queue_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%visited_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %visited" [../bfs_kernel.cpp:7]   --->   Operation 60 'read' 'visited_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%row_offsets_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %row_offsets" [../bfs_kernel.cpp:7]   --->   Operation 61 'read' 'row_offsets_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%column_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %column_indices" [../bfs_kernel.cpp:7]   --->   Operation 62 'read' 'column_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %queue_read, i32 2, i32 63" [../bfs_kernel.cpp:25]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln" [../bfs_kernel.cpp:25]   --->   Operation 64 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln25" [../bfs_kernel.cpp:25]   --->   Operation 65 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 0, i32 %front" [../bfs_kernel.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 0, i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (7.30ns)   --->   "%output_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [../bfs_kernel.cpp:25]   --->   Operation 68 'writereq' 'output_r_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [1/1] (7.30ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr, i32 %src_read, i4 15" [../bfs_kernel.cpp:25]   --->   Operation 69 'write' 'write_ln25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [5/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 70 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [4/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 71 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [3/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 72 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [2/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 73 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../bfs_kernel.cpp:7]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0" [../bfs_kernel.cpp:7]   --->   Operation 75 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 27444, void @empty_6, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 4721, void @empty, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column_indices, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column_indices, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %row_offsets, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %row_offsets, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %visited, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %visited, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queue, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queue, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_16, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 91 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln27 = br void %traverse_neighbors" [../bfs_kernel.cpp:27]   --->   Operation 92 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%step_1 = load i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 93 'load' 'step_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.72ns)   --->   "%icmp_ln27 = icmp_eq  i4 %step_1, i4 15" [../bfs_kernel.cpp:27]   --->   Operation 94 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %step_1, i4 1" [../bfs_kernel.cpp:27]   --->   Operation 96 'add' 'add_ln27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %traverse_neighbors.split, void %for.end24" [../bfs_kernel.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %step_1, i2 0" [../bfs_kernel.cpp:30]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %shl_ln" [../bfs_kernel.cpp:30]   --->   Operation 99 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %queue_read" [../bfs_kernel.cpp:30]   --->   Operation 100 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [../bfs_kernel.cpp:30]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln1" [../bfs_kernel.cpp:30]   --->   Operation 102 'sext' 'sext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 %sext_ln30" [../bfs_kernel.cpp:30]   --->   Operation 103 'getelementptr' 'output_r_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../bfs_kernel.cpp:48]   --->   Operation 104 'ret' 'ret_ln48' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [7/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 105 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 106 [6/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 106 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 107 [5/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 107 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 108 [4/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 108 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 109 [3/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 109 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 110 [2/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 110 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 111 [1/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 111 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 112 [1/1] (7.30ns)   --->   "%current_node = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_1" [../bfs_kernel.cpp:30]   --->   Operation 112 'read' 'current_node' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.08>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %current_node, i2 0" [../bfs_kernel.cpp:31]   --->   Operation 113 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i34 %shl_ln1" [../bfs_kernel.cpp:31]   --->   Operation 114 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln31 = add i64 %sext_ln31, i64 %visited_read" [../bfs_kernel.cpp:31]   --->   Operation 115 'add' 'add_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [../bfs_kernel.cpp:31]   --->   Operation 116 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i62 %trunc_ln2" [../bfs_kernel.cpp:31]   --->   Operation 117 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i32 %output_r, i64 %sext_ln31_1" [../bfs_kernel.cpp:31]   --->   Operation 118 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.08ns)   --->   "%add_ln33 = add i64 %sext_ln31, i64 %row_offsets_read" [../bfs_kernel.cpp:33]   --->   Operation 119 'add' 'add_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln33, i32 2, i32 63" [../bfs_kernel.cpp:33]   --->   Operation 120 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln3" [../bfs_kernel.cpp:33]   --->   Operation 121 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 %sext_ln33" [../bfs_kernel.cpp:33]   --->   Operation 122 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 123 [1/1] (7.30ns)   --->   "%output_r_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_2, i32 1" [../bfs_kernel.cpp:31]   --->   Operation 123 'writereq' 'output_r_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 124 [7/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 124 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 125 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_2, i32 1, i4 15" [../bfs_kernel.cpp:31]   --->   Operation 125 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 126 [6/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 126 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 127 [5/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 127 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 128 [5/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 128 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 129 [4/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 129 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 130 [4/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 130 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 131 [3/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 131 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 132 [3/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 132 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 133 [2/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 133 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 134 [2/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 134 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 135 [1/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 135 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 136 [1/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 136 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 137 [1/1] (7.30ns)   --->   "%edge_start = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr" [../bfs_kernel.cpp:33]   --->   Operation 137 'read' 'edge_start' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 138 [1/1] (7.30ns)   --->   "%edge_end = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr" [../bfs_kernel.cpp:33]   --->   Operation 138 'read' 'edge_end' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 1.08>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [../bfs_kernel.cpp:29]   --->   Operation 139 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../bfs_kernel.cpp:21]   --->   Operation 140 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.99ns)   --->   "%icmp_ln36 = icmp_slt  i32 %edge_start, i32 %edge_end" [../bfs_kernel.cpp:36]   --->   Operation 141 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc22, void %for.body12.lr.ph" [../bfs_kernel.cpp:36]   --->   Operation 142 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln36 = sub i32 %edge_end, i32 %edge_start" [../bfs_kernel.cpp:36]   --->   Operation 143 'sub' 'sub_ln36' <Predicate = (icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %edge_start, i2 0" [../bfs_kernel.cpp:36]   --->   Operation 144 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i34 %shl_ln2" [../bfs_kernel.cpp:36]   --->   Operation 145 'sext' 'sext_ln36_3' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 146 [1/1] (1.08ns)   --->   "%add_ln36 = add i64 %sext_ln36_3, i64 %column_indices_read" [../bfs_kernel.cpp:36]   --->   Operation 146 'add' 'add_ln36' <Predicate = (icmp_ln36)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36, i32 2, i32 63" [../bfs_kernel.cpp:36]   --->   Operation 147 'partselect' 'trunc_ln4' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i62 %trunc_ln4" [../bfs_kernel.cpp:36]   --->   Operation 148 'sext' 'sext_ln36_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i32 %input_r, i64 %sext_ln36_2" [../bfs_kernel.cpp:36]   --->   Operation 149 'getelementptr' 'input_r_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 150 [7/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 150 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 151 [6/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 151 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 152 [5/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 152 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 153 [4/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 153 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 154 [3/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 154 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 155 [2/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 155 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %edge_start" [../bfs_kernel.cpp:36]   --->   Operation 156 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %edge_end" [../bfs_kernel.cpp:36]   --->   Operation 157 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 158 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 159 [1/1] (0.42ns)   --->   "%br_ln36 = br void %for.body12" [../bfs_kernel.cpp:36]   --->   Operation 159 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 36 <SV = 35> <Delay = 1.55>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%edge_idx_1 = phi i64 %sext_ln36, void %for.body12.lr.ph, i64 %add_ln36_1, void %for.inc" [../bfs_kernel.cpp:36]   --->   Operation 160 'phi' 'edge_idx_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (1.13ns)   --->   "%icmp_ln36_1 = icmp_eq  i64 %edge_idx_1, i64 %sext_ln36_1" [../bfs_kernel.cpp:36]   --->   Operation 161 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln36)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %for.body12.split, void %for.inc22.loopexit" [../bfs_kernel.cpp:36]   --->   Operation 162 'br' 'br_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 163 'br' 'br_ln0' <Predicate = (icmp_ln36 & icmp_ln36_1)> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 164 'store' 'store_ln27' <Predicate = (icmp_ln36_1) | (!icmp_ln36)> <Delay = 0.42>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln27 = br void %traverse_neighbors" [../bfs_kernel.cpp:27]   --->   Operation 165 'br' 'br_ln27' <Predicate = (icmp_ln36_1) | (!icmp_ln36)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 166 [1/1] (7.30ns)   --->   "%neighbor = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr_1" [../bfs_kernel.cpp:38]   --->   Operation 166 'read' 'neighbor' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 1.08>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %neighbor, i2 0" [../bfs_kernel.cpp:40]   --->   Operation 167 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i34 %shl_ln3" [../bfs_kernel.cpp:40]   --->   Operation 168 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %sext_ln40, i64 %visited_read" [../bfs_kernel.cpp:40]   --->   Operation 169 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40, i32 2, i32 63" [../bfs_kernel.cpp:40]   --->   Operation 170 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln5" [../bfs_kernel.cpp:40]   --->   Operation 171 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i32 %output_r, i64 %sext_ln40_1" [../bfs_kernel.cpp:40]   --->   Operation 172 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 173 [7/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 173 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 174 [6/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 174 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 175 [5/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 175 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 176 [4/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 176 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 177 [3/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 177 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 178 [2/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 178 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 179 [1/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 179 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 180 [1/1] (7.30ns)   --->   "%output_r_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:40]   --->   Operation 180 'read' 'output_r_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.10>
ST_47 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../bfs_kernel.cpp:21]   --->   Operation 181 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 182 [1/1] (0.99ns)   --->   "%icmp_ln40 = icmp_eq  i32 %output_r_addr_3_read, i32 0" [../bfs_kernel.cpp:40]   --->   Operation 182 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc, void %if.then" [../bfs_kernel.cpp:40]   --->   Operation 183 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 184 [1/1] (0.00ns)   --->   "%front_load = load i32 %front" [../bfs_kernel.cpp:42]   --->   Operation 184 'load' 'front_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 185 [1/1] (1.01ns)   --->   "%front_1 = add i32 %front_load, i32 1" [../bfs_kernel.cpp:42]   --->   Operation 185 'add' 'front_1' <Predicate = (icmp_ln40)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %front_1, i2 0" [../bfs_kernel.cpp:43]   --->   Operation 186 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i34 %shl_ln4" [../bfs_kernel.cpp:43]   --->   Operation 187 'sext' 'sext_ln43' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 188 [1/1] (1.08ns)   --->   "%add_ln43 = add i64 %sext_ln43, i64 %queue_read" [../bfs_kernel.cpp:43]   --->   Operation 188 'add' 'add_ln43' <Predicate = (icmp_ln40)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [../bfs_kernel.cpp:43]   --->   Operation 189 'partselect' 'trunc_ln6' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i62 %trunc_ln6" [../bfs_kernel.cpp:43]   --->   Operation 190 'sext' 'sext_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i32 %output_r, i64 %sext_ln43_1" [../bfs_kernel.cpp:43]   --->   Operation 191 'getelementptr' 'output_r_addr_4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln45 = store i32 %front_1, i32 %front" [../bfs_kernel.cpp:45]   --->   Operation 192 'store' 'store_ln45' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 193 [1/1] (7.30ns)   --->   "%output_r_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1" [../bfs_kernel.cpp:43]   --->   Operation 193 'writereq' 'output_r_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 194 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_4, i32 %neighbor, i4 15" [../bfs_kernel.cpp:43]   --->   Operation 194 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 195 [1/1] (7.30ns)   --->   "%output_r_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:44]   --->   Operation 195 'writereq' 'output_r_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 196 [5/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 196 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 197 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_3, i32 1, i4 15" [../bfs_kernel.cpp:44]   --->   Operation 197 'write' 'write_ln44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 198 [4/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 198 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 199 [5/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 199 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 200 [3/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 200 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 201 [4/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 201 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 202 [2/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 202 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 203 [3/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 203 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 204 [1/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 204 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 205 [2/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 205 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 206 [1/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 206 'writeresp' 'output_r_addr_3_resp' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [../bfs_kernel.cpp:45]   --->   Operation 207 'br' 'br_ln45' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln36_1 = add i64 %edge_idx_1, i64 1" [../bfs_kernel.cpp:36]   --->   Operation 208 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body12" [../bfs_kernel.cpp:36]   --->   Operation 209 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('src', ../bfs_kernel.cpp:7) on port 'src' (../bfs_kernel.cpp:7) [27]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_addr_req', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [35]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln25', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [36]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [37]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [37]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [37]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [37]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', ../bfs_kernel.cpp:25) on port 'output_r' (../bfs_kernel.cpp:25) [37]  (7.3 ns)

 <State 9>: 1.08ns
The critical path consists of the following:
	'load' operation ('step', ../bfs_kernel.cpp:27) on local variable 'step' [42]  (0 ns)
	'add' operation ('add_ln30', ../bfs_kernel.cpp:30) [52]  (1.08 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('current_node_req', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [56]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('current_node', ../bfs_kernel.cpp:30) on port 'output_r' (../bfs_kernel.cpp:30) [57]  (7.3 ns)

 <State 18>: 1.08ns
The critical path consists of the following:
	'add' operation ('add_ln31', ../bfs_kernel.cpp:31) [60]  (1.08 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_addr_2_req', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [64]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln31', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [65]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_2_resp', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [66]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_2_resp', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [66]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_2_resp', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [66]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_2_resp', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [66]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_2_resp', ../bfs_kernel.cpp:31) on port 'output_r' (../bfs_kernel.cpp:31) [66]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read operation ('edge_start', ../bfs_kernel.cpp:33) on port 'input_r' (../bfs_kernel.cpp:33) [72]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read operation ('edge_end', ../bfs_kernel.cpp:33) on port 'input_r' (../bfs_kernel.cpp:33) [73]  (7.3 ns)

 <State 28>: 1.08ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../bfs_kernel.cpp:36) [82]  (1.08 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_23', ../bfs_kernel.cpp:36) on port 'input_r' (../bfs_kernel.cpp:36) [86]  (7.3 ns)

 <State 36>: 1.56ns
The critical path consists of the following:
	'phi' operation ('edge_idx', ../bfs_kernel.cpp:36) with incoming values : ('sext_ln36', ../bfs_kernel.cpp:36) ('add_ln36_1', ../bfs_kernel.cpp:36) [89]  (0 ns)
	'icmp' operation ('icmp_ln36_1', ../bfs_kernel.cpp:36) [90]  (1.13 ns)
	blocking operation 0.427 ns on control path)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read operation ('neighbor', ../bfs_kernel.cpp:38) on port 'input_r' (../bfs_kernel.cpp:38) [94]  (7.3 ns)

 <State 38>: 1.08ns
The critical path consists of the following:
	'add' operation ('add_ln40', ../bfs_kernel.cpp:40) [97]  (1.08 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [101]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read operation ('output_r_addr_3_read', ../bfs_kernel.cpp:40) on port 'output_r' (../bfs_kernel.cpp:40) [102]  (7.3 ns)

 <State 47>: 2.1ns
The critical path consists of the following:
	'load' operation ('front_load', ../bfs_kernel.cpp:42) on local variable 'front' [106]  (0 ns)
	'add' operation ('front', ../bfs_kernel.cpp:42) [107]  (1.02 ns)
	'add' operation ('add_ln43', ../bfs_kernel.cpp:43) [110]  (1.08 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request operation ('output_r_addr_4_req', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [114]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln43', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [115]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_4_resp', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [116]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_4_resp', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [116]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_4_resp', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [116]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_4_resp', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [116]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_4_resp', ../bfs_kernel.cpp:43) on port 'output_r' (../bfs_kernel.cpp:43) [116]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('output_r_addr_3_resp', ../bfs_kernel.cpp:44) on port 'output_r' (../bfs_kernel.cpp:44) [119]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
