#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Dec 07 12:25:46 2018
# Process ID: 11508
# Current directory: C:/Users/David/Documents/UCSC/CMPE100/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7072 C:\Users\David\Documents\UCSC\CMPE100\Lab7\Lab7.xpr
# Log file: C:/Users/David/Documents/UCSC/CMPE100/Lab7/vivado.log
# Journal file: C:/Users/David/Documents/UCSC/CMPE100/Lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 784.633 ; gain = 147.289
reset_run synth_1
launch_runs impl_1
[Fri Dec 07 20:51:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.runs/synth_1/runme.log
[Fri Dec 07 20:51:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.runs/impl_1/runme.log
set_property top countUD10L [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: countUD10L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:21 ; elapsed = 08:50:06 . Memory (MB): peak = 823.398 ; gain = 613.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:21 ; elapsed = 08:50:07 . Memory (MB): peak = 845.852 ; gain = 635.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:22 ; elapsed = 08:50:07 . Memory (MB): peak = 845.852 ; gain = 635.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 10 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:119]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:09:38 ; elapsed = 08:50:17 . Memory (MB): peak = 1136.977 ; gain = 926.859
17 Infos, 106 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.977 ; gain = 313.578
set_property top slug [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:26 ; elapsed = 09:02:10 . Memory (MB): peak = 1142.906 ; gain = 932.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'slug' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
WARNING: [Synth 8-350] instance 'H' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:54]
WARNING: [Synth 8-350] instance 'V' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:55]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
INFO: [Synth 8-256] done synthesizing module 'slug' (6#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
WARNING: [Synth 8-3331] design slug has unconnected port led[11]
WARNING: [Synth 8-3331] design slug has unconnected port led[10]
WARNING: [Synth 8-3331] design slug has unconnected port led[9]
WARNING: [Synth 8-3331] design slug has unconnected port led[8]
WARNING: [Synth 8-3331] design slug has unconnected port led[7]
WARNING: [Synth 8-3331] design slug has unconnected port led[6]
WARNING: [Synth 8-3331] design slug has unconnected port led[5]
WARNING: [Synth 8-3331] design slug has unconnected port led[4]
WARNING: [Synth 8-3331] design slug has unconnected port led[3]
WARNING: [Synth 8-3331] design slug has unconnected port led[2]
WARNING: [Synth 8-3331] design slug has unconnected port led[1]
WARNING: [Synth 8-3331] design slug has unconnected port led[0]
WARNING: [Synth 8-3331] design slug has unconnected port sw[15]
WARNING: [Synth 8-3331] design slug has unconnected port sw[14]
WARNING: [Synth 8-3331] design slug has unconnected port sw[13]
WARNING: [Synth 8-3331] design slug has unconnected port sw[12]
WARNING: [Synth 8-3331] design slug has unconnected port sw[11]
WARNING: [Synth 8-3331] design slug has unconnected port sw[10]
WARNING: [Synth 8-3331] design slug has unconnected port sw[9]
WARNING: [Synth 8-3331] design slug has unconnected port sw[8]
WARNING: [Synth 8-3331] design slug has unconnected port sw[7]
WARNING: [Synth 8-3331] design slug has unconnected port sw[6]
WARNING: [Synth 8-3331] design slug has unconnected port sw[5]
WARNING: [Synth 8-3331] design slug has unconnected port sw[4]
WARNING: [Synth 8-3331] design slug has unconnected port sw[3]
WARNING: [Synth 8-3331] design slug has unconnected port sw[2]
WARNING: [Synth 8-3331] design slug has unconnected port sw[1]
WARNING: [Synth 8-3331] design slug has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:27 ; elapsed = 09:02:11 . Memory (MB): peak = 1145.352 ; gain = 935.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:27 ; elapsed = 09:02:11 . Memory (MB): peak = 1145.352 ; gain = 935.234
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 29 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.176 ; gain = 67.270
set_property top vertBar [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:06 ; elapsed = 09:04:09 . Memory (MB): peak = 1210.176 ; gain = 1000.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vertBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:54]
INFO: [Synth 8-638] synthesizing module 'rect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'rect' (6#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
INFO: [Synth 8-256] done synthesizing module 'vertBar' (7#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
WARNING: [Synth 8-3331] design rect has unconnected port clk
WARNING: [Synth 8-3331] design vertBar has unconnected port led[15]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[14]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[13]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[12]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[11]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[10]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[9]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[8]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[7]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[6]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[4]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[9]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[8]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[7]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[6]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[5]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[4]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[3]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[2]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[1]
WARNING: [Synth 8-3331] design vertBar has unconnected port SV[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:06 ; elapsed = 09:04:10 . Memory (MB): peak = 1210.176 ; gain = 1000.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:06 ; elapsed = 09:04:10 . Memory (MB): peak = 1210.176 ; gain = 1000.059
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.328 ; gain = 15.152
set_property top horBar [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:49 ; elapsed = 09:08:39 . Memory (MB): peak = 1225.328 ; gain = 1015.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'horBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:54]
INFO: [Synth 8-638] synthesizing module 'rect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'rect' (6#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
INFO: [Synth 8-256] done synthesizing module 'horBar' (7#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
WARNING: [Synth 8-3331] design rect has unconnected port clk
WARNING: [Synth 8-3331] design horBar has unconnected port led[15]
WARNING: [Synth 8-3331] design horBar has unconnected port led[14]
WARNING: [Synth 8-3331] design horBar has unconnected port led[13]
WARNING: [Synth 8-3331] design horBar has unconnected port led[12]
WARNING: [Synth 8-3331] design horBar has unconnected port led[11]
WARNING: [Synth 8-3331] design horBar has unconnected port led[10]
WARNING: [Synth 8-3331] design horBar has unconnected port led[9]
WARNING: [Synth 8-3331] design horBar has unconnected port led[8]
WARNING: [Synth 8-3331] design horBar has unconnected port led[7]
WARNING: [Synth 8-3331] design horBar has unconnected port led[6]
WARNING: [Synth 8-3331] design horBar has unconnected port led[4]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[9]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[8]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[7]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[6]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[5]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[4]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[3]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[2]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[1]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:50 ; elapsed = 09:08:40 . Memory (MB): peak = 1225.328 ; gain = 1015.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:50 ; elapsed = 09:08:40 . Memory (MB): peak = 1225.328 ; gain = 1015.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.645 ; gain = 35.316
set_property top rect [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:55 ; elapsed = 09:18:57 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'rect' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
WARNING: [Synth 8-3331] design rect has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:56 ; elapsed = 09:18:57 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:12:56 ; elapsed = 09:18:57 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1260.645 ; gain = 0.000
set_property top countUD4ut6 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:32 ; elapsed = 09:20:52 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD4ut6' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD4ut6 does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
INFO: [Synth 8-256] done synthesizing module 'countUD4ut6' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:32 ; elapsed = 09:20:53 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:51]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:58]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:32 ; elapsed = 09:20:53 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.645 ; gain = 0.000
set_property top countUD4ut10 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:14:15 ; elapsed = 09:26:04 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD4ut10' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD4ut10 does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
INFO: [Synth 8-256] done synthesizing module 'countUD4ut10' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:16 ; elapsed = 09:26:05 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:51]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:58]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:16 ; elapsed = 09:26:05 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.645 ; gain = 0.000
set_property top VGAcontr [current_fileset]
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port winflash is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port hsec is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:155]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:40 ; elapsed = 09:40:54 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGAcontr' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:23]
INFO: [Synth 8-638] synthesizing module 'rndNum' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:23]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:30]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:39]
INFO: [Synth 8-256] done synthesizing module 'rndNum' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'rnd' does not match port width (7) of module 'rndNum' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:52]
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (3#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (6#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'slug' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
WARNING: [Synth 8-350] instance 'H' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:54]
WARNING: [Synth 8-350] instance 'V' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:55]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
INFO: [Synth 8-256] done synthesizing module 'slug' (7#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
INFO: [Synth 8-638] synthesizing module 'edgeDect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v:1]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'edgeDect' (8#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v:1]
INFO: [Synth 8-638] synthesizing module 'vertBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:54]
INFO: [Synth 8-638] synthesizing module 'rect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'rect' (9#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
INFO: [Synth 8-256] done synthesizing module 'vertBar' (10#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
WARNING: [Synth 8-350] instance 'v1' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:100]
WARNING: [Synth 8-350] instance 'v2' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:101]
WARNING: [Synth 8-350] instance 'v3' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:102]
WARNING: [Synth 8-350] instance 'v4' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:103]
WARNING: [Synth 8-350] instance 'v5' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:104]
WARNING: [Synth 8-350] instance 'v6' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:105]
WARNING: [Synth 8-350] instance 'v7' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:106]
INFO: [Synth 8-638] synthesizing module 'horBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:54]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
INFO: [Synth 8-256] done synthesizing module 'horBar' (11#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
WARNING: [Synth 8-350] instance 'h2' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:110]
WARNING: [Synth 8-350] instance 'h3' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:111]
WARNING: [Synth 8-350] instance 'h4' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:112]
WARNING: [Synth 8-350] instance 'h5' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:113]
WARNING: [Synth 8-350] instance 'h6' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:114]
WARNING: [Synth 8-350] instance 'h7' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:115]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:156]
WARNING: [Synth 8-3848] Net vert1V in module/entity VGAcontr does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:86]
INFO: [Synth 8-256] done synthesizing module 'VGAcontr' (12#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:23]
WARNING: [Synth 8-3331] design rect has unconnected port clk
WARNING: [Synth 8-3331] design horBar has unconnected port led[15]
WARNING: [Synth 8-3331] design horBar has unconnected port led[14]
WARNING: [Synth 8-3331] design horBar has unconnected port led[13]
WARNING: [Synth 8-3331] design horBar has unconnected port led[12]
WARNING: [Synth 8-3331] design horBar has unconnected port led[11]
WARNING: [Synth 8-3331] design horBar has unconnected port led[10]
WARNING: [Synth 8-3331] design horBar has unconnected port led[9]
WARNING: [Synth 8-3331] design horBar has unconnected port led[8]
WARNING: [Synth 8-3331] design horBar has unconnected port led[7]
WARNING: [Synth 8-3331] design horBar has unconnected port led[6]
WARNING: [Synth 8-3331] design horBar has unconnected port led[4]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[9]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[8]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[7]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[6]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[5]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[4]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[3]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[2]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[1]
WARNING: [Synth 8-3331] design horBar has unconnected port SH[0]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[15]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[14]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[13]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[12]
WARNING: [Synth 8-3331] design vertBar has unconnected port led[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:41 ; elapsed = 09:40:55 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:41 ; elapsed = 09:40:56 . Memory (MB): peak = 1260.645 ; gain = 1050.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 20 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1274.738 ; gain = 14.094
set_property top TopMod [current_fileset]
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port winflash is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port hsec is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:155]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:39 ; elapsed = 09:45:02 . Memory (MB): peak = 1274.738 ; gain = 1064.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopMod' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'syc0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:45]
WARNING: [Synth 8-350] instance 'syc1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:46]
WARNING: [Synth 8-350] instance 'syc2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:47]
WARNING: [Synth 8-350] instance 'syc3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:48]
WARNING: [Synth 8-350] instance 'syc4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:49]
WARNING: [Synth 8-350] instance 'syc5' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:50]
WARNING: [Synth 8-350] instance 'syc6' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:51]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (17#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:54]
INFO: [Synth 8-638] synthesizing module 'VGAcontr' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:23]
INFO: [Synth 8-638] synthesizing module 'rndNum' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:23]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:30]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (17#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:39]
INFO: [Synth 8-256] done synthesizing module 'rndNum' (18#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'rnd' does not match port width (7) of module 'rndNum' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:52]
INFO: [Synth 8-638] synthesizing module 'countUD10L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (19#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (20#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (21#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD10L' (22#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v:23]
INFO: [Synth 8-638] synthesizing module 'slug' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
WARNING: [Synth 8-350] instance 'H' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:54]
WARNING: [Synth 8-350] instance 'V' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:55]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (22#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
INFO: [Synth 8-256] done synthesizing module 'slug' (23#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:23]
INFO: [Synth 8-638] synthesizing module 'edgeDect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v:1]
INFO: [Synth 8-256] done synthesizing module 'edgeDect' (24#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v:1]
INFO: [Synth 8-638] synthesizing module 'vertBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:54]
INFO: [Synth 8-638] synthesizing module 'rect' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-256] done synthesizing module 'rect' (25#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (25#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
INFO: [Synth 8-256] done synthesizing module 'vertBar' (26#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:23]
WARNING: [Synth 8-350] instance 'v1' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:100]
WARNING: [Synth 8-350] instance 'v2' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:101]
WARNING: [Synth 8-350] instance 'v3' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:102]
WARNING: [Synth 8-350] instance 'v4' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:103]
WARNING: [Synth 8-350] instance 'v5' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:104]
WARNING: [Synth 8-350] instance 'v6' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:105]
WARNING: [Synth 8-350] instance 'v7' of module 'vertBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:106]
INFO: [Synth 8-638] synthesizing module 'horBar' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:54]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (26#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 't0' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
WARNING: [Synth 8-350] instance 't1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
WARNING: [Synth 8-350] instance 't2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
WARNING: [Synth 8-350] instance 't3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
INFO: [Synth 8-256] done synthesizing module 'horBar' (27#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:23]
WARNING: [Synth 8-350] instance 'h2' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:110]
WARNING: [Synth 8-350] instance 'h3' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:111]
WARNING: [Synth 8-350] instance 'h4' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:112]
WARNING: [Synth 8-350] instance 'h5' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:113]
WARNING: [Synth 8-350] instance 'h6' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:114]
WARNING: [Synth 8-350] instance 'h7' of module 'horBar' requires 19 connections, but only 18 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:115]
WARNING: [Synth 8-350] instance 'tt' of module 'countUD10L' requires 8 connections, but only 6 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:156]
WARNING: [Synth 8-3848] Net vert1V in module/entity VGAcontr does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:86]
INFO: [Synth 8-256] done synthesizing module 'VGAcontr' (28#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:23]
INFO: [Synth 8-638] synthesizing module 'RingCNT' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'RingCNT' (29#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD4ut10' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD4ut10 does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
INFO: [Synth 8-256] done synthesizing module 'countUD4ut10' (33#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:23]
WARNING: [Synth 8-350] instance 'a11' of module 'countUD4ut10' requires 9 connections, but only 8 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:77]
INFO: [Synth 8-638] synthesizing module 'countUD4ut6' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD4ut6 does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
INFO: [Synth 8-256] done synthesizing module 'countUD4ut6' (34#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:23]
WARNING: [Synth 8-350] instance 'b' of module 'countUD4ut6' requires 9 connections, but only 8 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:78]
WARNING: [Synth 8-350] instance 'c11' of module 'countUD4ut10' requires 9 connections, but only 8 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:79]
WARNING: [Synth 8-350] instance 'b1' of module 'countUD4ut6' requires 9 connections, but only 8 given [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:80]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (35#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-3848] Net dp in module/entity TopMod does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:37]
INFO: [Synth 8-256] done synthesizing module 'TopMod' (36#1) [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:40 ; elapsed = 09:45:03 . Memory (MB): peak = 1274.738 ; gain = 1064.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:73]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:61]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:67]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v:80]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:63]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:68]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:73]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v:79]
WARNING: [Synth 8-3295] tying undriven pin t0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:67]
WARNING: [Synth 8-3295] tying undriven pin t1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:72]
WARNING: [Synth 8-3295] tying undriven pin t2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:77]
WARNING: [Synth 8-3295] tying undriven pin t3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v:83]
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:51]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:58]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:65]
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:51]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:58]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:65]
WARNING: [Synth 8-3295] tying undriven pin syc0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:45]
WARNING: [Synth 8-3295] tying undriven pin syc1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:46]
WARNING: [Synth 8-3295] tying undriven pin syc2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:47]
WARNING: [Synth 8-3295] tying undriven pin syc3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:48]
WARNING: [Synth 8-3295] tying undriven pin syc4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:49]
WARNING: [Synth 8-3295] tying undriven pin syc5:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:50]
WARNING: [Synth 8-3295] tying undriven pin syc6:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:41 ; elapsed = 09:45:03 . Memory (MB): peak = 1274.738 ; gain = 1064.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.500 ; gain = 14.762
open_run impl_1
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/.Xil/Vivado-11508-DESKTOP-1VTC6TD/dcp/TopMod_early.xdc]
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/.Xil/Vivado-11508-DESKTOP-1VTC6TD/dcp/TopMod_early.xdc]
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/.Xil/Vivado-11508-DESKTOP-1VTC6TD/dcp/TopMod.xdc]
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/Lab7/.Xil/Vivado-11508-DESKTOP-1VTC6TD/dcp/TopMod.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1289.500 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1289.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.914 ; gain = 57.414
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1840.738 ; gain = 474.027
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testSyncs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav'
"xvlog -m64 --relax -prj testSyncs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD10L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vertBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut6
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut10
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAcontr
WARNING: [VRFC 10-1315] redeclaration of ansi port winflash is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port hsec is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:155]
INFO: [VRFC 10-2458] undeclared symbol sec, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:157]
WARNING: [VRFC 10-756] identifier vert1 is used before its declaration [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:45]
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sim_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto e6083e0453b24d21a655f6280389ef08 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port rnd [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:52]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port D [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:59]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port D [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:60]
WARNING: [VRFC 10-1783] select index 7 into rnd is out of bounds [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:30]
WARNING: [VRFC 10-597] element index 7 into rnd is out of bounds [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v" Line 1. Module edgeDect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD10L
Compiling module xil_defaultlib.slug
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.rect
Compiling module xil_defaultlib.vertBar
Compiling module xil_defaultlib.horBar
Compiling module xil_defaultlib.VGAcontr
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.countUD4ut10
Compiling module xil_defaultlib.countUD4ut6
Compiling module xil_defaultlib.m2_1x16
Compiling module xil_defaultlib.TopMod
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav/xsim.dir/testSyncs_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav/xsim.dir/testSyncs_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 07 22:13:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 07 22:13:53 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1846.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSyncs_behav -key {Behavioral:sim_1:Functional:testSyncs} -tclbatch {testSyncs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source testSyncs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSyncs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1860.129 ; gain = 13.313
add_wave {{/testSyncs/RUT/rgb_error}} 
add_wave {{/testSyncs/GUT/sync_error}} 
run 17 ms
run: Time (s): cpu = 00:00:34 ; elapsed = 00:01:26 . Memory (MB): peak = 1896.969 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testSyncs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav'
"xvlog -m64 --relax -prj testSyncs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/countUD10L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD10L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/vertBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vertBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/horBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut6
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut6.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4ut10
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/count4UDut10.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAcontr
WARNING: [VRFC 10-1315] redeclaration of ansi port winflash is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port hsec is not allowed [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:168]
INFO: [VRFC 10-2458] undeclared symbol sec, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:170]
WARNING: [VRFC 10-756] identifier vert1 is used before its declaration [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:45]
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sim_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto e6083e0453b24d21a655f6280389ef08 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port rnd [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAcontr.v:52]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port D [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:59]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port D [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/TopMod.v:60]
WARNING: [VRFC 10-1783] select index 7 into rnd is out of bounds [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:30]
WARNING: [VRFC 10-597] element index 7 into rnd is out of bounds [C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/rndNum.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/edgeDect.v" Line 1. Module edgeDect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/Lab7/Lab7.srcs/sources_1/new/m4_1e.v" Line 2. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD10L
Compiling module xil_defaultlib.slug
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.rect
Compiling module xil_defaultlib.vertBar
Compiling module xil_defaultlib.horBar
Compiling module xil_defaultlib.VGAcontr
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.countUD4ut10
Compiling module xil_defaultlib.countUD4ut6
Compiling module xil_defaultlib.m2_1x16
Compiling module xil_defaultlib.TopMod
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1896.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1896.969 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1896.969 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:01:21 ; elapsed = 00:08:00 . Memory (MB): peak = 1896.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.969 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 07 22:25:50 2018...
