
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mitchellorsucci/DigilentRepos/vivado-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mitchellorsucci/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/digilent-xdc/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/digilent-xdc/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1491.688 ; gain = 325.430 ; free physical = 846 ; free virtual = 11478
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1538.695 ; gain = 46.016 ; free physical = 841 ; free virtual = 11473
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 57e8f4ad

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 468 ; free virtual = 11100
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bb44a777

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 468 ; free virtual = 11100
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 123 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9c447ced

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099
INFO: [Opt 31-389] Phase Sweep created 26 cells and removed 227 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9c447ced

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9c447ced

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099
Ending Logic Optimization Task | Checksum: 9c447ced

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1571c5f43

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.188 ; gain = 0.000 ; free physical = 467 ; free virtual = 11099
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1988.188 ; gain = 496.500 ; free physical = 467 ; free virtual = 11099
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2012.199 ; gain = 0.000 ; free physical = 462 ; free virtual = 11096
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.203 ; gain = 0.000 ; free physical = 451 ; free virtual = 11084
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2bfe33b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2020.203 ; gain = 0.000 ; free physical = 451 ; free virtual = 11084
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.203 ; gain = 0.000 ; free physical = 453 ; free virtual = 11086

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 991334fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.203 ; gain = 0.000 ; free physical = 448 ; free virtual = 11081

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d4e01df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.215 ; gain = 3.012 ; free physical = 444 ; free virtual = 11077

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d4e01df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.215 ; gain = 3.012 ; free physical = 444 ; free virtual = 11077
Phase 1 Placer Initialization | Checksum: 19d4e01df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.215 ; gain = 3.012 ; free physical = 444 ; free virtual = 11077

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bed339f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bed339f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce624b0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26e51b883

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26e51b883

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1be2cf71c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 434 ; free virtual = 11067

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15650c883

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 431 ; free virtual = 11064

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16e246ae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16e246ae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065
Phase 3 Detail Placement | Checksum: 16e246ae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fcc18dad

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fcc18dad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.858. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 106669b59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065
Phase 4.1 Post Commit Optimization | Checksum: 106669b59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 432 ; free virtual = 11065

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 106669b59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 433 ; free virtual = 11066

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 106669b59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 433 ; free virtual = 11066

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13a3d068a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 433 ; free virtual = 11066
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a3d068a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 433 ; free virtual = 11066
Ending Placer Task | Checksum: 123be0714

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.227 ; gain = 27.023 ; free physical = 443 ; free virtual = 11076
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2047.227 ; gain = 0.000 ; free physical = 438 ; free virtual = 11075
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2047.227 ; gain = 0.000 ; free physical = 433 ; free virtual = 11067
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2047.227 ; gain = 0.000 ; free physical = 440 ; free virtual = 11074
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2047.227 ; gain = 0.000 ; free physical = 440 ; free virtual = 11074
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9a07a4db ConstDB: 0 ShapeSum: 89b66239 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 172451fbe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.891 ; gain = 116.664 ; free physical = 301 ; free virtual = 10931

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 172451fbe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.891 ; gain = 116.664 ; free physical = 301 ; free virtual = 10931

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 172451fbe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.891 ; gain = 116.664 ; free physical = 286 ; free virtual = 10916

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 172451fbe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.891 ; gain = 116.664 ; free physical = 286 ; free virtual = 10916
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ed612b46

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.913  | TNS=0.000  | WHS=-0.157 | THS=-19.722|

Phase 2 Router Initialization | Checksum: 1a1652eb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 279 ; free virtual = 10909

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 201a4d6f6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.987  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1243f0a78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.987  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fb41c3cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911
Phase 4 Rip-up And Reroute | Checksum: fb41c3cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fb41c3cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fb41c3cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911
Phase 5 Delay and Skew Optimization | Checksum: fb41c3cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13ad372be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.025  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: da9cbae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910
Phase 6 Post Hold Fix | Checksum: da9cbae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.181889 %
  Global Horizontal Routing Utilization  = 0.318205 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: da9cbae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 280 ; free virtual = 10910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: da9cbae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 279 ; free virtual = 10909

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fcc7949e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 279 ; free virtual = 10910

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.025  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fcc7949e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 279 ; free virtual = 10910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.242 ; gain = 140.016 ; free physical = 298 ; free virtual = 10928

Routing Is Done.
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2205.207 ; gain = 157.980 ; free physical = 298 ; free virtual = 10928
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2213.043 ; gain = 0.000 ; free physical = 293 ; free virtual = 10927
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit -raw_bitfile -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.rbt...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 29 09:57:24 2017. For additional details about this file, please refer to the WebTalk help file at /home/mitchellorsucci/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2570.359 ; gain = 293.270 ; free physical = 452 ; free virtual = 10898
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 09:57:24 2017...
