Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 02:16:03 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       292         
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -89.659   -15509.105                    388                 1534        0.095        0.000                      0                 1534        3.750        0.000                       0                   560  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -89.659   -15509.105                    388                 1530        0.095        0.000                      0                 1530        3.750        0.000                       0                   560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.413        0.000                      0                    4        0.970        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          388  Failing Endpoints,  Worst Slack      -89.659ns,  Total Violation   -15509.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -89.659ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.067ns  (logic 59.984ns (60.549%)  route 39.082ns (39.451%))
  Logic Levels:           325  (CARRY4=286 LUT3=29 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.145   101.808    display/M_alum_out[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.316   102.124 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.144   103.268    sm/override_address
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124   103.392 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.821   104.214    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.493    14.897    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.556    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                        -104.214    
  -------------------------------------------------------------------
                         slack                                -89.659    

Slack (VIOLATED) :        -89.577ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.505ns  (logic 60.232ns (60.532%)  route 39.272ns (39.468%))
  Logic Levels:           327  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.098   101.761    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.316   102.077 r  sm/D_states_q[4]_i_22/O
                         net (fo=1, routed)           0.847   102.923    sm/D_states_q[4]_i_22_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.047 f  sm/D_states_q[4]_i_19/O
                         net (fo=1, routed)           0.468   103.516    sm/D_states_q[4]_i_19_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   103.640 r  sm/D_states_q[4]_i_10/O
                         net (fo=1, routed)           0.566   104.205    sm/D_states_q[4]_i_10_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.329 r  sm/D_states_q[4]_i_1_comp/O
                         net (fo=1, routed)           0.322   104.651    sm/D_states_d__0[4]
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.444    14.849    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X38Y8          FDSE (Setup_fdse_C_D)       -0.013    15.075    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                        -104.652    
  -------------------------------------------------------------------
                         slack                                -89.577    

Slack (VIOLATED) :        -89.509ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        98.918ns  (logic 59.984ns (60.640%)  route 38.934ns (39.360%))
  Logic Levels:           325  (CARRY4=286 LUT3=29 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.145   101.808    display/M_alum_out[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.316   102.124 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.145   103.269    sm/override_address
    SLICE_X46Y2          LUT6 (Prop_lut6_I4_O)        0.124   103.393 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.672   104.065    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                        -104.066    
  -------------------------------------------------------------------
                         slack                                -89.509    

Slack (VIOLATED) :        -89.419ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.388ns  (logic 60.624ns (60.997%)  route 38.764ns (39.002%))
  Logic Levels:           328  (CARRY4=286 LUT3=29 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.153   101.816    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X36Y26         LUT4 (Prop_lut4_I0_O)        0.316   102.132 f  sm/D_states_q[1]_i_28/O
                         net (fo=2, routed)           0.553   102.684    sm/D_states_q[1]_i_28_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124   102.808 f  sm/D_states_q[1]_i_36/O
                         net (fo=1, routed)           0.000   102.808    sm/D_states_q[1]_i_36_n_0
    SLICE_X36Y19         MUXF7 (Prop_muxf7_I1_O)      0.217   103.025 f  sm/D_states_q_reg[1]_i_27/O
                         net (fo=1, routed)           0.513   103.539    sm/D_states_q_reg[1]_i_27_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.299   103.838 r  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.573   104.411    sm/D_states_q[1]_i_19_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.124   104.535 r  sm/D_states_q[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   104.535    sm/D_states_d__0[1]
    SLICE_X36Y11         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.847    sm/clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.031    15.117    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                        -104.536    
  -------------------------------------------------------------------
                         slack                                -89.419    

Slack (VIOLATED) :        -89.196ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.250ns  (logic 60.447ns (60.904%)  route 38.802ns (39.096%))
  Logic Levels:           328  (CARRY4=286 LUT3=30 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.494   102.156    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.316   102.472 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.878   103.350    sm/D_states_q[3]_i_14_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.124   103.474 r  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.459   103.933    sm/D_states_q[3]_i_9_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124   104.057 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.000   104.057    sm/D_states_q[3]_i_4_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I0_O)      0.241   104.298 r  sm/D_states_q_reg[3]_i_2/O
                         net (fo=1, routed)           0.000   104.298    sm/D_states_q_reg[3]_i_2_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098   104.396 r  sm/D_states_q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   104.396    sm/D_states_d__0[3]
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.444    14.849    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X38Y8          FDSE (Setup_fdse_C_D)        0.113    15.201    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                        -104.397    
  -------------------------------------------------------------------
                         slack                                -89.196    

Slack (VIOLATED) :        -89.157ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.039ns  (logic 60.619ns (61.207%)  route 38.420ns (38.793%))
  Logic Levels:           328  (CARRY4=286 LUT3=29 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.453   102.116    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.316   102.432 f  sm/D_states_q[2]_i_34/O
                         net (fo=1, routed)           0.000   102.432    sm/D_states_q[2]_i_34_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214   102.646 f  sm/D_states_q_reg[2]_i_27/O
                         net (fo=1, routed)           0.310   102.955    sm/D_states_q_reg[2]_i_27_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.297   103.252 f  sm/D_states_q[2]_i_11/O
                         net (fo=2, routed)           0.384   103.636    sm/D_states_q[2]_i_11_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124   103.760 f  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.302   104.062    sm/D_states_q[2]_i_3_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124   104.186 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   104.186    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.847    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.031    15.030    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                        -104.187    
  -------------------------------------------------------------------
                         slack                                -89.157    

Slack (VIOLATED) :        -89.123ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.056ns  (logic 60.619ns (61.197%)  route 38.436ns (38.803%))
  Logic Levels:           328  (CARRY4=286 LUT3=29 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.453   102.116    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.316   102.432 f  sm/D_states_q[2]_i_34/O
                         net (fo=1, routed)           0.000   102.432    sm/D_states_q[2]_i_34_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214   102.646 f  sm/D_states_q_reg[2]_i_27/O
                         net (fo=1, routed)           0.310   102.955    sm/D_states_q_reg[2]_i_27_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.297   103.252 f  sm/D_states_q[2]_i_11/O
                         net (fo=2, routed)           0.384   103.636    sm/D_states_q[2]_i_11_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124   103.760 f  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.318   104.078    sm/D_states_q[2]_i_3_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I3_O)        0.124   104.202 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   104.202    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X34Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.847    sm/clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y9          FDRE (Setup_fdre_C_D)        0.081    15.080    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                        -104.203    
  -------------------------------------------------------------------
                         slack                                -89.123    

Slack (VIOLATED) :        -89.069ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        98.931ns  (logic 60.108ns (60.757%)  route 38.823ns (39.242%))
  Logic Levels:           326  (CARRY4=286 LUT3=29 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.633   102.295    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.316   102.611 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.574   103.185    sm/D_states_q[7]_i_9_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124   103.309 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.159   103.468    sm/D_states_q[6]_i_5_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124   103.592 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.486   104.078    sm/D_states_d__0[6]
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.447    14.852    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.067    15.009    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                        -104.078    
  -------------------------------------------------------------------
                         slack                                -89.069    

Slack (VIOLATED) :        -88.982ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        98.843ns  (logic 59.984ns (60.686%)  route 38.859ns (39.313%))
  Logic Levels:           325  (CARRY4=286 LUT3=29 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.623   102.286    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.316   102.602 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.447   103.049    sm/D_states_q[0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I2_O)        0.124   103.173 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.817   103.990    sm/D_states_d__0[0]
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.447    14.852    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y6          FDSE (Setup_fdse_C_D)       -0.067    15.009    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                        -103.991    
  -------------------------------------------------------------------
                         slack                                -88.982    

Slack (VIOLATED) :        -88.895ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        98.824ns  (logic 60.495ns (61.215%)  route 38.329ns (38.785%))
  Logic Levels:           327  (CARRY4=286 LUT3=29 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.563     5.147    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.851     6.454    display/matlat_OBUF
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.578 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.634     7.212    display/D_sclk_counter_q_reg[4]_0
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.336 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=51, routed)          1.012     8.349    sm/M_display_reading
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.473 f  sm/D_registers_q[7][31]_i_158/O
                         net (fo=1, routed)           0.807     9.280    sm/D_registers_q[7][31]_i_158_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.404 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.755    10.159    sm/M_sm_bsel[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.283 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.937    11.220    L_reg/M_alum_b[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.124    11.344 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.344    alum/divider/S[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.876 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.876    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.990    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.104    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    12.218    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.332    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.446    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.560    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.674    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.945 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          1.195    14.140    alum/divider/d0[31]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.373    14.513 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.513    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    15.063    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.177    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.291 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.291    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.405 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.405    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.519 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.519    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.633 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.633    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.747 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.861    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.018 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          1.038    17.056    alum/divider/d0[30]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.385 r  alum/divider/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q[7][29]_i_71_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.277    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.391 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.391    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.505 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.505    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.619 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.619    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.733 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.733    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.890 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          1.059    19.949    alum/divider/d0[29]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    20.278 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    20.278    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.811 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    20.811    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.928 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.928    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.045 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.045    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.162 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.162    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.279 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.279    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.396 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.396    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.513 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.513    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.630 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.630    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.787 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.113    22.899    alum/divider/d0[28]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    23.231 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    23.231    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.781 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    23.781    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.895 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    23.895    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    24.009    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.123 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.123    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.237 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.237    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.351 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.351    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.465    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.579    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.736 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.904    25.641    alum/divider/d0[27]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    25.970 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.970    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.520 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    26.520    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.634 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    26.634    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    26.748    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.862    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.976 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.976    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.090 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    27.090    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.204 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.204    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.318 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.318    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.475 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          0.823    28.297    alum/divider/d0[26]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.329    28.626 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    28.626    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.176 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.176    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    29.290    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.404    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.518    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.632    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.746    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.860    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.974    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.131 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          1.007    31.138    alum/divider/d0[25]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    31.467 r  alum/divider/D_registers_q[7][20]_i_298/O
                         net (fo=1, routed)           0.000    31.467    alum/divider/D_registers_q[7][20]_i_298_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.843 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.843    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.960 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.960    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.077 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    32.077    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.194    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.311 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    32.311    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.428 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.428    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.545 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.545    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.662 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.662    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.819 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          0.950    33.769    alum/divider/d0[24]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    34.101 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    34.101    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.634 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.634    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.751 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.751    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.868 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.868    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.985 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.985    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.102 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.102    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.219 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    35.219    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.336 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.336    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.453 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.453    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.610 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          1.069    36.679    alum/divider/d0[23]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.332    37.011 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    37.011    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.561 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    37.561    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    37.675    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.789    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.903    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.516 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.031    39.547    alum/divider/d0[22]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    40.332 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.446 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    40.446    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.560 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.560    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.674 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.674    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.788 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.788    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.902 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.016 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.016    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.130 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.130    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.287 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          1.039    42.326    alum/divider/d0[21]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    42.655 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.205 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    43.205    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.319 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    43.319    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.433 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.547 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.547    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.661 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.661    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.775 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.775    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.889 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.889    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.003 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.003    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.160 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.249    45.410    alum/divider/d0[20]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    45.739 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    45.739    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.272 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.272    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.389 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.389    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.506 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.506    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.623 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.623    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.740 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.740    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.857 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.857    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.974 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.974    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.091 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.091    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.248 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.071    48.319    alum/divider/d0[19]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    48.651 r  alum/divider/D_registers_q[7][18]_i_103/O
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q[7][18]_i_103_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.201 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.201    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.315 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    49.315    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.429 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    49.429    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    49.543    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    49.657    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    49.771    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.885    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.999    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.156 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          1.078    51.233    alum/divider/d0[18]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.562 r  alum/divider/D_registers_q[7][17]_i_93/O
                         net (fo=1, routed)           0.000    51.562    alum/divider/D_registers_q[7][17]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.094 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.094    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.208 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.208    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.322 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    52.322    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.436 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.436    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.550 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.550    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.664 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.664    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.778 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.778    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.935 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.858    53.794    alum/divider/d0[17]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.123 r  alum/divider/D_registers_q[7][16]_i_138/O
                         net (fo=1, routed)           0.000    54.123    alum/divider/D_registers_q[7][16]_i_138_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.673 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.787 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    54.787    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.901 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.901    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.015 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.015    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.129 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.129    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.243    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.357    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.471    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.628 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.868    56.496    alum/divider/d0[16]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.825 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    56.825    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.358 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.358    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.475 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.475    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.592 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.592    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.709 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.709    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.826 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.826    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.943 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.943    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.060 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.060    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.177 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.177    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.334 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.889    59.223    alum/divider/d0[15]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    59.555 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    59.555    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.105 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    60.105    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.219 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    60.219    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.333 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.447 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    60.447    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.561 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.009    60.570    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.684 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.684    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.798 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.798    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.912 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.912    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.069 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.842    61.911    alum/divider/d0[14]
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.711 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.711    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.828 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.828    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.945 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.945    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.062 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.062    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.179 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.179    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.296 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.413 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.413    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.530 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.023    64.710    alum/divider/d0[13]
    SLICE_X41Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.498 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.296 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.296    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.453 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.914    67.367    alum/divider/d0[12]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.329    67.696 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    67.696    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.246 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.930    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.044    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.201 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.864    70.065    alum/divider/d0[11]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.329    70.394 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    70.394    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.927 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    70.927    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.044 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.044    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.161 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.161    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.278 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.278    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.395 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.512 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.512    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.629 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.629    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.746 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.746    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.903 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.844    72.747    alum/divider/d0[10]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    73.079 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    73.079    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.629 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    73.629    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.743    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    73.857    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.971 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    73.971    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.085 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.199 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.199    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.313 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.313    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.427 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.584 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.733    75.318    alum/divider/d0[9]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.329    75.647 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    75.647    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.197 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.197    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.311 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    76.311    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.425 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    76.425    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.539 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.539    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.653 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.653    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.767 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.767    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.881 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    76.881    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.995 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.995    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.152 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.931    78.083    alum/divider/d0[8]
    SLICE_X39Y43         LUT3 (Prop_lut3_I0_O)        0.329    78.412 r  alum/divider/D_registers_q[7][1]_i_226/O
                         net (fo=1, routed)           0.000    78.412    alum/divider/D_registers_q[7][1]_i_226_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.813 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    78.813    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.927 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    78.927    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.041 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    79.041    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.155 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.155    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.269 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.269    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.383 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.383    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.497 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.001    79.497    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.611 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.611    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.768 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.919    80.688    alum/divider/d0[7]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    81.017 r  alum/divider/D_registers_q[7][1]_i_225/O
                         net (fo=1, routed)           0.000    81.017    alum/divider/D_registers_q[7][1]_i_225_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.550 r  alum/divider/D_registers_q_reg[7][1]_i_188/CO[3]
                         net (fo=1, routed)           0.000    81.550    alum/divider/D_registers_q_reg[7][1]_i_188_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.667 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    81.667    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.784 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    81.784    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.901 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.001    81.901    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.018 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    82.018    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.135 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.135    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.252 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    82.252    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.369 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.369    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.526 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.943    83.469    alum/divider/d0[6]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    83.801 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    83.801    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.351 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.001    84.352    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.466 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    84.466    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.580 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    84.580    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.694 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.694    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.808 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.193 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.756    85.949    alum/divider/d0[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.329    86.278 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    86.278    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.828 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    86.828    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.942 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    86.942    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.056 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    87.056    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.170 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    87.170    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.284 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.284    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.398 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    87.398    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.512 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.512    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.626 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.626    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.783 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.940    88.723    alum/divider/d0[4]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.523 r  alum/divider/D_registers_q_reg[7][1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    89.523    alum/divider/D_registers_q_reg[7][1]_i_173_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.640 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    89.640    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.757 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    89.757    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.874 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    89.874    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.991 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.991    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.108 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    90.108    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.225 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.225    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.342 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.499 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.872    91.371    alum/divider/d0[3]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.332    91.703 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    91.703    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.253 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.207 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.885    94.093    alum/divider/d0[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.329    94.422 r  alum/divider/D_registers_q[7][1]_i_208/O
                         net (fo=1, routed)           0.000    94.422    alum/divider/D_registers_q[7][1]_i_208_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    94.823 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.165 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    95.165    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.279 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    95.279    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.393 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.393    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.507 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.507    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.621 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.621    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.778 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.922    96.700    alum/divider/d0[1]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    97.029 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    97.029    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.579 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    97.579    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.693 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.693    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.807 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.807    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.921 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.921    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.035 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.035    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.149 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.149    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.263 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.263    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.377 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.377    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.534 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.295    98.829    sm/d0[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.329    99.158 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           1.038   100.197    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124   100.321 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000   100.321    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   100.559 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000   100.559    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y47         MUXF8 (Prop_muxf8_I0_O)      0.104   100.663 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=22, routed)          1.453   102.116    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.316   102.432 f  sm/D_states_q[2]_i_34/O
                         net (fo=1, routed)           0.000   102.432    sm/D_states_q[2]_i_34_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.214   102.646 f  sm/D_states_q_reg[2]_i_27/O
                         net (fo=1, routed)           0.310   102.955    sm/D_states_q_reg[2]_i_27_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.297   103.252 f  sm/D_states_q[2]_i_11/O
                         net (fo=2, routed)           0.594   103.847    sm/D_states_q[2]_i_11_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.124   103.971 r  sm/D_states_q[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   103.971    sm/D_states_d__0[2]
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.442    14.847    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.077    15.076    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                        -103.972    
  -------------------------------------------------------------------
                         slack                                -88.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.946    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.946    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.946    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.298     1.946    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.880%)  route 0.305ns (62.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.305     1.952    display/matlat_OBUF
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.997 r  display/D_pixel_idx_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    display/D_pixel_idx_q[3]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  display/D_pixel_idx_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.827     2.017    display/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.121     1.887    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.188%)  route 0.326ns (69.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.188%)  route 0.326ns (69.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.188%)  route 0.326ns (69.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.974    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.188%)  route 0.326ns (69.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.326     1.974    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.131%)  route 0.327ns (69.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.327     1.975    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y3    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y4    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y5    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.704ns (13.670%)  route 4.446ns (86.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         2.860     8.467    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.113     9.704    sm/D_states_q_reg[0]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.473    10.300    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X37Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.704ns (13.670%)  route 4.446ns (86.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         2.860     8.467    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.113     9.704    sm/D_states_q_reg[0]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.473    10.300    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X37Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.704ns (13.670%)  route 4.446ns (86.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         2.860     8.467    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.113     9.704    sm/D_states_q_reg[0]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.473    10.300    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X37Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.704ns (13.670%)  route 4.446ns (86.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         2.860     8.467    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.113     9.704    sm/D_states_q_reg[0]_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.473    10.300    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X37Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.549%)  route 0.636ns (71.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.164     1.670 f  sm/D_states_q_reg[3]/Q
                         net (fo=199, routed)         0.295     1.964    sm/D_states_q_reg[7]_0[2]
    SLICE_X38Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.009 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.181     2.191    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.236 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.160     2.395    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X37Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.549%)  route 0.636ns (71.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.164     1.670 f  sm/D_states_q_reg[3]/Q
                         net (fo=199, routed)         0.295     1.964    sm/D_states_q_reg[7]_0[2]
    SLICE_X38Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.009 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.181     2.191    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.236 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.160     2.395    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X37Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.549%)  route 0.636ns (71.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.164     1.670 f  sm/D_states_q_reg[3]/Q
                         net (fo=199, routed)         0.295     1.964    sm/D_states_q_reg[7]_0[2]
    SLICE_X38Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.009 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.181     2.191    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.236 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.160     2.395    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X37Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.549%)  route 0.636ns (71.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X38Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.164     1.670 f  sm/D_states_q_reg[3]/Q
                         net (fo=199, routed)         0.295     1.964    sm/D_states_q_reg[7]_0[2]
    SLICE_X38Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.009 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.181     2.191    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.236 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.160     2.395    fifo_reset_cond/AS[0]
    SLICE_X37Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X37Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.970    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.671ns  (logic 11.862ns (33.253%)  route 23.810ns (66.747%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.231    31.031    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    31.155 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.008    32.164    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I2_O)        0.152    32.316 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.755    37.071    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.828 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.828    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.574ns  (logic 11.866ns (33.355%)  route 23.708ns (66.645%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.231    31.031    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    31.155 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.009    32.165    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I2_O)        0.152    32.317 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.653    36.970    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.730 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.730    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.320ns  (logic 11.633ns (32.934%)  route 23.688ns (67.066%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.025    30.825    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I4_O)        0.124    30.949 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.836    31.785    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.124    31.909 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.012    36.921    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.477 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.477    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.185ns  (logic 11.919ns (33.875%)  route 23.266ns (66.125%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.461     7.090    L_reg/M_sm_pbc[9]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.324     7.414 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.940     8.354    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.331     8.685 f  L_reg/L_36bb9abb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.748     9.433    L_reg/L_36bb9abb_remainder0_carry_i_16__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.150     9.583 f  L_reg/L_36bb9abb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.267    L_reg/L_36bb9abb_remainder0_carry_i_19__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I3_O)        0.374    10.641 r  L_reg/L_36bb9abb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.512    L_reg/L_36bb9abb_remainder0_carry_i_10__0_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.328    11.840 r  L_reg/L_36bb9abb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.840    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.390 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.390    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.703 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.077    13.780    L_reg/L_36bb9abb_remainder0_1[7]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.306    14.086 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.983    15.069    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.193 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.652    15.845    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.969 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.993    16.962    L_reg/i__carry_i_16__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.152    17.114 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.837    17.951    L_reg/i__carry_i_20__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.370    18.321 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.021    19.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.328    19.670 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.135    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.642 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.756    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.995 f  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.954    21.949    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y11         LUT5 (Prop_lut5_I1_O)        0.302    22.251 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.400    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.524 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.038    23.563    L_reg/i__carry_i_14__0_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.150    23.713 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.949    24.662    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.988 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.242    26.229    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.353 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.742    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.947    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.326    28.273 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.823 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.823    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.937 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.937    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.051 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.051    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.273 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.046    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.299    30.345 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.916    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.040 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.639    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.124    31.763 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.566    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.690 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.977    33.667    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I0_O)        0.124    33.791 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.036    36.826    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.336 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.336    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.116ns  (logic 12.367ns (35.217%)  route 22.749ns (64.783%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.542     7.214    L_reg/M_sm_pac[5]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.152     7.366 f  L_reg/L_36bb9abb_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.723     8.089    L_reg/L_36bb9abb_remainder0_carry_i_24_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.415 f  L_reg/L_36bb9abb_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.824     9.239    L_reg/L_36bb9abb_remainder0_carry__1_i_7_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I2_O)        0.152     9.391 f  L_reg/L_36bb9abb_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.682    10.074    L_reg/L_36bb9abb_remainder0_carry_i_20_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.360    10.434 r  L_reg/L_36bb9abb_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.821    11.255    L_reg/L_36bb9abb_remainder0_carry_i_10_n_0
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.326    11.581 r  L_reg/L_36bb9abb_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.581    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.161 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[2]
                         net (fo=1, routed)           0.955    13.116    L_reg/L_36bb9abb_remainder0[2]
    SLICE_X60Y5          LUT4 (Prop_lut4_I1_O)        0.330    13.446 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.111    14.557    L_reg/i__carry_i_13__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.348    14.905 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.357    L_reg/i__carry__1_i_15_n_0
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.150    15.507 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.987    16.493    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.354    16.847 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.695    L_reg/i__carry_i_19_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.049 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.754    18.803    L_reg/i__carry_i_11_n_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.135 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    19.607    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.114 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.228    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.746    21.308    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.303    21.611 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.044    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.168 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.703    22.872    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.124    22.996 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.678    23.673    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I1_O)        0.150    23.823 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.805    24.629    L_reg/i__carry_i_18_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I5_O)        0.326    24.955 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.831    25.786    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.152    25.938 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.424    26.362    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.326    26.688 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.688    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.238 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.238    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.352 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.352    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.686 r  aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.851    28.537    aseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y3          LUT6 (Prop_lut6_I3_O)        0.303    28.840 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    29.284    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.408 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.872    30.280    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    30.404 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    31.086    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.824    32.034    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.152    32.186 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.285    36.470    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.270 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.270    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.106ns  (logic 11.630ns (33.129%)  route 23.475ns (66.871%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.025    30.825    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I4_O)        0.124    30.949 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.841    31.790    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.914 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.794    36.709    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.262 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.262    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.091ns  (logic 11.621ns (33.117%)  route 23.470ns (66.883%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.231    31.031    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    31.155 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.008    32.164    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I0_O)        0.124    32.288 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.416    36.704    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.248 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.248    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.056ns  (logic 12.139ns (34.629%)  route 22.917ns (65.371%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.461     7.090    L_reg/M_sm_pbc[9]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.324     7.414 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.940     8.354    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.331     8.685 f  L_reg/L_36bb9abb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.748     9.433    L_reg/L_36bb9abb_remainder0_carry_i_16__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.150     9.583 f  L_reg/L_36bb9abb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.267    L_reg/L_36bb9abb_remainder0_carry_i_19__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I3_O)        0.374    10.641 r  L_reg/L_36bb9abb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.512    L_reg/L_36bb9abb_remainder0_carry_i_10__0_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.328    11.840 r  L_reg/L_36bb9abb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.840    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.390 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.390    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.703 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.077    13.780    L_reg/L_36bb9abb_remainder0_1[7]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.306    14.086 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.983    15.069    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.193 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.652    15.845    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.969 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.993    16.962    L_reg/i__carry_i_16__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.152    17.114 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.837    17.951    L_reg/i__carry_i_20__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.370    18.321 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.021    19.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.328    19.670 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.135    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.642 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.756    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.995 f  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.954    21.949    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y11         LUT5 (Prop_lut5_I1_O)        0.302    22.251 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.400    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.524 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.038    23.563    L_reg/i__carry_i_14__0_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.150    23.713 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.949    24.662    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.988 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.242    26.229    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.353 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.742    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.947    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.326    28.273 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.823 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.823    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.937 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.937    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.051 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.051    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.273 f  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.046    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.299    30.345 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.916    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.040 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.639    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.124    31.763 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.566    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.690 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.838    33.528    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.153    33.681 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.825    36.506    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.207 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.207    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.531ns  (logic 11.954ns (34.618%)  route 22.577ns (65.382%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.461     7.090    L_reg/M_sm_pbc[9]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.324     7.414 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.940     8.354    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.331     8.685 f  L_reg/L_36bb9abb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.748     9.433    L_reg/L_36bb9abb_remainder0_carry_i_16__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.150     9.583 f  L_reg/L_36bb9abb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.267    L_reg/L_36bb9abb_remainder0_carry_i_19__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I3_O)        0.374    10.641 r  L_reg/L_36bb9abb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.512    L_reg/L_36bb9abb_remainder0_carry_i_10__0_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.328    11.840 r  L_reg/L_36bb9abb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.840    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.390 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.390    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.703 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.077    13.780    L_reg/L_36bb9abb_remainder0_1[7]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.306    14.086 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.983    15.069    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.193 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.652    15.845    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.969 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.993    16.962    L_reg/i__carry_i_16__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.152    17.114 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.837    17.951    L_reg/i__carry_i_20__2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.370    18.321 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.021    19.342    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.328    19.670 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.135    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.642 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.756    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.995 f  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.954    21.949    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y11         LUT5 (Prop_lut5_I1_O)        0.302    22.251 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.400    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.524 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.038    23.563    L_reg/i__carry_i_14__0_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.150    23.713 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.949    24.662    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.988 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.242    26.229    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.353 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.742    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.947    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.326    28.273 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.823 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.823    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.937 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.937    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.051 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.051    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.273 r  bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.046    bseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.299    30.345 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.916    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.040 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.639    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.124    31.763 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.566    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.690 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.838    33.528    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.124    33.652 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.486    36.138    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.683 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.683    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.514ns  (logic 11.628ns (33.689%)  route 22.887ns (66.311%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.701     7.375    L_reg/M_sm_timer[4]
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.152     7.527 r  L_reg/L_36bb9abb_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.823     8.350    L_reg/L_36bb9abb_remainder0_carry_i_27__1_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.348     8.698 f  L_reg/L_36bb9abb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.001     9.699    L_reg/L_36bb9abb_remainder0_carry_i_13__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.153     9.852 f  L_reg/L_36bb9abb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.278    10.130    L_reg/L_36bb9abb_remainder0_carry_i_19__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I3_O)        0.323    10.453 r  L_reg/L_36bb9abb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.294    L_reg/L_36bb9abb_remainder0_carry_i_10__1_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.622 r  L_reg/L_36bb9abb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.622    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.262 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.641    12.903    L_reg/L_36bb9abb_remainder0_3[3]
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.209 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.800    15.009    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I3_O)        0.124    15.133 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.877    16.010    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.162 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.895    17.057    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.352    17.409 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.578    17.987    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.352    18.339 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.165    L_reg/i__carry_i_11__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    19.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.200 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.200    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.317 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.317    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.632 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.507    L_reg/L_36bb9abb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.814 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.247    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.371 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.092    23.463    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.587 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.305    23.892    L_reg/i__carry_i_25__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.016 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.831    24.847    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    24.971 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.812    25.782    L_reg/i__carry_i_13__3_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.153    25.935 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.473    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.327    26.800 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    26.800    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.333 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.450 r  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.765 f  timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.391    timerseg_driver/decimal_renderer/L_36bb9abb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    28.698 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    28.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.085 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    29.676    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    29.800 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.231    31.031    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    31.155 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.009    32.165    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y3          LUT4 (Prop_lut4_I3_O)        0.124    32.289 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.831    36.120    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.671 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.671    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.409ns (65.987%)  route 0.726ns (34.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.726     2.372    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.640 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.407ns (62.725%)  route 0.836ns (37.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.836     2.480    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.746 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.746    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.418ns (60.297%)  route 0.933ns (39.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.933     2.577    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.854 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.854    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.430ns (60.804%)  route 0.922ns (39.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.922     2.568    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.857 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.410ns (59.763%)  route 0.949ns (40.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.949     2.593    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.862 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.862    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.421ns (58.627%)  route 1.003ns (41.373%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.299     1.978    aseg_driver/ctr/S[1]
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.726    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.961 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.961    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.420ns (56.303%)  route 1.102ns (43.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.102     2.749    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     4.028 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.343ns (50.566%)  route 1.313ns (49.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.313     2.958    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.160 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.160    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.433ns (53.861%)  route 1.228ns (46.139%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.566     1.510    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.670     2.321    bseg_driver/ctr/S[1]
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.366 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.923    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.171 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.171    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.474ns (55.795%)  route 1.168ns (44.205%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.299     1.978    aseg_driver/ctr/S[1]
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.048     2.026 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.868     2.894    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.285     4.179 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.179    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.643ns (31.771%)  route 3.528ns (68.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.488     4.007    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.131 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.040     5.171    reset_cond/M_reset_cond_in
    SLICE_X45Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.643ns (36.363%)  route 2.875ns (63.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.488     4.007    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.131 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.387     4.518    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.643ns (36.363%)  route 2.875ns (63.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.488     4.007    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.131 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.387     4.518    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.643ns (36.363%)  route 2.875ns (63.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.488     4.007    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.131 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.387     4.518    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.529ns (38.820%)  route 2.410ns (61.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.410     3.939    forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.446     4.851    forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.780ns  (logic 1.516ns (40.104%)  route 2.264ns (59.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.264     3.780    forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.446     4.851    forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 1.515ns (40.844%)  route 2.194ns (59.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.194     3.708    forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y1          FDRE                                         r  forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.446     4.851    forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y1          FDRE                                         r  forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.534ns (41.689%)  route 2.146ns (58.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.146     3.681    forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y8          FDRE                                         r  forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.444     4.849    forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.500ns (42.371%)  route 2.040ns (57.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.040     3.541    forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D[0]
    SLICE_X33Y3          FDRE                                         r  forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.445     4.850    forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.517ns (43.656%)  route 1.958ns (56.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.958     3.476    cond_butt_next_play/sync/D[0]
    SLICE_X30Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.439     4.844    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.274ns (23.849%)  route 0.875ns (76.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.875     1.148    forLoop_idx_0_1345021796[0].cond_butt_dirs/sync/D[0]
    SLICE_X29Y5          FDRE                                         r  forLoop_idx_0_1345021796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.833     2.023    forLoop_idx_0_1345021796[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  forLoop_idx_0_1345021796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.285ns (24.574%)  route 0.874ns (75.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.874     1.159    cond_butt_next_play/sync/D[0]
    SLICE_X30Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.826     2.016    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.268ns (22.559%)  route 0.919ns (77.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.919     1.187    forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D[0]
    SLICE_X33Y3          FDRE                                         r  forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.832     2.022    forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  forLoop_idx_0_1345021796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.302ns (23.354%)  route 0.990ns (76.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.990     1.292    forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y8          FDRE                                         r  forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.831     2.021    forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  forLoop_idx_0_1345021796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.282ns (21.786%)  route 1.013ns (78.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.013     1.295    forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y1          FDRE                                         r  forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.833     2.023    forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y1          FDRE                                         r  forLoop_idx_0_1817098796[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.284ns (21.501%)  route 1.035ns (78.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.035     1.319    forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.833     2.023    forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1817098796[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.296ns (21.398%)  route 1.089ns (78.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.089     1.385    forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.833     2.023    forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1345021796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.331ns (21.551%)  route 1.206ns (78.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.373    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.119     1.537    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.331ns (21.551%)  route 1.206ns (78.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.373    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.119     1.537    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.331ns (21.551%)  route 1.206ns (78.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.373    reset_cond/butt_reset_IBUF
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.119     1.537    reset_cond/M_reset_cond_in
    SLICE_X35Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





