<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C5 (0x020B10DD)" sof_file="main.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2020/07/28 20:27:38  #0">
      <clock name="CPU_CLK" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="D[0]" tap_mode="classic"/>
          <wire name="D[1]" tap_mode="classic"/>
          <wire name="D[2]" tap_mode="classic"/>
          <wire name="D[3]" tap_mode="classic"/>
          <wire name="D[4]" tap_mode="classic"/>
          <wire name="D[5]" tap_mode="classic"/>
          <wire name="D[6]" tap_mode="classic"/>
          <wire name="D[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Busy" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Rx_Ackn" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Start_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Stop_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Time_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[7]" tap_mode="classic"/>
          <wire name="IORQn" tap_mode="classic"/>
          <wire name="RTC_SCL" tap_mode="classic"/>
          <wire name="RTC_SDA" tap_mode="classic"/>
          <wire name="WRn" tap_mode="classic"/>
          <wire name="i2c_tx_ackn" tap_mode="classic"/>
          <wire name="io_addr[0]" tap_mode="classic"/>
          <wire name="io_addr[1]" tap_mode="classic"/>
          <wire name="io_addr[2]" tap_mode="classic"/>
          <wire name="io_addr[3]" tap_mode="classic"/>
          <wire name="io_addr[4]" tap_mode="classic"/>
          <wire name="io_addr[5]" tap_mode="classic"/>
          <wire name="io_addr[6]" tap_mode="classic"/>
          <wire name="io_addr[7]" tap_mode="classic"/>
          <wire name="io_wrdata[0]" tap_mode="classic"/>
          <wire name="io_wrdata[1]" tap_mode="classic"/>
          <wire name="io_wrdata[2]" tap_mode="classic"/>
          <wire name="io_wrdata[3]" tap_mode="classic"/>
          <wire name="io_wrdata[4]" tap_mode="classic"/>
          <wire name="io_wrdata[5]" tap_mode="classic"/>
          <wire name="io_wrdata[6]" tap_mode="classic"/>
          <wire name="io_wrdata[7]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="D[0]" tap_mode="classic"/>
          <wire name="D[1]" tap_mode="classic"/>
          <wire name="D[2]" tap_mode="classic"/>
          <wire name="D[3]" tap_mode="classic"/>
          <wire name="D[4]" tap_mode="classic"/>
          <wire name="D[5]" tap_mode="classic"/>
          <wire name="D[6]" tap_mode="classic"/>
          <wire name="D[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Busy" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Rx_Ackn" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Start_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Stop_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Time_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[7]" tap_mode="classic"/>
          <wire name="IORQn" tap_mode="classic"/>
          <wire name="RTC_SCL" tap_mode="classic"/>
          <wire name="RTC_SDA" tap_mode="classic"/>
          <wire name="WRn" tap_mode="classic"/>
          <wire name="i2c_tx_ackn" tap_mode="classic"/>
          <wire name="io_addr[0]" tap_mode="classic"/>
          <wire name="io_addr[1]" tap_mode="classic"/>
          <wire name="io_addr[2]" tap_mode="classic"/>
          <wire name="io_addr[3]" tap_mode="classic"/>
          <wire name="io_addr[4]" tap_mode="classic"/>
          <wire name="io_addr[5]" tap_mode="classic"/>
          <wire name="io_addr[6]" tap_mode="classic"/>
          <wire name="io_addr[7]" tap_mode="classic"/>
          <wire name="io_wrdata[0]" tap_mode="classic"/>
          <wire name="io_wrdata[1]" tap_mode="classic"/>
          <wire name="io_wrdata[2]" tap_mode="classic"/>
          <wire name="io_wrdata[3]" tap_mode="classic"/>
          <wire name="io_wrdata[4]" tap_mode="classic"/>
          <wire name="io_wrdata[5]" tap_mode="classic"/>
          <wire name="io_wrdata[6]" tap_mode="classic"/>
          <wire name="io_wrdata[7]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="D[0]" tap_mode="classic"/>
          <wire name="D[1]" tap_mode="classic"/>
          <wire name="D[2]" tap_mode="classic"/>
          <wire name="D[3]" tap_mode="classic"/>
          <wire name="D[4]" tap_mode="classic"/>
          <wire name="D[5]" tap_mode="classic"/>
          <wire name="D[6]" tap_mode="classic"/>
          <wire name="D[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Busy" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Rx_Ackn" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Start_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Stop_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Time_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Data[7]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|Tx_Strb" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|bit_count[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[0]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[1]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[2]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[3]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[4]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[5]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[6]" tap_mode="classic"/>
          <wire name="I2C_Master:inst_I2C_Master|reg[7]" tap_mode="classic"/>
          <wire name="IORQn" tap_mode="classic"/>
          <wire name="RTC_SCL" tap_mode="classic"/>
          <wire name="RTC_SDA" tap_mode="classic"/>
          <wire name="WRn" tap_mode="classic"/>
          <wire name="i2c_tx_ackn" tap_mode="classic"/>
          <wire name="io_addr[0]" tap_mode="classic"/>
          <wire name="io_addr[1]" tap_mode="classic"/>
          <wire name="io_addr[2]" tap_mode="classic"/>
          <wire name="io_addr[3]" tap_mode="classic"/>
          <wire name="io_addr[4]" tap_mode="classic"/>
          <wire name="io_addr[5]" tap_mode="classic"/>
          <wire name="io_addr[6]" tap_mode="classic"/>
          <wire name="io_addr[7]" tap_mode="classic"/>
          <wire name="io_wrdata[0]" tap_mode="classic"/>
          <wire name="io_wrdata[1]" tap_mode="classic"/>
          <wire name="io_wrdata[2]" tap_mode="classic"/>
          <wire name="io_wrdata[3]" tap_mode="classic"/>
          <wire name="io_wrdata[4]" tap_mode="classic"/>
          <wire name="io_wrdata[5]" tap_mode="classic"/>
          <wire name="io_wrdata[6]" tap_mode="classic"/>
          <wire name="io_wrdata[7]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SCL" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="bidir pin"/>
          <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SDA" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="bidir pin"/>
          <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Time_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="high" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Start_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
          <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Stop_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
          <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
          <node name="I2C_Master:inst_I2C_Master|Tx_Data" order="msb_to_lsb" type="combinatorial">
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
          </node>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Busy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="combinatorial"/>
          <node name="I2C_Master:inst_I2C_Master|bit_count" order="msb_to_lsb" type="register">
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
          </node>
          <node name="I2C_Master:inst_I2C_Master|reg" order="msb_to_lsb" type="register">
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
          </node>
          <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="i2c_tx_ackn" storage_index="28" tap_mode="classic" trigger_index="28" type="register"/>
          <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="I2C_Master:inst_I2C_Master|Rx_Ackn" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
          <node name="D" order="msb_to_lsb" type="bidir pin">
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[7]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[6]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[5]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[4]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[3]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[2]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[1]" tap_mode="classic" type="bidir pin"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[0]" tap_mode="classic" type="bidir pin"/>
          </node>
          <node name="io_addr" order="msb_to_lsb" type="register">
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[7]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[6]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[5]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[4]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[3]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[2]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[1]" storage-0="dont_care" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[0]" storage-0="dont_care" tap_mode="classic" type="register"/>
          </node>
          <node name="io_wrdata" order="msb_to_lsb" type="register">
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[7]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[6]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[5]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[4]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[3]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[2]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[1]" tap_mode="classic" type="register"/>
            <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[0]" tap_mode="classic" type="register"/>
          </node>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="IORQn" storage-0="low" tap_mode="classic" type="input pin"/>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="WRn" storage-0="dont_care" tap_mode="classic" type="input pin"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SCL" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="bidir pin"/>
          <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SDA" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="bidir pin"/>
          <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Time_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="high" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
          <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Start_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Stop_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
          <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
          <bus name="I2C_Master:inst_I2C_Master|Tx_Data" order="msb_to_lsb" type="combinatorial">
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
          </bus>
          <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Busy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
          <bus name="I2C_Master:inst_I2C_Master|bit_count" order="msb_to_lsb" type="register">
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
          </bus>
          <bus name="I2C_Master:inst_I2C_Master|reg" order="msb_to_lsb" type="register">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="register"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="register"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="register"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="register"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="register"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="register"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="register"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="register"/>
          </bus>
          <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="i2c_tx_ackn" storage_index="38" tap_mode="classic" trigger_index="38" type="register"/>
          <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="I2C_Master:inst_I2C_Master|Rx_Ackn" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
          <bus name="D" order="msb_to_lsb" type="bidir pin">
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[7]" storage_index="7" tap_mode="classic" trigger_index="7" type="bidir pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[6]" storage_index="6" tap_mode="classic" trigger_index="6" type="bidir pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[5]" storage_index="5" tap_mode="classic" trigger_index="5" type="bidir pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="bidir pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="bidir pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="bidir pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="bidir pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="bidir pin"/>
          </bus>
          <bus name="io_addr" order="msb_to_lsb" type="register">
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[7]" storage-0="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="register"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[6]" storage-0="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="register"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[5]" storage-0="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="register"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[4]" storage-0="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="register"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[3]" storage-0="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="register"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[2]" storage-0="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="register"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[1]" storage-0="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="register"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[0]" storage-0="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="register"/>
          </bus>
          <bus name="io_wrdata" order="msb_to_lsb" type="register">
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[7]" storage_index="54" tap_mode="classic" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[6]" storage_index="53" tap_mode="classic" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[5]" storage_index="52" tap_mode="classic" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[4]" storage_index="51" tap_mode="classic" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[3]" storage_index="50" tap_mode="classic" trigger_index="50" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[2]" storage_index="49" tap_mode="classic" trigger_index="49" type="register"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[1]" storage_index="48" tap_mode="classic" trigger_index="48" type="register"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[0]" storage_index="47" tap_mode="classic" trigger_index="47" type="register"/>
          </bus>
          <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="IORQn" storage-0="low" storage_index="34" tap_mode="classic" trigger_index="34" type="input pin"/>
          <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="WRn" storage-0="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="input pin"/>
        </data_view>
        <setup_view>
          <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SCL" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="bidir pin"/>
          <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="RTC_SDA" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="bidir pin"/>
          <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Time_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="high" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
          <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Start_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Stop_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
          <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Strb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
          <bus name="I2C_Master:inst_I2C_Master|Tx_Data" order="msb_to_lsb" type="combinatorial">
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Tx_Data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
          </bus>
          <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|Busy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
          <bus name="I2C_Master:inst_I2C_Master|bit_count" order="msb_to_lsb" type="register">
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|bit_count[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
          </bus>
          <bus name="I2C_Master:inst_I2C_Master|reg" order="msb_to_lsb" type="register">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="register"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="register"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="register"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="register"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="register"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="register"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="register"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2C_Master:inst_I2C_Master|reg[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="register"/>
          </bus>
          <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="i2c_tx_ackn" storage_index="38" tap_mode="classic" trigger_index="38" type="register"/>
          <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="I2C_Master:inst_I2C_Master|Rx_Ackn" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
          <bus name="D" order="msb_to_lsb" type="bidir pin">
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[7]" storage_index="7" tap_mode="classic" trigger_index="7" type="bidir pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[6]" storage_index="6" tap_mode="classic" trigger_index="6" type="bidir pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[5]" storage_index="5" tap_mode="classic" trigger_index="5" type="bidir pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="bidir pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="bidir pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="bidir pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="bidir pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="D[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="bidir pin"/>
          </bus>
          <bus name="io_addr" order="msb_to_lsb" type="register">
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[7]" storage-0="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="register"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[6]" storage-0="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="register"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[5]" storage-0="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="register"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[4]" storage-0="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="register"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="io_addr[3]" storage-0="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="register"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[2]" storage-0="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="register"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[1]" storage-0="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="register"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="io_addr[0]" storage-0="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="register"/>
          </bus>
          <bus name="io_wrdata" order="msb_to_lsb" type="register">
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[7]" storage_index="54" tap_mode="classic" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[6]" storage_index="53" tap_mode="classic" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[5]" storage_index="52" tap_mode="classic" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[4]" storage_index="51" tap_mode="classic" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[3]" storage_index="50" tap_mode="classic" trigger_index="50" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[2]" storage_index="49" tap_mode="classic" trigger_index="49" type="register"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[1]" storage_index="48" tap_mode="classic" trigger_index="48" type="register"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="io_wrdata[0]" storage_index="47" tap_mode="classic" trigger_index="47" type="register"/>
          </bus>
          <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="IORQn" storage-0="low" storage_index="34" tap_mode="classic" trigger_index="34" type="input pin"/>
          <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="WRn" storage-0="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="input pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="31455AFC" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2020/07/28 20:27:38  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="128" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'IORQn' == low &amp;&amp; 'WRn' == low &amp;&amp; 'io_addr[0]' == low &amp;&amp; 'io_addr[1]' == low &amp;&amp; 'io_addr[2]' == low &amp;&amp; 'io_addr[3]' == high &amp;&amp; 'io_addr[4]' == high &amp;&amp; 'io_addr[5]' == low &amp;&amp; 'io_addr[6]' == low &amp;&amp; 'io_addr[7]' == low
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level editor="basic_or" type="advanced">
            <power_up>
              <power_up_expression><![CDATA[(mbpm('X',{'I2C_Master:inst_I2C_Master|Busy'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Rx_Ackn'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Start_Strb'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Stop_Strb'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Time_Strb'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Strb'}) && variable(1)) || (mbpm('X',{'IORQn'}) && variable(1)) || (mbpm('X',{'RTC_SCL'}) && variable(1)) || (mbpm('X',{'RTC_SDA'}) && variable(1)) || (mbpm('X',{'WRn'}) && variable(1)) || (mbpm('X',{'i2c_tx_ackn'}) && variable(1)) || (('D':({'D[7]','D[6]','D[5]','D[4]','D[3]','D[2]','D[1]','D[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'D[7]'}) && variable(1)) || (mbpm('X',{'D[6]'}) && variable(1)) || (mbpm('X',{'D[5]'}) && variable(1)) || (mbpm('X',{'D[4]'}) && variable(1)) || (mbpm('X',{'D[3]'}) && variable(1)) || (mbpm('X',{'D[2]'}) && variable(1)) || (mbpm('X',{'D[1]'}) && variable(1)) || (mbpm('X',{'D[0]'}) && variable(1)) || (('I2C_Master:inst_I2C_Master|Tx_Data':({'I2C_Master:inst_I2C_Master|Tx_Data[7]','I2C_Master:inst_I2C_Master|Tx_Data[6]','I2C_Master:inst_I2C_Master|Tx_Data[5]','I2C_Master:inst_I2C_Master|Tx_Data[4]','I2C_Master:inst_I2C_Master|Tx_Data[3]','I2C_Master:inst_I2C_Master|Tx_Data[2]','I2C_Master:inst_I2C_Master|Tx_Data[1]','I2C_Master:inst_I2C_Master|Tx_Data[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[7]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[6]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[5]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[4]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[3]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[2]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[1]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[0]'}) && variable(1)) || (('I2C_Master:inst_I2C_Master|bit_count':({'I2C_Master:inst_I2C_Master|bit_count[3]','I2C_Master:inst_I2C_Master|bit_count[2]','I2C_Master:inst_I2C_Master|bit_count[1]','I2C_Master:inst_I2C_Master|bit_count[0]'}) == variable(b0000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[3]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[2]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[1]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[0]'}) && variable(1)) || (('I2C_Master:inst_I2C_Master|reg':({'I2C_Master:inst_I2C_Master|reg[7]','I2C_Master:inst_I2C_Master|reg[6]','I2C_Master:inst_I2C_Master|reg[5]','I2C_Master:inst_I2C_Master|reg[4]','I2C_Master:inst_I2C_Master|reg[3]','I2C_Master:inst_I2C_Master|reg[2]','I2C_Master:inst_I2C_Master|reg[1]','I2C_Master:inst_I2C_Master|reg[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[7]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[6]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[5]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[4]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[3]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[2]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[1]'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[0]'}) && variable(1)) || (('io_addr':({'io_addr[7]','io_addr[6]','io_addr[5]','io_addr[4]','io_addr[3]','io_addr[2]','io_addr[1]','io_addr[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'io_addr[7]'}) && variable(1)) || (mbpm('X',{'io_addr[6]'}) && variable(1)) || (mbpm('X',{'io_addr[5]'}) && variable(1)) || (mbpm('X',{'io_addr[4]'}) && variable(1)) || (mbpm('X',{'io_addr[3]'}) && variable(1)) || (mbpm('X',{'io_addr[2]'}) && variable(1)) || (mbpm('X',{'io_addr[1]'}) && variable(1)) || (mbpm('X',{'io_addr[0]'}) && variable(1)) || (('io_wrdata':({'io_wrdata[7]','io_wrdata[6]','io_wrdata[5]','io_wrdata[4]','io_wrdata[3]','io_wrdata[2]','io_wrdata[1]','io_wrdata[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'io_wrdata[7]'}) && variable(1)) || (mbpm('X',{'io_wrdata[6]'}) && variable(1)) || (mbpm('X',{'io_wrdata[5]'}) && variable(1)) || (mbpm('X',{'io_wrdata[4]'}) && variable(1)) || (mbpm('X',{'io_wrdata[3]'}) && variable(1)) || (mbpm('X',{'io_wrdata[2]'}) && variable(1)) || (mbpm('X',{'io_wrdata[1]'}) && variable(1)) || (mbpm('X',{'io_wrdata[0]'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('X',{'I2C_Master:inst_I2C_Master|Busy'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Rx_Ackn'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Start_Strb'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Stop_Strb'}) && variable(0)) || (mbpm('1',{'I2C_Master:inst_I2C_Master|Time_Strb'}) && variable(1)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Strb'}) && variable(0)) || (mbpm('0',{'IORQn'}) && variable(1)) || (mbpm('X',{'RTC_SCL'}) && variable(0)) || (mbpm('X',{'RTC_SDA'}) && variable(0)) || (mbpm('X',{'WRn'}) && variable(0)) || (mbpm('X',{'i2c_tx_ackn'}) && variable(0)) || (('D':({'D[7]','D[6]','D[5]','D[4]','D[3]','D[2]','D[1]','D[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'D[7]'}) && variable(0)) || (mbpm('X',{'D[6]'}) && variable(0)) || (mbpm('X',{'D[5]'}) && variable(0)) || (mbpm('X',{'D[4]'}) && variable(0)) || (mbpm('X',{'D[3]'}) && variable(0)) || (mbpm('X',{'D[2]'}) && variable(0)) || (mbpm('X',{'D[1]'}) && variable(0)) || (mbpm('X',{'D[0]'}) && variable(0)) || (('I2C_Master:inst_I2C_Master|Tx_Data':({'I2C_Master:inst_I2C_Master|Tx_Data[7]','I2C_Master:inst_I2C_Master|Tx_Data[6]','I2C_Master:inst_I2C_Master|Tx_Data[5]','I2C_Master:inst_I2C_Master|Tx_Data[4]','I2C_Master:inst_I2C_Master|Tx_Data[3]','I2C_Master:inst_I2C_Master|Tx_Data[2]','I2C_Master:inst_I2C_Master|Tx_Data[1]','I2C_Master:inst_I2C_Master|Tx_Data[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[7]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[6]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[5]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[4]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[3]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[2]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[1]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|Tx_Data[0]'}) && variable(0)) || (('I2C_Master:inst_I2C_Master|bit_count':({'I2C_Master:inst_I2C_Master|bit_count[3]','I2C_Master:inst_I2C_Master|bit_count[2]','I2C_Master:inst_I2C_Master|bit_count[1]','I2C_Master:inst_I2C_Master|bit_count[0]'}) == variable(b0000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[3]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[2]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[1]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|bit_count[0]'}) && variable(0)) || (('I2C_Master:inst_I2C_Master|reg':({'I2C_Master:inst_I2C_Master|reg[7]','I2C_Master:inst_I2C_Master|reg[6]','I2C_Master:inst_I2C_Master|reg[5]','I2C_Master:inst_I2C_Master|reg[4]','I2C_Master:inst_I2C_Master|reg[3]','I2C_Master:inst_I2C_Master|reg[2]','I2C_Master:inst_I2C_Master|reg[1]','I2C_Master:inst_I2C_Master|reg[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[7]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[6]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[5]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[4]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[3]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[2]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[1]'}) && variable(0)) || (mbpm('X',{'I2C_Master:inst_I2C_Master|reg[0]'}) && variable(0)) || (('io_addr':({'io_addr[7]','io_addr[6]','io_addr[5]','io_addr[4]','io_addr[3]','io_addr[2]','io_addr[1]','io_addr[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'io_addr[7]'}) && variable(0)) || (mbpm('X',{'io_addr[6]'}) && variable(0)) || (mbpm('X',{'io_addr[5]'}) && variable(0)) || (mbpm('X',{'io_addr[4]'}) && variable(0)) || (mbpm('X',{'io_addr[3]'}) && variable(0)) || (mbpm('X',{'io_addr[2]'}) && variable(0)) || (mbpm('X',{'io_addr[1]'}) && variable(0)) || (mbpm('X',{'io_addr[0]'}) && variable(0)) || (('io_wrdata':({'io_wrdata[7]','io_wrdata[6]','io_wrdata[5]','io_wrdata[4]','io_wrdata[3]','io_wrdata[2]','io_wrdata[1]','io_wrdata[0]'}) == variable(b00000000)) && variable(0)) || (mbpm('X',{'io_wrdata[7]'}) && variable(0)) || (mbpm('X',{'io_wrdata[6]'}) && variable(0)) || (mbpm('X',{'io_wrdata[5]'}) && variable(0)) || (mbpm('X',{'io_wrdata[4]'}) && variable(0)) || (mbpm('X',{'io_wrdata[3]'}) && variable(0)) || (mbpm('X',{'io_wrdata[2]'}) && variable(0)) || (mbpm('X',{'io_wrdata[1]'}) && variable(0)) || (mbpm('X',{'io_wrdata[0]'}) && variable(0))]]>
            </expression>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="134"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130816"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,245,74,121,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
