# struct_name_map
O_Polarity_inv[0]
O_Polarity_inv_reg[0]
O_Polarity_inv[10]
O_Polarity_inv_reg[10]
O_Polarity_inv[11]
O_Polarity_inv_reg[11]
O_Polarity_inv[12]
O_Polarity_inv_reg[12]
O_Polarity_inv[13]
O_Polarity_inv_reg[13]
O_Polarity_inv[14]
O_Polarity_inv_reg[14]
O_Polarity_inv[15]
O_Polarity_inv_reg[15]
O_Polarity_inv[16]
O_Polarity_inv_reg[16]
O_Polarity_inv[17]
O_Polarity_inv_reg[17]
O_Polarity_inv[18]
O_Polarity_inv_reg[18]
O_Polarity_inv[19]
O_Polarity_inv_reg[19]
O_Polarity_inv[1]
O_Polarity_inv_reg[1]
O_Polarity_inv[20]
O_Polarity_inv_reg[20]
O_Polarity_inv[21]
O_Polarity_inv_reg[21]
O_Polarity_inv[22]
O_Polarity_inv_reg[22]
O_Polarity_inv[23]
O_Polarity_inv_reg[23]
O_Polarity_inv[24]
O_Polarity_inv_reg[24]
O_Polarity_inv[25]
O_Polarity_inv_reg[25]
O_Polarity_inv[26]
O_Polarity_inv_reg[26]
O_Polarity_inv[27]
O_Polarity_inv_reg[27]
O_Polarity_inv[28]
O_Polarity_inv_reg[28]
O_Polarity_inv[29]
O_Polarity_inv_reg[29]
O_Polarity_inv[2]
O_Polarity_inv_reg[2]
O_Polarity_inv[30]
O_Polarity_inv_reg[30]
O_Polarity_inv[31]
O_Polarity_inv_reg[31]
O_Polarity_inv[3]
O_Polarity_inv_reg[3]
O_Polarity_inv[4]
O_Polarity_inv_reg[4]
O_Polarity_inv[5]
O_Polarity_inv_reg[5]
O_Polarity_inv[6]
O_Polarity_inv_reg[6]
O_Polarity_inv[7]
O_Polarity_inv_reg[7]
O_Polarity_inv[8]
O_Polarity_inv_reg[8]
O_Polarity_inv[9]
O_Polarity_inv_reg[9]
O_Pwr_States[0][0]
O_Pwr_States_reg[0][0]
O_Pwr_States[0][1]
O_Pwr_States_reg[0][1]
O_Pwr_States[10][0]
O_Pwr_States_reg[10][0]
O_Pwr_States[10][1]
O_Pwr_States_reg[10][1]
O_Pwr_States[11][0]
O_Pwr_States_reg[11][0]
O_Pwr_States[11][1]
O_Pwr_States_reg[11][1]
O_Pwr_States[12][0]
O_Pwr_States_reg[12][0]
O_Pwr_States[12][1]
O_Pwr_States_reg[12][1]
O_Pwr_States[13][0]
O_Pwr_States_reg[13][0]
O_Pwr_States[13][1]
O_Pwr_States_reg[13][1]
O_Pwr_States[14][0]
O_Pwr_States_reg[14][0]
O_Pwr_States[14][1]
O_Pwr_States_reg[14][1]
O_Pwr_States[15][0]
O_Pwr_States_reg[15][0]
O_Pwr_States[15][1]
O_Pwr_States_reg[15][1]
O_Pwr_States[16][0]
O_Pwr_States_reg[16][0]
O_Pwr_States[16][1]
O_Pwr_States_reg[16][1]
O_Pwr_States[17][0]
O_Pwr_States_reg[17][0]
O_Pwr_States[17][1]
O_Pwr_States_reg[17][1]
O_Pwr_States[18][0]
O_Pwr_States_reg[18][0]
O_Pwr_States[18][1]
O_Pwr_States_reg[18][1]
O_Pwr_States[19][0]
O_Pwr_States_reg[19][0]
O_Pwr_States[19][1]
O_Pwr_States_reg[19][1]
O_Pwr_States[1][0]
O_Pwr_States_reg[1][0]
O_Pwr_States[1][1]
O_Pwr_States_reg[1][1]
O_Pwr_States[20][0]
O_Pwr_States_reg[20][0]
O_Pwr_States[20][1]
O_Pwr_States_reg[20][1]
O_Pwr_States[21][0]
O_Pwr_States_reg[21][0]
O_Pwr_States[21][1]
O_Pwr_States_reg[21][1]
O_Pwr_States[22][0]
O_Pwr_States_reg[22][0]
O_Pwr_States[22][1]
O_Pwr_States_reg[22][1]
O_Pwr_States[23][0]
O_Pwr_States_reg[23][0]
O_Pwr_States[23][1]
O_Pwr_States_reg[23][1]
O_Pwr_States[24][0]
O_Pwr_States_reg[24][0]
O_Pwr_States[24][1]
O_Pwr_States_reg[24][1]
O_Pwr_States[25][0]
O_Pwr_States_reg[25][0]
O_Pwr_States[25][1]
O_Pwr_States_reg[25][1]
O_Pwr_States[26][0]
O_Pwr_States_reg[26][0]
O_Pwr_States[26][1]
O_Pwr_States_reg[26][1]
O_Pwr_States[27][0]
O_Pwr_States_reg[27][0]
O_Pwr_States[27][1]
O_Pwr_States_reg[27][1]
O_Pwr_States[28][0]
O_Pwr_States_reg[28][0]
O_Pwr_States[28][1]
O_Pwr_States_reg[28][1]
O_Pwr_States[29][0]
O_Pwr_States_reg[29][0]
O_Pwr_States[29][1]
O_Pwr_States_reg[29][1]
O_Pwr_States[2][0]
O_Pwr_States_reg[2][0]
O_Pwr_States[2][1]
O_Pwr_States_reg[2][1]
O_Pwr_States[30][0]
O_Pwr_States_reg[30][0]
O_Pwr_States[30][1]
O_Pwr_States_reg[30][1]
O_Pwr_States[31][0]
O_Pwr_States_reg[31][0]
O_Pwr_States[31][1]
O_Pwr_States_reg[31][1]
O_Pwr_States[3][0]
O_Pwr_States_reg[3][0]
O_Pwr_States[3][1]
O_Pwr_States_reg[3][1]
O_Pwr_States[4][0]
O_Pwr_States_reg[4][0]
O_Pwr_States[4][1]
O_Pwr_States_reg[4][1]
O_Pwr_States[5][0]
O_Pwr_States_reg[5][0]
O_Pwr_States[5][1]
O_Pwr_States_reg[5][1]
O_Pwr_States[6][0]
O_Pwr_States_reg[6][0]
O_Pwr_States[6][1]
O_Pwr_States_reg[6][1]
O_Pwr_States[7][0]
O_Pwr_States_reg[7][0]
O_Pwr_States[7][1]
O_Pwr_States_reg[7][1]
O_Pwr_States[8][0]
O_Pwr_States_reg[8][0]
O_Pwr_States[8][1]
O_Pwr_States_reg[8][1]
O_Pwr_States[9][0]
O_Pwr_States_reg[9][0]
O_Pwr_States[9][1]
O_Pwr_States_reg[9][1]
O_rate[0]
O_rate_reg[0]
O_rate[1]
O_rate_reg[1]
O_rate[2]
O_rate_reg[2]
TxElecIdle[0]
TxElecIdle_reg[0]
TxElecIdle[10]
TxElecIdle_reg[10]
TxElecIdle[11]
TxElecIdle_reg[11]
TxElecIdle[12]
TxElecIdle_reg[12]
TxElecIdle[13]
TxElecIdle_reg[13]
TxElecIdle[14]
TxElecIdle_reg[14]
TxElecIdle[15]
TxElecIdle_reg[15]
TxElecIdle[16]
TxElecIdle_reg[16]
TxElecIdle[17]
TxElecIdle_reg[17]
TxElecIdle[18]
TxElecIdle_reg[18]
TxElecIdle[19]
TxElecIdle_reg[19]
TxElecIdle[1]
TxElecIdle_reg[1]
TxElecIdle[20]
TxElecIdle_reg[20]
TxElecIdle[21]
TxElecIdle_reg[21]
TxElecIdle[22]
TxElecIdle_reg[22]
TxElecIdle[23]
TxElecIdle_reg[23]
TxElecIdle[24]
TxElecIdle_reg[24]
TxElecIdle[25]
TxElecIdle_reg[25]
TxElecIdle[26]
TxElecIdle_reg[26]
TxElecIdle[27]
TxElecIdle_reg[27]
TxElecIdle[28]
TxElecIdle_reg[28]
TxElecIdle[29]
TxElecIdle_reg[29]
TxElecIdle[2]
TxElecIdle_reg[2]
TxElecIdle[30]
TxElecIdle_reg[30]
TxElecIdle[31]
TxElecIdle_reg[31]
TxElecIdle[3]
TxElecIdle_reg[3]
TxElecIdle[4]
TxElecIdle_reg[4]
TxElecIdle[5]
TxElecIdle_reg[5]
TxElecIdle[6]
TxElecIdle_reg[6]
TxElecIdle[7]
TxElecIdle_reg[7]
TxElecIdle[8]
TxElecIdle_reg[8]
TxElecIdle[9]
TxElecIdle_reg[9]
current_state[0]
current_state_reg[0]
current_state[1]
current_state_reg[1]
current_state[2]
current_state_reg[2]
current_state[3]
current_state_reg[3]
current_state[4]
current_state_reg[4]
detection_lanes[0]
detection_lanes_reg[0]
detection_lanes[10]
detection_lanes_reg[10]
detection_lanes[11]
detection_lanes_reg[11]
detection_lanes[12]
detection_lanes_reg[12]
detection_lanes[13]
detection_lanes_reg[13]
detection_lanes[14]
detection_lanes_reg[14]
detection_lanes[15]
detection_lanes_reg[15]
detection_lanes[16]
detection_lanes_reg[16]
detection_lanes[17]
detection_lanes_reg[17]
detection_lanes[18]
detection_lanes_reg[18]
detection_lanes[19]
detection_lanes_reg[19]
detection_lanes[1]
detection_lanes_reg[1]
detection_lanes[20]
detection_lanes_reg[20]
detection_lanes[21]
detection_lanes_reg[21]
detection_lanes[22]
detection_lanes_reg[22]
detection_lanes[23]
detection_lanes_reg[23]
detection_lanes[24]
detection_lanes_reg[24]
detection_lanes[25]
detection_lanes_reg[25]
detection_lanes[26]
detection_lanes_reg[26]
detection_lanes[27]
detection_lanes_reg[27]
detection_lanes[28]
detection_lanes_reg[28]
detection_lanes[29]
detection_lanes_reg[29]
detection_lanes[2]
detection_lanes_reg[2]
detection_lanes[30]
detection_lanes_reg[30]
detection_lanes[31]
detection_lanes_reg[31]
detection_lanes[3]
detection_lanes_reg[3]
detection_lanes[4]
detection_lanes_reg[4]
detection_lanes[5]
detection_lanes_reg[5]
detection_lanes[6]
detection_lanes_reg[6]
detection_lanes[7]
detection_lanes_reg[7]
detection_lanes[8]
detection_lanes_reg[8]
detection_lanes[9]
detection_lanes_reg[9]
idle_to_rlock_transitioned[0]
idle_to_rlock_transitioned_reg[0]
idle_to_rlock_transitioned[1]
idle_to_rlock_transitioned_reg[1]
idle_to_rlock_transitioned[2]
idle_to_rlock_transitioned_reg[2]
idle_to_rlock_transitioned[3]
idle_to_rlock_transitioned_reg[3]
idle_to_rlock_transitioned[4]
idle_to_rlock_transitioned_reg[4]
idle_to_rlock_transitioned[5]
idle_to_rlock_transitioned_reg[5]
idle_to_rlock_transitioned[6]
idle_to_rlock_transitioned_reg[6]
idle_to_rlock_transitioned[7]
idle_to_rlock_transitioned_reg[7]
non_pad_link_lanes[0]
non_pad_link_lanes_reg[0]
non_pad_link_lanes[10]
non_pad_link_lanes_reg[10]
non_pad_link_lanes[11]
non_pad_link_lanes_reg[11]
non_pad_link_lanes[12]
non_pad_link_lanes_reg[12]
non_pad_link_lanes[13]
non_pad_link_lanes_reg[13]
non_pad_link_lanes[14]
non_pad_link_lanes_reg[14]
non_pad_link_lanes[15]
non_pad_link_lanes_reg[15]
non_pad_link_lanes[16]
non_pad_link_lanes_reg[16]
non_pad_link_lanes[17]
non_pad_link_lanes_reg[17]
non_pad_link_lanes[18]
non_pad_link_lanes_reg[18]
non_pad_link_lanes[19]
non_pad_link_lanes_reg[19]
non_pad_link_lanes[1]
non_pad_link_lanes_reg[1]
non_pad_link_lanes[20]
non_pad_link_lanes_reg[20]
non_pad_link_lanes[21]
non_pad_link_lanes_reg[21]
non_pad_link_lanes[22]
non_pad_link_lanes_reg[22]
non_pad_link_lanes[23]
non_pad_link_lanes_reg[23]
non_pad_link_lanes[24]
non_pad_link_lanes_reg[24]
non_pad_link_lanes[25]
non_pad_link_lanes_reg[25]
non_pad_link_lanes[26]
non_pad_link_lanes_reg[26]
non_pad_link_lanes[27]
non_pad_link_lanes_reg[27]
non_pad_link_lanes[28]
non_pad_link_lanes_reg[28]
non_pad_link_lanes[29]
non_pad_link_lanes_reg[29]
non_pad_link_lanes[2]
non_pad_link_lanes_reg[2]
non_pad_link_lanes[30]
non_pad_link_lanes_reg[30]
non_pad_link_lanes[31]
non_pad_link_lanes_reg[31]
non_pad_link_lanes[3]
non_pad_link_lanes_reg[3]
non_pad_link_lanes[4]
non_pad_link_lanes_reg[4]
non_pad_link_lanes[5]
non_pad_link_lanes_reg[5]
non_pad_link_lanes[6]
non_pad_link_lanes_reg[6]
non_pad_link_lanes[7]
non_pad_link_lanes_reg[7]
non_pad_link_lanes[8]
non_pad_link_lanes_reg[8]
non_pad_link_lanes[9]
non_pad_link_lanes_reg[9]
rcv_link_num[0]
rcv_link_num_reg[0]
rcv_link_num[1]
rcv_link_num_reg[1]
rcv_link_num[2]
rcv_link_num_reg[2]
rcv_link_num[3]
rcv_link_num_reg[3]
rcv_link_num[4]
rcv_link_num_reg[4]
rcv_link_num[5]
rcv_link_num_reg[5]
rcv_link_num[6]
rcv_link_num_reg[6]
rcv_link_num[7]
rcv_link_num_reg[7]
