// Seed: 3720907420
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2#(.id_3(1 - -1)) = -1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    input uwire id_8,
    output tri1 id_9,
    output wor id_10,
    id_23,
    input tri id_11,
    output tri1 id_12,
    input uwire id_13,
    output wor id_14,
    output supply1 id_15,
    input tri id_16,
    input wor id_17,
    input supply0 id_18,
    output wand id_19,
    output wor id_20,
    input tri1 id_21
);
  id_24(
      id_0, -1, 1
  );
  wire id_25;
  module_0 modCall_1 (
      id_23,
      id_25
  );
  assign modCall_1.id_1 = 0;
endmodule
