-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2011a.200 Production Release
--  HLS Date:       Mon Jun  2 22:10:04 PDT 2014
-- 
--  Generated by:   xph3sle512@cimeld16
--  Generated date: Tue Dec 13 10:28:12 2016
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    Main_Trans_Ond_Opt_core_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE work.Main_Trans_Ond_Opt_mux_pkg.ALL;


ENTITY Main_Trans_Ond_Opt_core_wait_ctrl IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wen : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Dst_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Dst_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Dst_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nbLevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_oswt : IN STD_LOGIC;
    Src_rsc_singleport_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_bcwt : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Src_rsc_singleport_we_core_psct : IN STD_LOGIC;
    Dst_rsc_singleport_oswt : IN STD_LOGIC;
    Dst_rsc_singleport_iswt0 : IN STD_LOGIC;
    Dst_rsc_singleport_bcwt : OUT STD_LOGIC;
    Dst_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Dst_rsc_singleport_we_core_psct : IN STD_LOGIC;
    Vga_rsc_singleport_oswt : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
    Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Dst_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Dst_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Dst_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    nbLevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    nbLevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    nbLevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Dst_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
  );
END Main_Trans_Ond_Opt_core_wait_ctrl;

ARCHITECTURE v2 OF Main_Trans_Ond_Opt_core_wait_ctrl IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt_drv : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_bcwt_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL core_wten : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_pdswt0 : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_biwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_icwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_bcwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_ogwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_pdswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_icwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_bcwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_tiswt0_pff : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_tiswt0_pff : STD_LOGIC;

BEGIN
  -- Default Constant Signal Assignments

  -- Output Reader Assignments
  core_wen <= core_wen_drv;
  Src_rsc_singleport_bcwt <= Src_rsc_singleport_bcwt_drv;
  Dst_rsc_singleport_bcwt <= Dst_rsc_singleport_bcwt_drv;

  Src_rsc_singleport_tiswt0 <= (NOT core_wten) AND Src_rsc_singleport_iswt0;
  Src_rsc_singleport_biwt <= Src_rsc_singleport_tiswt0 OR Src_rsc_singleport_icwt;
  Dst_rsc_singleport_tiswt0 <= (NOT core_wten) AND Dst_rsc_singleport_iswt0;
  Dst_rsc_singleport_biwt <= Dst_rsc_singleport_tiswt0 OR Dst_rsc_singleport_icwt;
  Vga_rsc_singleport_tiswt0 <= (NOT core_wten) AND Vga_rsc_singleport_iswt0;
  Vga_rsc_singleport_biwt <= Vga_rsc_singleport_tiswt0 OR Vga_rsc_singleport_icwt;
  mgc_start_sync_mgc_bsync_vld_pdswt0 <= (NOT core_wten) AND mgc_start_sync_mgc_bsync_vld_iswt0;
  mgc_start_sync_mgc_bsync_vld_biwt <= (mgc_start_sync_mgc_bsync_vld_pdswt0 OR mgc_start_sync_mgc_bsync_vld_icwt)
      AND mgc_start_sync_mgc_bsync_vld_vd;
  mgc_done_sync_mgc_bsync_rdy_pdswt0 <= (NOT core_wten) AND mgc_done_sync_mgc_bsync_rdy_iswt0;
  mgc_done_sync_mgc_bsync_rdy_ogwt <= mgc_done_sync_mgc_bsync_rdy_pdswt0 OR mgc_done_sync_mgc_bsync_rdy_icwt;
  mgc_done_sync_mgc_bsync_rdy_rd_core_sct <= mgc_done_sync_mgc_bsync_rdy_rd_core_psct
      AND mgc_done_sync_mgc_bsync_rdy_ogwt;
  Vga_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Vga_triosy_mgc_io_sync_iswt0;
  Vga_triosy_mgc_io_sync_ogwt <= Vga_triosy_mgc_io_sync_pdswt0 OR Vga_triosy_mgc_io_sync_icwt;
  Vga_triosy_mgc_io_sync_ld_core_sct <= Vga_triosy_mgc_io_sync_ld_core_psct AND Vga_triosy_mgc_io_sync_ogwt;
  Dst_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Dst_triosy_mgc_io_sync_iswt0;
  Dst_triosy_mgc_io_sync_ogwt <= Dst_triosy_mgc_io_sync_pdswt0 OR Dst_triosy_mgc_io_sync_icwt;
  Dst_triosy_mgc_io_sync_ld_core_sct <= Dst_triosy_mgc_io_sync_ld_core_psct AND Dst_triosy_mgc_io_sync_ogwt;
  Src_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Src_triosy_mgc_io_sync_iswt0;
  Src_triosy_mgc_io_sync_ogwt <= Src_triosy_mgc_io_sync_pdswt0 OR Src_triosy_mgc_io_sync_icwt;
  Src_triosy_mgc_io_sync_ld_core_sct <= Src_triosy_mgc_io_sync_ld_core_psct AND Src_triosy_mgc_io_sync_ogwt;
  nbLevels_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND nbLevels_triosy_mgc_io_sync_iswt0;
  nbLevels_triosy_mgc_io_sync_ogwt <= nbLevels_triosy_mgc_io_sync_pdswt0 OR nbLevels_triosy_mgc_io_sync_icwt;
  nbLevels_triosy_mgc_io_sync_ld_core_sct <= nbLevels_triosy_mgc_io_sync_ld_core_psct
      AND nbLevels_triosy_mgc_io_sync_ogwt;
  core_wen_drv <= ((NOT Src_rsc_singleport_oswt) OR Src_rsc_singleport_biwt OR Src_rsc_singleport_bcwt_drv)
      AND ((NOT Dst_rsc_singleport_oswt) OR Dst_rsc_singleport_biwt OR Dst_rsc_singleport_bcwt_drv)
      AND ((NOT Vga_rsc_singleport_oswt) OR Vga_rsc_singleport_biwt OR Vga_rsc_singleport_bcwt)
      AND ((NOT mgc_start_sync_mgc_bsync_vld_oswt) OR mgc_start_sync_mgc_bsync_vld_biwt
      OR mgc_start_sync_mgc_bsync_vld_bcwt) AND ((NOT mgc_done_sync_mgc_bsync_rdy_oswt)
      OR mgc_done_sync_mgc_bsync_rdy_ogwt OR mgc_done_sync_mgc_bsync_rdy_bcwt) AND
      ((NOT Vga_triosy_mgc_io_sync_oswt) OR Vga_triosy_mgc_io_sync_ogwt OR Vga_triosy_mgc_io_sync_bcwt)
      AND ((NOT Dst_triosy_mgc_io_sync_oswt) OR Dst_triosy_mgc_io_sync_ogwt OR Dst_triosy_mgc_io_sync_bcwt)
      AND ((NOT Src_triosy_mgc_io_sync_oswt) OR Src_triosy_mgc_io_sync_ogwt OR Src_triosy_mgc_io_sync_bcwt)
      AND ((NOT nbLevels_triosy_mgc_io_sync_oswt) OR nbLevels_triosy_mgc_io_sync_ogwt
      OR nbLevels_triosy_mgc_io_sync_bcwt);
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_psct AND Src_rsc_singleport_tiswt0_pff;
  Src_rsc_singleport_tiswt0_pff <= core_wen_drv AND Src_rsc_singleport_iswt0_pff;
  Src_rsc_singleport_we_core_sct <= Src_rsc_singleport_we_core_psct AND Src_rsc_singleport_tiswt0_pff;
  Dst_rsc_singleport_re_core_sct <= Dst_rsc_singleport_re_core_psct AND Dst_rsc_singleport_tiswt0_pff;
  Dst_rsc_singleport_tiswt0_pff <= core_wen_drv AND Dst_rsc_singleport_iswt0_pff;
  Dst_rsc_singleport_we_core_sct <= Dst_rsc_singleport_we_core_psct AND Dst_rsc_singleport_tiswt0_pff;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_psct AND core_wen_drv
      AND Vga_rsc_singleport_iswt0_pff;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_icwt <= '0';
        Src_rsc_singleport_bcwt_drv <= '0';
        Dst_rsc_singleport_icwt <= '0';
        Dst_rsc_singleport_bcwt_drv <= '0';
        Vga_rsc_singleport_icwt <= '0';
        Vga_rsc_singleport_bcwt <= '0';
        mgc_start_sync_mgc_bsync_vld_icwt <= '0';
        mgc_start_sync_mgc_bsync_vld_bcwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_icwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_bcwt <= '0';
        Vga_triosy_mgc_io_sync_icwt <= '0';
        Vga_triosy_mgc_io_sync_bcwt <= '0';
        Dst_triosy_mgc_io_sync_icwt <= '0';
        Dst_triosy_mgc_io_sync_bcwt <= '0';
        Src_triosy_mgc_io_sync_icwt <= '0';
        Src_triosy_mgc_io_sync_bcwt <= '0';
        nbLevels_triosy_mgc_io_sync_icwt <= '0';
        nbLevels_triosy_mgc_io_sync_bcwt <= '0';
        core_wten <= '0';
      ELSE
        Src_rsc_singleport_icwt <= Src_rsc_singleport_icwt XOR Src_rsc_singleport_tiswt0
            XOR Src_rsc_singleport_biwt;
        Src_rsc_singleport_bcwt_drv <= Src_rsc_singleport_bcwt_drv XOR Src_rsc_singleport_biwt
            XOR (Src_rsc_singleport_oswt AND core_wen_drv);
        Dst_rsc_singleport_icwt <= Dst_rsc_singleport_icwt XOR Dst_rsc_singleport_tiswt0
            XOR Dst_rsc_singleport_biwt;
        Dst_rsc_singleport_bcwt_drv <= Dst_rsc_singleport_bcwt_drv XOR Dst_rsc_singleport_biwt
            XOR (Dst_rsc_singleport_oswt AND core_wen_drv);
        Vga_rsc_singleport_icwt <= Vga_rsc_singleport_icwt XOR Vga_rsc_singleport_tiswt0
            XOR Vga_rsc_singleport_biwt;
        Vga_rsc_singleport_bcwt <= Vga_rsc_singleport_bcwt XOR Vga_rsc_singleport_biwt
            XOR (Vga_rsc_singleport_oswt AND core_wen_drv);
        mgc_start_sync_mgc_bsync_vld_icwt <= mgc_start_sync_mgc_bsync_vld_icwt XOR
            mgc_start_sync_mgc_bsync_vld_pdswt0 XOR mgc_start_sync_mgc_bsync_vld_biwt;
        mgc_start_sync_mgc_bsync_vld_bcwt <= mgc_start_sync_mgc_bsync_vld_bcwt XOR
            mgc_start_sync_mgc_bsync_vld_biwt XOR (mgc_start_sync_mgc_bsync_vld_oswt
            AND core_wen_drv);
        mgc_done_sync_mgc_bsync_rdy_icwt <= mgc_done_sync_mgc_bsync_rdy_icwt XOR
            mgc_done_sync_mgc_bsync_rdy_pdswt0 XOR mgc_done_sync_mgc_bsync_rdy_ogwt;
        mgc_done_sync_mgc_bsync_rdy_bcwt <= mgc_done_sync_mgc_bsync_rdy_bcwt XOR
            mgc_done_sync_mgc_bsync_rdy_ogwt XOR (mgc_done_sync_mgc_bsync_rdy_oswt
            AND core_wen_drv);
        Vga_triosy_mgc_io_sync_icwt <= Vga_triosy_mgc_io_sync_icwt XOR Vga_triosy_mgc_io_sync_pdswt0
            XOR Vga_triosy_mgc_io_sync_ogwt;
        Vga_triosy_mgc_io_sync_bcwt <= Vga_triosy_mgc_io_sync_bcwt XOR Vga_triosy_mgc_io_sync_ogwt
            XOR (Vga_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Dst_triosy_mgc_io_sync_icwt <= Dst_triosy_mgc_io_sync_icwt XOR Dst_triosy_mgc_io_sync_pdswt0
            XOR Dst_triosy_mgc_io_sync_ogwt;
        Dst_triosy_mgc_io_sync_bcwt <= Dst_triosy_mgc_io_sync_bcwt XOR Dst_triosy_mgc_io_sync_ogwt
            XOR (Dst_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Src_triosy_mgc_io_sync_icwt <= Src_triosy_mgc_io_sync_icwt XOR Src_triosy_mgc_io_sync_pdswt0
            XOR Src_triosy_mgc_io_sync_ogwt;
        Src_triosy_mgc_io_sync_bcwt <= Src_triosy_mgc_io_sync_bcwt XOR Src_triosy_mgc_io_sync_ogwt
            XOR (Src_triosy_mgc_io_sync_oswt AND core_wen_drv);
        nbLevels_triosy_mgc_io_sync_icwt <= nbLevels_triosy_mgc_io_sync_icwt XOR
            nbLevels_triosy_mgc_io_sync_pdswt0 XOR nbLevels_triosy_mgc_io_sync_ogwt;
        nbLevels_triosy_mgc_io_sync_bcwt <= nbLevels_triosy_mgc_io_sync_bcwt XOR
            nbLevels_triosy_mgc_io_sync_ogwt XOR (nbLevels_triosy_mgc_io_sync_oswt
            AND core_wen_drv);
        core_wten <= NOT core_wen_drv;
      END IF;
    END IF;
  END PROCESS;
END v2;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Trans_Ond_Opt_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE work.Main_Trans_Ond_Opt_mux_pkg.ALL;


ENTITY Main_Trans_Ond_Opt_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Dst_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Dst_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Dst_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Dst_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Dst_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    nbLevels_rsc_mgc_in_wire_d : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Dst_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nbLevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC
  );
END Main_Trans_Ond_Opt_core;

ARCHITECTURE v2 OF Main_Trans_Ond_Opt_core IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_oswt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_iswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_psct : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_oswt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_iswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL core_wen : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg_sg5 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core_reg_sg4 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg_sg3 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg_sg2 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg_sg1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core_reg_1 : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_addr_core_reg_sg4 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_addr_core_reg_sg3 : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_addr_core_reg_sg2 : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_addr_core_reg_sg1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_addr_core_reg_1 : STD_LOGIC;

  COMPONENT Main_Trans_Ond_Opt_core_wait_ctrl
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wen : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Dst_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Dst_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Dst_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nbLevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_oswt : IN STD_LOGIC;
      Src_rsc_singleport_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_bcwt : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Src_rsc_singleport_we_core_psct : IN STD_LOGIC;
      Dst_rsc_singleport_oswt : IN STD_LOGIC;
      Dst_rsc_singleport_iswt0 : IN STD_LOGIC;
      Dst_rsc_singleport_bcwt : OUT STD_LOGIC;
      Dst_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Dst_rsc_singleport_we_core_psct : IN STD_LOGIC;
      Vga_rsc_singleport_oswt : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
      Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Dst_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Dst_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Dst_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      nbLevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      nbLevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      nbLevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Dst_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
    );
  END COMPONENT;
BEGIN
  -- Default Constant Signal Assignments

  Main_Trans_Ond_Opt_core_wait_ctrl_inst : Main_Trans_Ond_Opt_core_wait_ctrl
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wen => core_wen,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct_reg,
      Src_rsc_singleport_we_core_sct => Src_rsc_singleport_we_core_sct_reg,
      Dst_rsc_singleport_re_core_sct => Dst_rsc_singleport_re_core_sct_reg,
      Dst_rsc_singleport_we_core_sct => Dst_rsc_singleport_we_core_sct_reg,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct_reg,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Dst_triosy_mgc_io_sync_ld_core_sct => Dst_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nbLevels_triosy_mgc_io_sync_ld_core_sct => nbLevels_triosy_mgc_io_sync_ld_core_sct,
      Src_rsc_singleport_oswt => Src_rsc_singleport_oswt,
      Src_rsc_singleport_iswt0 => Src_rsc_singleport_iswt0,
      Src_rsc_singleport_bcwt => Src_rsc_singleport_bcwt,
      Src_rsc_singleport_re_core_psct => Src_rsc_singleport_re_core_psct,
      Src_rsc_singleport_we_core_psct => Src_rsc_singleport_we_core_psct,
      Dst_rsc_singleport_oswt => Dst_rsc_singleport_oswt,
      Dst_rsc_singleport_iswt0 => Dst_rsc_singleport_iswt0,
      Dst_rsc_singleport_bcwt => Dst_rsc_singleport_bcwt,
      Dst_rsc_singleport_re_core_psct => Dst_rsc_singleport_re_core_psct,
      Dst_rsc_singleport_we_core_psct => Dst_rsc_singleport_we_core_psct,
      Vga_rsc_singleport_oswt => Vga_rsc_singleport_oswt,
      Vga_rsc_singleport_iswt0 => Vga_rsc_singleport_iswt0,
      Vga_rsc_singleport_we_core_psct => Vga_rsc_singleport_we_core_psct,
      mgc_start_sync_mgc_bsync_vld_oswt => mgc_start_sync_mgc_bsync_vld_oswt,
      mgc_start_sync_mgc_bsync_vld_iswt0 => mgc_start_sync_mgc_bsync_vld_iswt0,
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct => mgc_done_sync_mgc_bsync_rdy_rd_core_psct,
      mgc_done_sync_mgc_bsync_rdy_oswt => mgc_done_sync_mgc_bsync_rdy_oswt,
      mgc_done_sync_mgc_bsync_rdy_iswt0 => mgc_done_sync_mgc_bsync_rdy_iswt0,
      Vga_triosy_mgc_io_sync_ld_core_psct => Vga_triosy_mgc_io_sync_ld_core_psct,
      Vga_triosy_mgc_io_sync_oswt => Vga_triosy_mgc_io_sync_oswt,
      Vga_triosy_mgc_io_sync_iswt0 => Vga_triosy_mgc_io_sync_iswt0,
      Dst_triosy_mgc_io_sync_ld_core_psct => Dst_triosy_mgc_io_sync_ld_core_psct,
      Dst_triosy_mgc_io_sync_oswt => Dst_triosy_mgc_io_sync_oswt,
      Dst_triosy_mgc_io_sync_iswt0 => Dst_triosy_mgc_io_sync_iswt0,
      Src_triosy_mgc_io_sync_ld_core_psct => Src_triosy_mgc_io_sync_ld_core_psct,
      Src_triosy_mgc_io_sync_oswt => Src_triosy_mgc_io_sync_oswt,
      Src_triosy_mgc_io_sync_iswt0 => Src_triosy_mgc_io_sync_iswt0,
      nbLevels_triosy_mgc_io_sync_ld_core_psct => nbLevels_triosy_mgc_io_sync_ld_core_psct,
      nbLevels_triosy_mgc_io_sync_oswt => nbLevels_triosy_mgc_io_sync_oswt,
      nbLevels_triosy_mgc_io_sync_iswt0 => nbLevels_triosy_mgc_io_sync_iswt0,
      Src_rsc_singleport_iswt0_pff => Src_rsc_singleport_iswt0_pff,
      Dst_rsc_singleport_iswt0_pff => Dst_rsc_singleport_iswt0_pff,
      Vga_rsc_singleport_iswt0_pff => Vga_rsc_singleport_iswt0_pff
    );
  core : PROCESS
    -- Interconnect Declarations
    VARIABLE nbLevels_1_sva : STD_LOGIC_VECTOR (2 DOWNTO 0);
    VARIABLE hi_7_sg3_sva : STD_LOGIC;
    VARIABLE hi_7_sg4_sva : STD_LOGIC;
    VARIABLE hi_7_sg2_sva : STD_LOGIC;
    VARIABLE hi_7_sg5_sva : STD_LOGIC;
    VARIABLE hi_7_sg1_sva : STD_LOGIC;
    VARIABLE hi_7_sg6_sva : STD_LOGIC;
    VARIABLE hi_7_sg7_sva : STD_LOGIC;
    VARIABLE wi_7_sg4_sva : STD_LOGIC;
    VARIABLE wi_7_sg3_sva : STD_LOGIC;
    VARIABLE wi_7_sg5_sva : STD_LOGIC;
    VARIABLE wi_7_sg2_sva : STD_LOGIC;
    VARIABLE wi_7_sg6_sva : STD_LOGIC;
    VARIABLE wi_7_sg1_sva : STD_LOGIC;
    VARIABLE wi_7_sg7_sva : STD_LOGIC;
    VARIABLE wi_7_sg8_sva : STD_LOGIC;
    VARIABLE image_copy_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE image_copy_x_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE image_copy_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE image_copy_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_levels_sva : STD_LOGIC;
    VARIABLE Trans_Ond_y_1_sva : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE exit_passe_x_sva : STD_LOGIC;
    VARIABLE Trans_Ond_x_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_passe_y_sva : STD_LOGIC;
    VARIABLE moy_slc_Src_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Src_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Src_2_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Src_3_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_1_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_2_acc_cse_sg1_sva : STD_LOGIC;
    VARIABLE sub_sub_return_3_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_sub_return_4_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE Trans_Ond_x_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE Trans_Ond_y_1_sva_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE levels_nand_svs : STD_LOGIC;
    VARIABLE Trans_Ond_1_y_1_sva : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE exit_passe_x_1_sva : STD_LOGIC;
    VARIABLE Trans_Ond_1_x_1_sva : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE exit_passe_y_1_sva : STD_LOGIC;
    VARIABLE passe_y_1_acc_1_cse_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE moy_slc_Dst_8_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Dst_9_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_6_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Dst_10_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_slc_Dst_11_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE moy_7_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_8_acc_cse_sg1_sva : STD_LOGIC;
    VARIABLE sub_sub_return_9_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_sub_return_10_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE Trans_Ond_1_x_1_sva_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE Trans_Ond_1_y_1_sva_1 : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE image_copy_1_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_1_sva : STD_LOGIC;
    VARIABLE exit_copy_y_1_sva : STD_LOGIC;
    VARIABLE image_copy_1_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE image_copy_1_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hi_7_sg6_sva_dfm : STD_LOGIC;
    VARIABLE hi_7_sg4_sva_dfm : STD_LOGIC;
    VARIABLE hi_7_sg3_sva_dfm : STD_LOGIC;
    VARIABLE hi_7_sg2_sva_dfm : STD_LOGIC;
    VARIABLE hi_7_sg1_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg7_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg5_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg4_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg3_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg2_sva_dfm : STD_LOGIC;
    VARIABLE wi_7_sg1_sva_dfm : STD_LOGIC;
    VARIABLE i_1_sg1_sva_1 : STD_LOGIC_VECTOR (2 DOWNTO 0);
    VARIABLE image_copy_2_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE image_copy_2_x_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE image_copy_2_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE image_copy_2_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_slc_itm : STD_LOGIC;
    VARIABLE passe_y_slc_Trans_Ond_x_1_itm : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE sub_mux_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_7_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE moy_5_slc_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_5_mux_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_13_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE passe_y_1_slc_Trans_Ond_1_x_1_1_itm : STD_LOGIC_VECTOR (4 DOWNTO 0);
    VARIABLE Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE sub_6_mux_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_1_acc_7_itm : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE moy_11_slc_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_11_mux_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_1_acc_13_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE image_copy_1_x_slc_image_copy_1_x_1_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE levels_asn_3_itm : STD_LOGIC;
    VARIABLE levels_asn_4_itm : STD_LOGIC;
    VARIABLE levels_asn_14_itm : STD_LOGIC;
    VARIABLE levels_asn_15_itm : STD_LOGIC;
    VARIABLE copy_y_2_slc_itm : STD_LOGIC;
    VARIABLE i_1_sg1_sva_2 : STD_LOGIC_VECTOR (1 DOWNTO 0);
    VARIABLE image_copy_1_x_1_sva_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_43_sdt : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_44_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_46_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_1_acc_44_sdt : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE slc_slc : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE sub_2_mux_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE sub_8_mux_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_acc_8_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_51_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_49_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_1_acc_49_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_1_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_1_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_2_acc_8_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE copy_y_acc_7_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_1_acc_8_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_2_acc_7_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_x_acc_3_cse_sg1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE last_clk : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_re_core_psct_var_4 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_4 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE last_clk_1 : STD_LOGIC;
    VARIABLE last_clk_2 : STD_LOGIC;
    VARIABLE last_clk_3 : STD_LOGIC;
    VARIABLE last_clk_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_5 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_sg4 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_sg3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_sg2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_5 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_6 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_1_sg4 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_1_sg3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_1_sg2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_1_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_6 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_7 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_2_sg4 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_2_sg3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_2_sg2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_2_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_7 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_8 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_3_sg4 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_3_sg3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_3_sg2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_3_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_8 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_9 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_4_sg4 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_4_sg3 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_4_sg2 : STD_LOGIC;
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_4_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Dst_rsc_singleport_addr_core_reg_var_9 : STD_LOGIC;

  BEGIN
    main : LOOP
      -- C-Step 0 of Loop 'main'
      hi_7_sg3_sva := '0';
      hi_7_sg4_sva := '1';
      hi_7_sg2_sva := '0';
      hi_7_sg5_sva := '1';
      hi_7_sg1_sva := '0';
      hi_7_sg6_sva := '1';
      hi_7_sg7_sva := '1';
      wi_7_sg4_sva := '0';
      wi_7_sg3_sva := '0';
      wi_7_sg5_sva := '0';
      wi_7_sg2_sva := '0';
      wi_7_sg6_sva := '1';
      wi_7_sg1_sva := '0';
      wi_7_sg7_sva := '0';
      wi_7_sg8_sva := '1';
      image_copy_y_1_sva := STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg2 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg4 <= '0';
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Dst_rsc_singleport_iswt0_pff <= '0';
      Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
      Dst_rsc_singleport_addr_core_reg_1 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
      Dst_rsc_singleport_re_core_psct <= '0';
      Dst_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst =
          '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 1 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Dst_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
      Dst_triosy_mgc_io_sync_oswt <= '0';
      Dst_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nbLevels_triosy_mgc_io_sync_oswt <= '0';
      nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '1';
      mgc_start_sync_mgc_bsync_vld_oswt <= '1';
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg2 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg4 <= '0';
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Dst_rsc_singleport_iswt0_pff <= '0';
      Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
      Dst_rsc_singleport_addr_core_reg_1 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
      Dst_rsc_singleport_re_core_psct <= '0';
      Dst_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst =
          '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 2 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Dst_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
      Dst_triosy_mgc_io_sync_oswt <= '0';
      Dst_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nbLevels_triosy_mgc_io_sync_oswt <= '0';
      nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
      nbLevels_1_sva := nbLevels_rsc_mgc_in_wire_d;
      copy_x : LOOP
        -- C-Step 0 of Loop 'copy_x'
        image_copy_x_1_sva := STD_LOGIC_VECTOR'("000000000");
        copy_y : LOOP
          -- C-Step 0 of Loop 'copy_y'
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          copy_y_acc_7_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_y_1_sva)
              + CONV_UNSIGNED(UNSIGNED(image_copy_x_1_sva(8 DOWNTO 6)), 8), 8));
          copy_y_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_acc_7_psp(7
              DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(image_copy_y_1_sva), 9), 9));
          Src_rsc_singleport_re_core_psct <= '1';
          Src_rsc_singleport_addr_core_reg_sg2 <= copy_y_acc_7_psp(0);
          Src_rsc_singleport_addr_core_reg_sg3 <= copy_y_acc_7_psp(1);
          Src_rsc_singleport_addr_core_reg_sg1 <= image_copy_x_1_sva(5 DOWNTO 1);
          Src_rsc_singleport_addr_core_reg_sg4 <= copy_y_acc_8_psp(0);
          Src_rsc_singleport_addr_core_reg_1 <= image_copy_x_1_sva(0);
          Src_rsc_singleport_addr_core_reg_sg5 <= copy_y_acc_8_psp(8 DOWNTO 1);
          Src_rsc_singleport_iswt0_pff <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'copy_y'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          Src_rsc_singleport_oswt <= '1';
          image_copy_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_x_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
          copy_y_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_x_1_sva_1(8
              DOWNTO 6)), 4) + SIGNED'("1011"), 4)), 3);
          Src_rsc_singleport_data_in_core_reg_var := Src_rsc_singleport_data_in_core_reg;
          Src_rsc_singleport_addr_core_reg_var_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
          Src_rsc_singleport_addr_core_reg_var_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
          Src_rsc_singleport_addr_core_reg_var_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
          Src_rsc_singleport_addr_core_reg_var_sg4 := Src_rsc_singleport_addr_core_reg_sg4;
          Src_rsc_singleport_addr_core_reg_var_5 := Src_rsc_singleport_addr_core_reg_1;
          Src_rsc_singleport_addr_core_reg_var_sg5 := Src_rsc_singleport_addr_core_reg_sg5;
          Src_rsc_singleport_re_core_psct_var := Src_rsc_singleport_re_core_psct;
          Src_rsc_singleport_iswt0_pff_var := Src_rsc_singleport_iswt0_pff;
          Src_rsc_singleport_we_core_psct_var := Src_rsc_singleport_we_core_psct;
          Dst_rsc_singleport_data_in_core_reg_var := Dst_rsc_singleport_data_in_core_reg;
          Dst_rsc_singleport_addr_core_reg_var_sg2 := Dst_rsc_singleport_addr_core_reg_sg2;
          Dst_rsc_singleport_addr_core_reg_var_sg1 := Dst_rsc_singleport_addr_core_reg_sg1;
          Dst_rsc_singleport_addr_core_reg_var_sg3 := Dst_rsc_singleport_addr_core_reg_sg3;
          Dst_rsc_singleport_addr_core_reg_var_5 := Dst_rsc_singleport_addr_core_reg_1;
          Dst_rsc_singleport_addr_core_reg_var_sg4 := Dst_rsc_singleport_addr_core_reg_sg4;
          Dst_rsc_singleport_re_core_psct_var := Dst_rsc_singleport_re_core_psct;
          Dst_rsc_singleport_iswt0_pff_var := Dst_rsc_singleport_iswt0_pff;
          Dst_rsc_singleport_we_core_psct_var := Dst_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_data_in_core_reg_var := Vga_rsc_singleport_data_in_core_reg;
          Vga_rsc_singleport_addr_core_reg_var := Vga_rsc_singleport_addr_core_reg;
          Vga_rsc_singleport_we_core_psct_var := Vga_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_iswt0_pff_var := Vga_rsc_singleport_iswt0_pff;
          unreg_outs_lp_3 : LOOP
            -- C-Step 0 of Loop 'unreg_outs_lp_3'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '1';
            Dst_rsc_singleport_addr_core_reg_sg2 <= copy_y_acc_7_psp(0);
            Dst_rsc_singleport_addr_core_reg_sg1 <= image_copy_x_1_sva(5 DOWNTO 1);
            Dst_rsc_singleport_addr_core_reg_sg3 <= copy_y_acc_7_psp(1);
            Dst_rsc_singleport_addr_core_reg_1 <= image_copy_x_1_sva(0);
            Dst_rsc_singleport_addr_core_reg_sg4 <= copy_y_acc_8_psp;
            Dst_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_out_mxwt;
            Dst_rsc_singleport_iswt0_pff <= '1';
            last_clk_1 := clk;
            WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
            EXIT unreg_outs_lp_3 WHEN ( ((NOT last_clk_1) AND clk AND (core_wen OR
                rst)) = '1' );
            Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var;
            Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_sg2;
            Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_sg3;
            Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_sg1;
            Src_rsc_singleport_addr_core_reg_sg4 <= Src_rsc_singleport_addr_core_reg_var_sg4;
            Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_5;
            Src_rsc_singleport_addr_core_reg_sg5 <= Src_rsc_singleport_addr_core_reg_var_sg5;
            Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var;
            Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var;
            Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var;
            Dst_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_in_core_reg_var;
            Dst_rsc_singleport_addr_core_reg_sg2 <= Dst_rsc_singleport_addr_core_reg_var_sg2;
            Dst_rsc_singleport_addr_core_reg_sg1 <= Dst_rsc_singleport_addr_core_reg_var_sg1;
            Dst_rsc_singleport_addr_core_reg_sg3 <= Dst_rsc_singleport_addr_core_reg_var_sg3;
            Dst_rsc_singleport_addr_core_reg_1 <= Dst_rsc_singleport_addr_core_reg_var_5;
            Dst_rsc_singleport_addr_core_reg_sg4 <= Dst_rsc_singleport_addr_core_reg_var_sg4;
            Dst_rsc_singleport_re_core_psct <= Dst_rsc_singleport_re_core_psct_var;
            Dst_rsc_singleport_iswt0_pff <= Dst_rsc_singleport_iswt0_pff_var;
            Dst_rsc_singleport_we_core_psct <= Dst_rsc_singleport_we_core_psct_var;
            Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var;
            Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var;
            Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var;
            Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var;
          END LOOP unreg_outs_lp_3;

          EXIT main WHEN ( rst = '1' );
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_rsc_singleport_oswt <= '1';
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'copy_y'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          EXIT copy_y WHEN ( copy_y_slc_itm = '0' );
          image_copy_x_1_sva := image_copy_x_1_sva_1;
        END LOOP copy_y;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'copy_x'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        image_copy_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_y_1_sva)
            + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
        EXIT copy_x WHEN ( (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (image_copy_y_1_sva_1(7 DOWNTO 4))) + CONV_SIGNED(CONV_UNSIGNED('1',
            1), 5), 5)), 4)) = '0' );
        image_copy_y_1_sva := image_copy_y_1_sva_1;
      END LOOP copy_x;

      i_1_sg1_sva_2 := STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg2 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg4 <= '0';
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Dst_rsc_singleport_iswt0_pff <= '0';
      Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
      Dst_rsc_singleport_addr_core_reg_1 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
      Dst_rsc_singleport_re_core_psct <= '0';
      Dst_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst =
          '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 3 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Dst_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
      Dst_triosy_mgc_io_sync_oswt <= '0';
      Dst_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nbLevels_triosy_mgc_io_sync_oswt <= '0';
      nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
      exit_levels_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
          & (NOT nbLevels_1_sva)) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 4), 4)), 3));
      levels : LOOP
        -- C-Step 0 of Loop 'levels'
        EXIT levels WHEN ( exit_levels_sva = '1' );
        Trans_Ond_y_1_sva := STD_LOGIC_VECTOR'("0000000");
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        passe_x_acc_3_cse_sg1 := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
            & (NOT hi_7_sg7_sva) & (NOT hi_7_sg6_sva) & (NOT hi_7_sg5_sva) & (NOT
            hi_7_sg4_sva) & (NOT hi_7_sg3_sva) & (NOT hi_7_sg2_sva) & (NOT hi_7_sg1_sva))
            + CONV_SIGNED(CONV_UNSIGNED('1', 1), 8), 8)), 7);
        exit_passe_x_sva := NOT passe_x_acc_3_cse_sg1;
        passe_x : LOOP
          -- C-Step 0 of Loop 'passe_x'
          EXIT passe_x WHEN ( exit_passe_x_sva = '1' );
          Trans_Ond_x_1_sva := STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'passe_x'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          exit_passe_y_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
              & (NOT wi_7_sg8_sva) & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) & (NOT
              wi_7_sg5_sva) & (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT wi_7_sg2_sva)
              & (NOT wi_7_sg1_sva)) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9)),
              8));
          passe_y : LOOP
            -- C-Step 0 of Loop 'passe_y'
            EXIT passe_y WHEN ( exit_passe_y_sva = '1' );
            passe_y_slc_Trans_Ond_x_1_itm := Trans_Ond_x_1_sva(5 DOWNTO 0);
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            passe_y_acc_43_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva),
                8) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_x_1_sva(7 DOWNTO 6)), 8), 8));
            passe_y_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_acc_43_sdt(7
                DOWNTO 2)), 8) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva), 8), 8));
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg2 <= Trans_Ond_x_1_sva(5);
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_43_sdt(0);
            Src_rsc_singleport_addr_core_reg_sg1 <= Trans_Ond_x_1_sva(4 DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_43_sdt(1);
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= passe_y_acc_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            passe_y_acc_44_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva
                & TO_STDLOGICVECTOR('1')), 9) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_x_1_sva(7
                DOWNTO 5)), 9), 9));
            passe_y_acc_49_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_acc_44_sdt(8
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva & TO_STDLOGICVECTOR('1')),
                9), 9));
            passe_y_acc_46_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(hi_7_sg7_sva
                & hi_7_sg6_sva & hi_7_sg5_sva & hi_7_sg4_sva & hi_7_sg3_sva & hi_7_sg2_sva
                & hi_7_sg1_sva), 8) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_x_1_sva(7
                DOWNTO 6)), 8), 9) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva), 9),
                9));
            passe_y_acc_51_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva),
                9) + CONV_UNSIGNED(UNSIGNED(passe_y_acc_46_sdt(8 DOWNTO 2)), 9) +
                CONV_UNSIGNED(UNSIGNED'(hi_7_sg7_sva & hi_7_sg6_sva & hi_7_sg5_sva
                & hi_7_sg4_sva & hi_7_sg3_sva & hi_7_sg2_sva & hi_7_sg1_sva), 9),
                9));
            Src_rsc_singleport_oswt <= '1';
            passe_y_acc_7_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_acc_psp
                & (passe_y_acc_43_sdt(1 DOWNTO 0)) & (Trans_Ond_x_1_sva(5 DOWNTO
                0))) + CONV_UNSIGNED(UNSIGNED'(wi_7_sg8_sva & wi_7_sg7_sva & wi_7_sg6_sva
                & wi_7_sg5_sva & wi_7_sg4_sva & wi_7_sg3_sva & wi_7_sg2_sva & wi_7_sg1_sva),
                16), 16));
            passe_y_acc_13_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_acc_51_psp
                & (passe_y_acc_46_sdt(1 DOWNTO 0)) & (Trans_Ond_x_1_sva(5 DOWNTO
                0))) + CONV_UNSIGNED(UNSIGNED'(wi_7_sg8_sva & wi_7_sg7_sva & wi_7_sg6_sva
                & wi_7_sg5_sva & wi_7_sg4_sva & wi_7_sg3_sva & wi_7_sg2_sva & wi_7_sg1_sva),
                17), 17));
            Trans_Ond_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(Trans_Ond_x_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
            Trans_Ond_x_1_sva := Trans_Ond_x_1_sva_1;
            exit_passe_y_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(Trans_Ond_x_1_sva_1
                & TO_STDLOGICVECTOR('1')), 10) + SIGNED'('1' & (NOT wi_7_sg8_sva)
                & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) & (NOT wi_7_sg5_sva) &
                (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT wi_7_sg2_sva) & (NOT
                wi_7_sg1_sva) & '1'), 10)), 9));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_slc_Trans_Ond_x_1_itm(5);
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_43_sdt(0);
            Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_slc_Trans_Ond_x_1_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_43_sdt(1);
            Src_rsc_singleport_addr_core_reg_1 <= '1';
            Src_rsc_singleport_addr_core_reg_sg5 <= passe_y_acc_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            moy_slc_Src_cse_sva := Src_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_44_sdt(0);
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_44_sdt(1);
            Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_slc_Trans_Ond_x_1_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_49_psp(0);
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= passe_y_acc_49_psp(8 DOWNTO 1);
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 3 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            moy_slc_Src_1_cse_sva := Src_rsc_singleport_data_out_mxwt;
            moy_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_cse_sva),
                9) + CONV_UNSIGNED(UNSIGNED(moy_slc_Src_1_cse_sva), 9), 9)), 1, 8);
            Src_rsc_singleport_oswt <= '1';
            IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & moy_slc_Src_1_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                moy_slc_Src_cse_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9)) =
                '1' ) THEN
              sub_sub_return_3_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_1_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            ELSE
              sub_sub_return_3_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_1_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            END IF;
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_44_sdt(0);
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_44_sdt(1);
            Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_slc_Trans_Ond_x_1_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_49_psp(0);
            Src_rsc_singleport_addr_core_reg_1 <= '1';
            Src_rsc_singleport_addr_core_reg_sg5 <= passe_y_acc_49_psp(8 DOWNTO 1);
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 4 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            moy_slc_Src_2_cse_sva := Src_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg_var_1 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_1_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_1_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_addr_core_reg_var_1_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_1_sg4 := Src_rsc_singleport_addr_core_reg_sg4;
            Src_rsc_singleport_addr_core_reg_var_6 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_1_sg5 := Src_rsc_singleport_addr_core_reg_sg5;
            Src_rsc_singleport_re_core_psct_var_1 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_1 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_1 := Src_rsc_singleport_we_core_psct;
            Dst_rsc_singleport_data_in_core_reg_var_1 := Dst_rsc_singleport_data_in_core_reg;
            Dst_rsc_singleport_addr_core_reg_var_1_sg2 := Dst_rsc_singleport_addr_core_reg_sg2;
            Dst_rsc_singleport_addr_core_reg_var_1_sg1 := Dst_rsc_singleport_addr_core_reg_sg1;
            Dst_rsc_singleport_addr_core_reg_var_1_sg3 := Dst_rsc_singleport_addr_core_reg_sg3;
            Dst_rsc_singleport_addr_core_reg_var_6 := Dst_rsc_singleport_addr_core_reg_1;
            Dst_rsc_singleport_addr_core_reg_var_1_sg4 := Dst_rsc_singleport_addr_core_reg_sg4;
            Dst_rsc_singleport_re_core_psct_var_1 := Dst_rsc_singleport_re_core_psct;
            Dst_rsc_singleport_iswt0_pff_var_1 := Dst_rsc_singleport_iswt0_pff;
            Dst_rsc_singleport_we_core_psct_var_1 := Dst_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_1 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_1 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_we_core_psct_var_1 := Vga_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_1 := Vga_rsc_singleport_iswt0_pff;
            unreg_outs_lp_13 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_13'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              moy_slc_Src_3_cse_sva := Src_rsc_singleport_data_out_mxwt;
              moy_1_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_2_cse_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(moy_slc_Src_3_cse_sva), 9), 9)), 1,
                  8);
              Dst_rsc_singleport_we_core_psct <= '1';
              Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_43_sdt(0);
              Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_slc_Trans_Ond_x_1_itm(5
                  DOWNTO 1);
              Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_43_sdt(1);
              Dst_rsc_singleport_addr_core_reg_1 <= passe_y_slc_Trans_Ond_x_1_itm(0);
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_acc_psp));
              Dst_rsc_singleport_data_in_core_reg <= readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_acc_cse_sg1_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(moy_1_acc_cse_sg1_sva), 9), 9)), 1,
                  8);
              Dst_rsc_singleport_iswt0_pff <= '1';
              last_clk_2 := clk;
              WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_13 WHEN ( ((NOT last_clk_2) AND clk AND (core_wen
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_1_sg2;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_1_sg3;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_1_sg1;
              Src_rsc_singleport_addr_core_reg_sg4 <= Src_rsc_singleport_addr_core_reg_var_1_sg4;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_6;
              Src_rsc_singleport_addr_core_reg_sg5 <= Src_rsc_singleport_addr_core_reg_var_1_sg5;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_1;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_1;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_1;
              Dst_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_in_core_reg_var_1;
              Dst_rsc_singleport_addr_core_reg_sg2 <= Dst_rsc_singleport_addr_core_reg_var_1_sg2;
              Dst_rsc_singleport_addr_core_reg_sg1 <= Dst_rsc_singleport_addr_core_reg_var_1_sg1;
              Dst_rsc_singleport_addr_core_reg_sg3 <= Dst_rsc_singleport_addr_core_reg_var_1_sg3;
              Dst_rsc_singleport_addr_core_reg_1 <= Dst_rsc_singleport_addr_core_reg_var_6;
              Dst_rsc_singleport_addr_core_reg_sg4 <= Dst_rsc_singleport_addr_core_reg_var_1_sg4;
              Dst_rsc_singleport_re_core_psct <= Dst_rsc_singleport_re_core_psct_var_1;
              Dst_rsc_singleport_iswt0_pff <= Dst_rsc_singleport_iswt0_pff_var_1;
              Dst_rsc_singleport_we_core_psct <= Dst_rsc_singleport_we_core_psct_var_1;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_1;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_1;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_1;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_1;
            END LOOP unreg_outs_lp_13;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_rsc_singleport_oswt <= '1';
            IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & moy_1_acc_cse_sg1_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                moy_acc_cse_sg1_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9)) =
                '1' ) THEN
              sub_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_acc_cse_sg1_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_1_acc_cse_sg1_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            ELSE
              sub_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_1_acc_cse_sg1_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_acc_cse_sg1_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            END IF;
            sub_2_acc_cse_sg1_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & moy_slc_Src_3_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                moy_slc_Src_2_cse_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9);
            IF ( sub_2_acc_cse_sg1_sva = '1' ) THEN
              sub_2_mux_1 := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_2_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_3_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            ELSE
              sub_2_mux_1 := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_3_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_2_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            END IF;
            moy_5_slc_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(sub_sub_return_3_lpi_3_dfm),
                9) + CONV_UNSIGNED(UNSIGNED(sub_2_mux_1), 9), 9)), 1, 8);
            IF ( sub_2_acc_cse_sg1_sva = '1' ) THEN
              sub_sub_return_4_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_2_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_3_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            ELSE
              sub_sub_return_4_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Src_3_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Src_2_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            END IF;
            IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & sub_sub_return_4_lpi_3_dfm & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                sub_sub_return_3_lpi_3_dfm) & TO_STDLOGICVECTOR('1')), 10), 10)),
                9)) = '1' ) THEN
              sub_5_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(sub_sub_return_3_lpi_3_dfm
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT sub_sub_return_4_lpi_3_dfm)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            ELSE
              sub_5_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(sub_sub_return_4_lpi_3_dfm
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT sub_sub_return_3_lpi_3_dfm)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            END IF;
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '1';
            Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_7_itm(6);
            Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_acc_7_itm(5 DOWNTO 1);
            Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_7_itm(7);
            Dst_rsc_singleport_addr_core_reg_1 <= passe_y_acc_7_itm(0);
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                & UNSIGNED(passe_y_acc_7_itm(15 DOWNTO 8)));
            Dst_rsc_singleport_data_in_core_reg <= sub_mux_itm;
            Dst_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 5 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '1';
            Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_46_sdt(0);
            Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_slc_Trans_Ond_x_1_itm(5
                DOWNTO 1);
            Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_46_sdt(1);
            Dst_rsc_singleport_addr_core_reg_1 <= passe_y_slc_Trans_Ond_x_1_itm(0);
            Dst_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_51_psp;
            Dst_rsc_singleport_data_in_core_reg <= moy_5_slc_itm;
            Dst_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 6 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '1';
            Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_13_itm(6);
            Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_acc_13_itm(5 DOWNTO 1);
            Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_13_itm(7);
            Dst_rsc_singleport_addr_core_reg_1 <= passe_y_acc_13_itm(0);
            Dst_rsc_singleport_addr_core_reg_sg4 <= passe_y_acc_13_itm(16 DOWNTO
                8);
            Dst_rsc_singleport_data_in_core_reg <= sub_5_mux_itm;
            Dst_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 7 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 8 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          END LOOP passe_y;

          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'passe_x'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          Trans_Ond_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(Trans_Ond_y_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 7), 7));
          Trans_Ond_y_1_sva := Trans_Ond_y_1_sva_1;
          exit_passe_x_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(Trans_Ond_y_1_sva_1
              & TO_STDLOGICVECTOR('1')), 9) + SIGNED'('1' & (NOT hi_7_sg7_sva) &
              (NOT hi_7_sg6_sva) & (NOT hi_7_sg5_sva) & (NOT hi_7_sg4_sva) & (NOT
              hi_7_sg3_sva) & (NOT hi_7_sg2_sva) & (NOT hi_7_sg1_sva) & '1'), 9)),
              8));
        END LOOP passe_x;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        levels_nand_svs := NOT((nbLevels_1_sva(0)) AND (UNSIGNED(i_1_sg1_sva_2) =
            UNSIGNED(nbLevels_1_sva(2 DOWNTO 1))));
        IF ( levels_nand_svs = '1' ) THEN
          Trans_Ond_1_y_1_sva := STD_LOGIC_VECTOR'("000000");
          exit_passe_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
              & (NOT hi_7_sg7_sva) & (NOT hi_7_sg6_sva) & (NOT hi_7_sg5_sva) & (NOT
              hi_7_sg4_sva) & (NOT hi_7_sg3_sva) & (NOT hi_7_sg2_sva)) + CONV_SIGNED(CONV_UNSIGNED('1',
              1), 7), 7)), 6));
          passe_x_1 : LOOP
            -- C-Step 0 of Loop 'passe_x_1'
            EXIT passe_x_1 WHEN ( exit_passe_x_1_sva = '1' );
            Trans_Ond_1_x_1_sva := STD_LOGIC_VECTOR'("0000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'passe_x_1'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            exit_passe_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
                & (NOT wi_7_sg8_sva) & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) &
                (NOT wi_7_sg5_sva) & (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT
                wi_7_sg2_sva)) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 8), 8)), 7));
            passe_y_1 : LOOP
              -- C-Step 0 of Loop 'passe_y_1'
              EXIT passe_y_1 WHEN ( exit_passe_y_1_sva = '1' );
              passe_y_1_slc_Trans_Ond_1_x_1_1_itm := Trans_Ond_1_x_1_sva(4 DOWNTO
                  0);
              Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm := Trans_Ond_1_x_1_sva(5 DOWNTO
                  0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              passe_y_1_acc_1_cse_1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 10) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva
                  & STD_LOGIC_VECTOR'("00") & TO_STDLOGICVECTOR(Trans_Ond_1_x_1_sva(6))),
                  10), 10)), 1, 9);
              Dst_rsc_singleport_re_core_psct <= '1';
              Dst_rsc_singleport_addr_core_reg_sg2 <= Trans_Ond_1_x_1_sva(5);
              Dst_rsc_singleport_addr_core_reg_sg1 <= Trans_Ond_1_x_1_sva(4 DOWNTO
                  0);
              Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_1_cse_1_sva(0);
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_1_cse_1_sva(8 DOWNTO 1)));
              Dst_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              passe_y_1_acc_44_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 8) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_x_1_sva(6
                  DOWNTO 5)), 8), 8));
              passe_y_1_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_44_sdt(7
                  DOWNTO 2)), 8) + CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva & TO_STDLOGICVECTOR('1')),
                  8), 8));
              slc_slc := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 8) + CONV_UNSIGNED(UNSIGNED'(hi_7_sg7_sva
                  & hi_7_sg6_sva & hi_7_sg5_sva & hi_7_sg4_sva & hi_7_sg3_sva & hi_7_sg2_sva
                  & (Trans_Ond_1_x_1_sva(6))), 8), 8)), 1, 7);
              passe_y_1_acc_49_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(hi_7_sg6_sva
                  & hi_7_sg5_sva & hi_7_sg4_sva & hi_7_sg3_sva & hi_7_sg2_sva), 8)
                  + CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva), 8) + CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(hi_7_sg7_sva)
                  & (slc_slc(6 DOWNTO 2))), 8), 8));
              Dst_rsc_singleport_oswt <= '1';
              passe_y_1_acc_7_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_1_cse_1_sva
                  & (Trans_Ond_1_x_1_sva(5 DOWNTO 0))) + CONV_UNSIGNED(UNSIGNED'(wi_7_sg8_sva
                  & wi_7_sg7_sva & wi_7_sg6_sva & wi_7_sg5_sva & wi_7_sg4_sva & wi_7_sg3_sva
                  & wi_7_sg2_sva), 15), 15));
              passe_y_1_acc_13_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_49_psp
                  & (slc_slc(1 DOWNTO 0)) & (Trans_Ond_1_x_1_sva(5 DOWNTO 0))) +
                  CONV_UNSIGNED(UNSIGNED'(wi_7_sg8_sva & wi_7_sg7_sva & wi_7_sg6_sva
                  & wi_7_sg5_sva & wi_7_sg4_sva & wi_7_sg3_sva & wi_7_sg2_sva), 16),
                  16));
              Trans_Ond_1_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_x_1_sva)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 7), 7));
              Trans_Ond_1_x_1_sva := Trans_Ond_1_x_1_sva_1;
              exit_passe_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(Trans_Ond_1_x_1_sva_1
                  & TO_STDLOGICVECTOR('1')), 9) + SIGNED'('1' & (NOT wi_7_sg8_sva)
                  & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) & (NOT wi_7_sg5_sva)
                  & (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT wi_7_sg2_sva)
                  & '1'), 9)), 8));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_re_core_psct <= '1';
              Dst_rsc_singleport_addr_core_reg_sg2 <= Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(5);
              Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_slc_Trans_Ond_1_x_1_1_itm;
              Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_1_cse_1_sva(0);
              Dst_rsc_singleport_addr_core_reg_1 <= '1';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_1_cse_1_sva(8 DOWNTO 1)));
              Dst_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              moy_slc_Dst_8_cse_sva := Dst_rsc_singleport_data_out_mxwt;
              Dst_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_re_core_psct <= '1';
              Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_44_sdt(0);
              Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_slc_Trans_Ond_1_x_1_1_itm;
              Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_44_sdt(1);
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_psp));
              Dst_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 3 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              moy_slc_Dst_9_cse_sva := Dst_rsc_singleport_data_out_mxwt;
              moy_6_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_8_cse_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_9_cse_sva), 9), 9)), 1,
                  8);
              Dst_rsc_singleport_oswt <= '1';
              IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                  & moy_slc_Dst_9_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                  moy_slc_Dst_8_cse_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9))
                  = '1' ) THEN
                sub_sub_return_9_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_8_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_9_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              ELSE
                sub_sub_return_9_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_9_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_8_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              END IF;
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_re_core_psct <= '1';
              Dst_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_44_sdt(0);
              Dst_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_slc_Trans_Ond_1_x_1_1_itm;
              Dst_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_44_sdt(1);
              Dst_rsc_singleport_addr_core_reg_1 <= '1';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_psp));
              Dst_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 4 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              moy_slc_Dst_10_cse_sva := Dst_rsc_singleport_data_out_mxwt;
              Dst_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg_var_2 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_2_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_2_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_addr_core_reg_var_2_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_2_sg4 := Src_rsc_singleport_addr_core_reg_sg4;
              Src_rsc_singleport_addr_core_reg_var_7 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_2_sg5 := Src_rsc_singleport_addr_core_reg_sg5;
              Src_rsc_singleport_re_core_psct_var_2 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_2 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_2 := Src_rsc_singleport_we_core_psct;
              Dst_rsc_singleport_data_in_core_reg_var_2 := Dst_rsc_singleport_data_in_core_reg;
              Dst_rsc_singleport_addr_core_reg_var_2_sg2 := Dst_rsc_singleport_addr_core_reg_sg2;
              Dst_rsc_singleport_addr_core_reg_var_2_sg1 := Dst_rsc_singleport_addr_core_reg_sg1;
              Dst_rsc_singleport_addr_core_reg_var_2_sg3 := Dst_rsc_singleport_addr_core_reg_sg3;
              Dst_rsc_singleport_addr_core_reg_var_7 := Dst_rsc_singleport_addr_core_reg_1;
              Dst_rsc_singleport_addr_core_reg_var_2_sg4 := Dst_rsc_singleport_addr_core_reg_sg4;
              Dst_rsc_singleport_re_core_psct_var_2 := Dst_rsc_singleport_re_core_psct;
              Dst_rsc_singleport_iswt0_pff_var_2 := Dst_rsc_singleport_iswt0_pff;
              Dst_rsc_singleport_we_core_psct_var_2 := Dst_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_2 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_2 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_we_core_psct_var_2 := Vga_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_2 := Vga_rsc_singleport_iswt0_pff;
              unreg_outs_lp_25 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_25'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg2 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg4 <= '0';
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Dst_rsc_singleport_iswt0_pff <= '0';
                Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
                Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
                Dst_rsc_singleport_addr_core_reg_1 <= '0';
                Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
                Dst_rsc_singleport_re_core_psct <= '0';
                Dst_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_we_core_psct <= '0';
                moy_slc_Dst_11_cse_sva := Dst_rsc_singleport_data_out_mxwt;
                moy_7_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_10_cse_sva),
                    9) + CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_11_cse_sva), 9), 9)),
                    1, 8);
                Src_rsc_singleport_we_core_psct <= '1';
                Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_1_cse_1_sva(0);
                Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_1_cse_1_sva(1);
                Src_rsc_singleport_addr_core_reg_sg1 <= Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(5
                    DOWNTO 1);
                Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_1_acc_1_cse_1_sva(2);
                Src_rsc_singleport_addr_core_reg_1 <= Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(0);
                Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR(UNSIGNED'("00")
                    & UNSIGNED(passe_y_1_acc_1_cse_1_sva(8 DOWNTO 3)));
                Src_rsc_singleport_data_in_core_reg <= readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(moy_6_acc_cse_sg1_sva),
                    9) + CONV_UNSIGNED(UNSIGNED(moy_7_acc_cse_sg1_sva), 9), 9)),
                    1, 8);
                Src_rsc_singleport_iswt0_pff <= '1';
                last_clk_3 := clk;
                WAIT UNTIL clk'EVENT OR Dst_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_25 WHEN ( ((NOT last_clk_3) AND clk AND (core_wen
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_2;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_2_sg2;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_2_sg3;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_2_sg1;
                Src_rsc_singleport_addr_core_reg_sg4 <= Src_rsc_singleport_addr_core_reg_var_2_sg4;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_7;
                Src_rsc_singleport_addr_core_reg_sg5 <= Src_rsc_singleport_addr_core_reg_var_2_sg5;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_2;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_2;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_2;
                Dst_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_in_core_reg_var_2;
                Dst_rsc_singleport_addr_core_reg_sg2 <= Dst_rsc_singleport_addr_core_reg_var_2_sg2;
                Dst_rsc_singleport_addr_core_reg_sg1 <= Dst_rsc_singleport_addr_core_reg_var_2_sg1;
                Dst_rsc_singleport_addr_core_reg_sg3 <= Dst_rsc_singleport_addr_core_reg_var_2_sg3;
                Dst_rsc_singleport_addr_core_reg_1 <= Dst_rsc_singleport_addr_core_reg_var_7;
                Dst_rsc_singleport_addr_core_reg_sg4 <= Dst_rsc_singleport_addr_core_reg_var_2_sg4;
                Dst_rsc_singleport_re_core_psct <= Dst_rsc_singleport_re_core_psct_var_2;
                Dst_rsc_singleport_iswt0_pff <= Dst_rsc_singleport_iswt0_pff_var_2;
                Dst_rsc_singleport_we_core_psct <= Dst_rsc_singleport_we_core_psct_var_2;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_2;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_2;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_2;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_2;
              END LOOP unreg_outs_lp_25;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Src_rsc_singleport_oswt <= '1';
              IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                  & moy_7_acc_cse_sg1_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                  moy_6_acc_cse_sg1_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9))
                  = '1' ) THEN
                sub_6_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_6_acc_cse_sg1_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_7_acc_cse_sg1_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              ELSE
                sub_6_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_7_acc_cse_sg1_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_6_acc_cse_sg1_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              END IF;
              sub_8_acc_cse_sg1_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                  & moy_slc_Dst_11_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                  moy_slc_Dst_10_cse_sva) & TO_STDLOGICVECTOR('1')), 10), 10)), 9);
              IF ( sub_8_acc_cse_sg1_sva = '1' ) THEN
                sub_8_mux_1 := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_10_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_11_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              ELSE
                sub_8_mux_1 := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_11_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_10_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              END IF;
              moy_11_slc_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(sub_sub_return_9_lpi_3_dfm),
                  9) + CONV_UNSIGNED(UNSIGNED(sub_8_mux_1), 9), 9)), 1, 8);
              IF ( sub_8_acc_cse_sg1_sva = '1' ) THEN
                sub_sub_return_10_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_10_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_11_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              ELSE
                sub_sub_return_10_lpi_3_dfm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(moy_slc_Dst_11_cse_sva
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT moy_slc_Dst_10_cse_sva)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              END IF;
              IF ( (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                  & sub_sub_return_10_lpi_3_dfm & TO_STDLOGICVECTOR('1')) + CONV_UNSIGNED(UNSIGNED((NOT
                  sub_sub_return_9_lpi_3_dfm) & TO_STDLOGICVECTOR('1')), 10), 10)),
                  9)) = '1' ) THEN
                sub_11_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(sub_sub_return_9_lpi_3_dfm
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT sub_sub_return_10_lpi_3_dfm)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              ELSE
                sub_11_mux_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(sub_sub_return_10_lpi_3_dfm
                    & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT sub_sub_return_9_lpi_3_dfm)
                    & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              END IF;
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_7_itm(6);
              Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_7_itm(7);
              Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_acc_7_itm(5 DOWNTO
                  1);
              Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_1_acc_7_itm(8);
              Src_rsc_singleport_addr_core_reg_1 <= passe_y_1_acc_7_itm(0);
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR(UNSIGNED'("00")
                  & UNSIGNED(passe_y_1_acc_7_itm(14 DOWNTO 9)));
              Src_rsc_singleport_data_in_core_reg <= sub_6_mux_itm;
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 5 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg2 <= slc_slc(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= slc_slc(1);
              Src_rsc_singleport_addr_core_reg_sg1 <= Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(5
                  DOWNTO 1);
              Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_1_acc_49_psp(0);
              Src_rsc_singleport_addr_core_reg_1 <= passe_y_1_slc_Trans_Ond_1_x_1_1_itm(0);
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_49_psp(7 DOWNTO 1)));
              Src_rsc_singleport_data_in_core_reg <= moy_11_slc_itm;
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 6 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_13_itm(6);
              Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_1_acc_13_itm(7);
              Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_acc_13_itm(5 DOWNTO
                  1);
              Src_rsc_singleport_addr_core_reg_sg4 <= passe_y_1_acc_13_itm(8);
              Src_rsc_singleport_addr_core_reg_1 <= passe_y_1_acc_13_itm(0);
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_13_itm(15 DOWNTO 9)));
              Src_rsc_singleport_data_in_core_reg <= sub_11_mux_itm;
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 7 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 8 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            END LOOP passe_y_1;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'passe_x_1'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            Trans_Ond_1_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(Trans_Ond_1_y_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 6), 6));
            Trans_Ond_1_y_1_sva := Trans_Ond_1_y_1_sva_1;
            exit_passe_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(Trans_Ond_1_y_1_sva_1
                & TO_STDLOGICVECTOR('1')), 8) + SIGNED'('1' & (NOT hi_7_sg7_sva)
                & (NOT hi_7_sg6_sva) & (NOT hi_7_sg5_sva) & (NOT hi_7_sg4_sva) &
                (NOT hi_7_sg3_sva) & (NOT hi_7_sg2_sva) & '1'), 8)), 7));
          END LOOP passe_x_1;

          image_copy_1_y_1_sva := STD_LOGIC_VECTOR'("00000000");
        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        IF ( levels_nand_svs = '1' ) THEN
          exit_copy_x_1_sva := NOT passe_x_acc_3_cse_sg1;
          copy_x_1 : LOOP
            -- C-Step 0 of Loop 'copy_x_1'
            EXIT copy_x_1 WHEN ( exit_copy_x_1_sva = '1' );
            image_copy_1_x_1_sva_2 := STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_x_1'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            exit_copy_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
                & (NOT wi_7_sg8_sva) & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) &
                (NOT wi_7_sg5_sva) & (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT
                wi_7_sg2_sva) & (NOT wi_7_sg1_sva)) + CONV_SIGNED(CONV_UNSIGNED('1',
                1), 9), 9)), 8));
            copy_y_1 : LOOP
              -- C-Step 0 of Loop 'copy_y_1'
              EXIT copy_y_1 WHEN ( exit_copy_y_1_sva = '1' );
              image_copy_1_x_slc_image_copy_1_x_1_itm := image_copy_1_x_1_sva_2(5
                  DOWNTO 0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              copy_y_1_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_1_y_1_sva)
                  + CONV_UNSIGNED(UNSIGNED(image_copy_1_x_1_sva_2(7 DOWNTO 6)), 8),
                  8));
              copy_y_1_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_1_acc_8_psp(7
                  DOWNTO 2)), 8) + UNSIGNED(image_copy_1_y_1_sva), 8));
              Src_rsc_singleport_re_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg2 <= copy_y_1_acc_8_psp(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= copy_y_1_acc_8_psp(1);
              Src_rsc_singleport_addr_core_reg_sg1 <= image_copy_1_x_1_sva_2(5 DOWNTO
                  1);
              Src_rsc_singleport_addr_core_reg_sg4 <= copy_y_1_acc_psp(0);
              Src_rsc_singleport_addr_core_reg_1 <= image_copy_1_x_1_sva_2(0);
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(copy_y_1_acc_psp(7 DOWNTO 1)));
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'copy_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Src_rsc_singleport_oswt <= '1';
              image_copy_1_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_1_x_1_sva_2),
                  9) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9));
              image_copy_1_x_1_sva_2 := image_copy_1_x_1_sva_1(7 DOWNTO 0);
              exit_copy_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_1_x_1_sva_1
                  & TO_STDLOGICVECTOR('1')), 11) + CONV_SIGNED(SIGNED'('1' & (NOT
                  wi_7_sg8_sva) & (NOT wi_7_sg7_sva) & (NOT wi_7_sg6_sva) & (NOT
                  wi_7_sg5_sva) & (NOT wi_7_sg4_sva) & (NOT wi_7_sg3_sva) & (NOT
                  wi_7_sg2_sva) & (NOT wi_7_sg1_sva) & '1'), 11), 11)), 10));
              Src_rsc_singleport_data_in_core_reg_var_3 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_3_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_3_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_addr_core_reg_var_3_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_3_sg4 := Src_rsc_singleport_addr_core_reg_sg4;
              Src_rsc_singleport_addr_core_reg_var_8 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_3_sg5 := Src_rsc_singleport_addr_core_reg_sg5;
              Src_rsc_singleport_re_core_psct_var_3 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_3 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_3 := Src_rsc_singleport_we_core_psct;
              Dst_rsc_singleport_data_in_core_reg_var_3 := Dst_rsc_singleport_data_in_core_reg;
              Dst_rsc_singleport_addr_core_reg_var_3_sg2 := Dst_rsc_singleport_addr_core_reg_sg2;
              Dst_rsc_singleport_addr_core_reg_var_3_sg1 := Dst_rsc_singleport_addr_core_reg_sg1;
              Dst_rsc_singleport_addr_core_reg_var_3_sg3 := Dst_rsc_singleport_addr_core_reg_sg3;
              Dst_rsc_singleport_addr_core_reg_var_8 := Dst_rsc_singleport_addr_core_reg_1;
              Dst_rsc_singleport_addr_core_reg_var_3_sg4 := Dst_rsc_singleport_addr_core_reg_sg4;
              Dst_rsc_singleport_re_core_psct_var_3 := Dst_rsc_singleport_re_core_psct;
              Dst_rsc_singleport_iswt0_pff_var_3 := Dst_rsc_singleport_iswt0_pff;
              Dst_rsc_singleport_we_core_psct_var_3 := Dst_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_3 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_3 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_we_core_psct_var_3 := Vga_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_3 := Vga_rsc_singleport_iswt0_pff;
              unreg_outs_lp_34 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_34'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg2 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg4 <= '0';
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Dst_rsc_singleport_iswt0_pff <= '0';
                Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
                Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
                Dst_rsc_singleport_addr_core_reg_1 <= '0';
                Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
                Dst_rsc_singleport_re_core_psct <= '0';
                Dst_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_we_core_psct <= '0';
                Dst_rsc_singleport_we_core_psct <= '1';
                Dst_rsc_singleport_addr_core_reg_sg2 <= copy_y_1_acc_8_psp(0);
                Dst_rsc_singleport_addr_core_reg_sg1 <= image_copy_1_x_slc_image_copy_1_x_1_itm(5
                    DOWNTO 1);
                Dst_rsc_singleport_addr_core_reg_sg3 <= copy_y_1_acc_8_psp(1);
                Dst_rsc_singleport_addr_core_reg_1 <= image_copy_1_x_slc_image_copy_1_x_1_itm(0);
                Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                    & UNSIGNED(copy_y_1_acc_psp));
                Dst_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_out_mxwt;
                Dst_rsc_singleport_iswt0_pff <= '1';
                last_clk_4 := clk;
                WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_34 WHEN ( ((NOT last_clk_4) AND clk AND (core_wen
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_3;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_3_sg2;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_3_sg3;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_3_sg1;
                Src_rsc_singleport_addr_core_reg_sg4 <= Src_rsc_singleport_addr_core_reg_var_3_sg4;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_8;
                Src_rsc_singleport_addr_core_reg_sg5 <= Src_rsc_singleport_addr_core_reg_var_3_sg5;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_3;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_3;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_3;
                Dst_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_in_core_reg_var_3;
                Dst_rsc_singleport_addr_core_reg_sg2 <= Dst_rsc_singleport_addr_core_reg_var_3_sg2;
                Dst_rsc_singleport_addr_core_reg_sg1 <= Dst_rsc_singleport_addr_core_reg_var_3_sg1;
                Dst_rsc_singleport_addr_core_reg_sg3 <= Dst_rsc_singleport_addr_core_reg_var_3_sg3;
                Dst_rsc_singleport_addr_core_reg_1 <= Dst_rsc_singleport_addr_core_reg_var_8;
                Dst_rsc_singleport_addr_core_reg_sg4 <= Dst_rsc_singleport_addr_core_reg_var_3_sg4;
                Dst_rsc_singleport_re_core_psct <= Dst_rsc_singleport_re_core_psct_var_3;
                Dst_rsc_singleport_iswt0_pff <= Dst_rsc_singleport_iswt0_pff_var_3;
                Dst_rsc_singleport_we_core_psct <= Dst_rsc_singleport_we_core_psct_var_3;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_3;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_3;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_3;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_3;
              END LOOP unreg_outs_lp_34;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg2 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg4 <= '0';
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Dst_rsc_singleport_iswt0_pff <= '0';
              Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
              Dst_rsc_singleport_addr_core_reg_1 <= '0';
              Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
              Dst_rsc_singleport_re_core_psct <= '0';
              Dst_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR
                  ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'copy_y_1'
              Src_rsc_singleport_oswt <= '0';
              Dst_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
              Dst_triosy_mgc_io_sync_oswt <= '0';
              Dst_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nbLevels_triosy_mgc_io_sync_oswt <= '0';
              nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            END LOOP copy_y_1;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR (
                rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_x_1'
            Src_rsc_singleport_oswt <= '0';
            Dst_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
            Dst_triosy_mgc_io_sync_oswt <= '0';
            Dst_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nbLevels_triosy_mgc_io_sync_oswt <= '0';
            nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
            image_copy_1_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_1_y_1_sva(6
                DOWNTO 0)), 8) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 8), 8));
            image_copy_1_y_1_sva := image_copy_1_y_1_sva_1;
            exit_copy_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_1_y_1_sva_1
                & TO_STDLOGICVECTOR('1')), 10) + CONV_SIGNED(SIGNED'('1' & (NOT hi_7_sg7_sva)
                & (NOT hi_7_sg6_sva) & (NOT hi_7_sg5_sva) & (NOT hi_7_sg4_sva) &
                (NOT hi_7_sg3_sva) & (NOT hi_7_sg2_sva) & (NOT hi_7_sg1_sva) & '1'),
                10), 10)), 9));
          END LOOP copy_x_1;

        END IF;
        hi_7_sg6_sva_dfm := hi_7_sg7_sva AND (NOT levels_nand_svs);
        levels_asn_3_itm := hi_7_sg7_sva;
        levels_asn_4_itm := hi_7_sg6_sva;
        wi_7_sg7_sva_dfm := wi_7_sg8_sva AND (NOT levels_nand_svs);
        levels_asn_14_itm := wi_7_sg8_sva;
        levels_asn_15_itm := wi_7_sg7_sva;
        hi_7_sg7_sva := '0';
        hi_7_sg6_sva := hi_7_sg6_sva_dfm;
        wi_7_sg8_sva := '0';
        wi_7_sg7_sva := wi_7_sg7_sva_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        hi_7_sg4_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(hi_7_sg5_sva & levels_asn_4_itm),
            levels_nand_svs);
        hi_7_sg3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(hi_7_sg4_sva & hi_7_sg5_sva),
            levels_nand_svs);
        hi_7_sg2_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(hi_7_sg3_sva & hi_7_sg4_sva),
            levels_nand_svs);
        hi_7_sg1_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(hi_7_sg2_sva & hi_7_sg3_sva),
            levels_nand_svs);
        wi_7_sg5_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(wi_7_sg6_sva & levels_asn_15_itm),
            levels_nand_svs);
        wi_7_sg4_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(wi_7_sg5_sva & wi_7_sg6_sva),
            levels_nand_svs);
        wi_7_sg3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(wi_7_sg4_sva & wi_7_sg5_sva),
            levels_nand_svs);
        wi_7_sg2_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(wi_7_sg3_sva & wi_7_sg4_sva),
            levels_nand_svs);
        wi_7_sg1_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(wi_7_sg2_sva & wi_7_sg3_sva),
            levels_nand_svs);
        i_1_sg1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(i_1_sg1_sva_2),
            3) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 3), 3));
        i_1_sg1_sva_2 := i_1_sg1_sva_1(1 DOWNTO 0);
        hi_7_sg5_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'(levels_asn_4_itm & levels_asn_3_itm),
            levels_nand_svs);
        hi_7_sg4_sva := hi_7_sg4_sva_dfm;
        hi_7_sg3_sva := hi_7_sg3_sva_dfm;
        hi_7_sg2_sva := hi_7_sg2_sva_dfm;
        hi_7_sg1_sva := hi_7_sg1_sva_dfm;
        wi_7_sg6_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'(levels_asn_15_itm & levels_asn_14_itm),
            levels_nand_svs);
        wi_7_sg5_sva := wi_7_sg5_sva_dfm;
        wi_7_sg4_sva := wi_7_sg4_sva_dfm;
        wi_7_sg3_sva := wi_7_sg3_sva_dfm;
        wi_7_sg2_sva := wi_7_sg2_sva_dfm;
        wi_7_sg1_sva := wi_7_sg1_sva_dfm;
        exit_levels_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(i_1_sg1_sva_1
            & STD_LOGIC_VECTOR'("01")), 6) + CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT nbLevels_1_sva) & TO_STDLOGICVECTOR('1')), 6), 6)), 5));
      END LOOP levels;

      image_copy_2_y_1_sva := STD_LOGIC_VECTOR'("00000000");
      copy_x_2 : LOOP
        -- C-Step 0 of Loop 'copy_x_2'
        image_copy_2_x_1_sva := STD_LOGIC_VECTOR'("000000000");
        copy_y_2 : LOOP
          -- C-Step 0 of Loop 'copy_y_2'
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          copy_y_2_acc_7_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_2_y_1_sva)
              + CONV_UNSIGNED(UNSIGNED(image_copy_2_x_1_sva(8 DOWNTO 6)), 8), 8));
          copy_y_2_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_2_acc_7_psp(7
              DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(image_copy_2_y_1_sva), 9),
              9));
          Dst_rsc_singleport_re_core_psct <= '1';
          Dst_rsc_singleport_addr_core_reg_sg2 <= copy_y_2_acc_7_psp(0);
          Dst_rsc_singleport_addr_core_reg_sg1 <= image_copy_2_x_1_sva(5 DOWNTO 1);
          Dst_rsc_singleport_addr_core_reg_sg3 <= copy_y_2_acc_7_psp(1);
          Dst_rsc_singleport_addr_core_reg_1 <= image_copy_2_x_1_sva(0);
          Dst_rsc_singleport_addr_core_reg_sg4 <= copy_y_2_acc_8_psp;
          Dst_rsc_singleport_iswt0_pff <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'copy_y_2'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_rsc_singleport_oswt <= '1';
          image_copy_2_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_2_x_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
          copy_y_2_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(image_copy_2_x_1_sva_1(8
              DOWNTO 6)), 4) + SIGNED'("1011"), 4)), 3);
          Src_rsc_singleport_data_in_core_reg_var_4 := Src_rsc_singleport_data_in_core_reg;
          Src_rsc_singleport_addr_core_reg_var_4_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
          Src_rsc_singleport_addr_core_reg_var_4_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
          Src_rsc_singleport_addr_core_reg_var_4_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
          Src_rsc_singleport_addr_core_reg_var_4_sg4 := Src_rsc_singleport_addr_core_reg_sg4;
          Src_rsc_singleport_addr_core_reg_var_9 := Src_rsc_singleport_addr_core_reg_1;
          Src_rsc_singleport_addr_core_reg_var_4_sg5 := Src_rsc_singleport_addr_core_reg_sg5;
          Src_rsc_singleport_re_core_psct_var_4 := Src_rsc_singleport_re_core_psct;
          Src_rsc_singleport_iswt0_pff_var_4 := Src_rsc_singleport_iswt0_pff;
          Src_rsc_singleport_we_core_psct_var_4 := Src_rsc_singleport_we_core_psct;
          Dst_rsc_singleport_data_in_core_reg_var_4 := Dst_rsc_singleport_data_in_core_reg;
          Dst_rsc_singleport_addr_core_reg_var_4_sg2 := Dst_rsc_singleport_addr_core_reg_sg2;
          Dst_rsc_singleport_addr_core_reg_var_4_sg1 := Dst_rsc_singleport_addr_core_reg_sg1;
          Dst_rsc_singleport_addr_core_reg_var_4_sg3 := Dst_rsc_singleport_addr_core_reg_sg3;
          Dst_rsc_singleport_addr_core_reg_var_9 := Dst_rsc_singleport_addr_core_reg_1;
          Dst_rsc_singleport_addr_core_reg_var_4_sg4 := Dst_rsc_singleport_addr_core_reg_sg4;
          Dst_rsc_singleport_re_core_psct_var_4 := Dst_rsc_singleport_re_core_psct;
          Dst_rsc_singleport_iswt0_pff_var_4 := Dst_rsc_singleport_iswt0_pff;
          Dst_rsc_singleport_we_core_psct_var_4 := Dst_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_data_in_core_reg_var_4 := Vga_rsc_singleport_data_in_core_reg;
          Vga_rsc_singleport_addr_core_reg_var_4 := Vga_rsc_singleport_addr_core_reg;
          Vga_rsc_singleport_we_core_psct_var_4 := Vga_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_iswt0_pff_var_4 := Vga_rsc_singleport_iswt0_pff;
          unreg_outs_lp_39 : LOOP
            -- C-Step 0 of Loop 'unreg_outs_lp_39'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg2 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg4 <= '0';
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Dst_rsc_singleport_iswt0_pff <= '0';
            Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
            Dst_rsc_singleport_addr_core_reg_1 <= '0';
            Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
            Dst_rsc_singleport_re_core_psct <= '0';
            Dst_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= copy_y_2_acc_8_psp & (copy_y_2_acc_7_psp(1
                DOWNTO 0)) & (image_copy_2_x_1_sva(5 DOWNTO 0));
            Vga_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_out_mxwt;
            Vga_rsc_singleport_iswt0_pff <= '1';
            last_clk := clk;
            WAIT UNTIL clk'EVENT OR Dst_rsc_singleport_data_out_mxwt'EVENT;
            EXIT unreg_outs_lp_39 WHEN ( ((NOT last_clk) AND clk AND (core_wen OR
                rst)) = '1' );
            Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_4;
            Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_4_sg2;
            Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_4_sg3;
            Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_4_sg1;
            Src_rsc_singleport_addr_core_reg_sg4 <= Src_rsc_singleport_addr_core_reg_var_4_sg4;
            Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_9;
            Src_rsc_singleport_addr_core_reg_sg5 <= Src_rsc_singleport_addr_core_reg_var_4_sg5;
            Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_4;
            Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_4;
            Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_4;
            Dst_rsc_singleport_data_in_core_reg <= Dst_rsc_singleport_data_in_core_reg_var_4;
            Dst_rsc_singleport_addr_core_reg_sg2 <= Dst_rsc_singleport_addr_core_reg_var_4_sg2;
            Dst_rsc_singleport_addr_core_reg_sg1 <= Dst_rsc_singleport_addr_core_reg_var_4_sg1;
            Dst_rsc_singleport_addr_core_reg_sg3 <= Dst_rsc_singleport_addr_core_reg_var_4_sg3;
            Dst_rsc_singleport_addr_core_reg_1 <= Dst_rsc_singleport_addr_core_reg_var_9;
            Dst_rsc_singleport_addr_core_reg_sg4 <= Dst_rsc_singleport_addr_core_reg_var_4_sg4;
            Dst_rsc_singleport_re_core_psct <= Dst_rsc_singleport_re_core_psct_var_4;
            Dst_rsc_singleport_iswt0_pff <= Dst_rsc_singleport_iswt0_pff_var_4;
            Dst_rsc_singleport_we_core_psct <= Dst_rsc_singleport_we_core_psct_var_4;
            Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_4;
            Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_4;
            Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_4;
            Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_4;
          END LOOP unreg_outs_lp_39;

          EXIT main WHEN ( rst = '1' );
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_rsc_singleport_oswt <= '1';
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg2 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg4 <= '0';
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Dst_rsc_singleport_iswt0_pff <= '0';
          Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
          Dst_rsc_singleport_addr_core_reg_1 <= '0';
          Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
          Dst_rsc_singleport_re_core_psct <= '0';
          Dst_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
              = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'copy_y_2'
          Src_rsc_singleport_oswt <= '0';
          Dst_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
          Dst_triosy_mgc_io_sync_oswt <= '0';
          Dst_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nbLevels_triosy_mgc_io_sync_oswt <= '0';
          nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
          EXIT copy_y_2 WHEN ( copy_y_2_slc_itm = '0' );
          image_copy_2_x_1_sva := image_copy_2_x_1_sva_1;
        END LOOP copy_y_2;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg2 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg4 <= '0';
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_iswt0_pff <= '0';
        Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
        Dst_rsc_singleport_addr_core_reg_1 <= '0';
        Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
        Dst_rsc_singleport_re_core_psct <= '0';
        Dst_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst
            = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'copy_x_2'
        Src_rsc_singleport_oswt <= '0';
        Dst_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
        Dst_triosy_mgc_io_sync_oswt <= '0';
        Dst_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nbLevels_triosy_mgc_io_sync_oswt <= '0';
        nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
        image_copy_2_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(image_copy_2_y_1_sva)
            + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
        EXIT copy_x_2 WHEN ( (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (image_copy_2_y_1_sva_1(7 DOWNTO 4))) + CONV_SIGNED(CONV_UNSIGNED('1',
            1), 5), 5)), 4)) = '0' );
        image_copy_2_y_1_sva := image_copy_2_y_1_sva_1;
      END LOOP copy_x_2;

      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '1';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '1';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '1';
      nbLevels_triosy_mgc_io_sync_ld_core_psct <= '1';
      nbLevels_triosy_mgc_io_sync_iswt0 <= '1';
      nbLevels_triosy_mgc_io_sync_oswt <= '1';
      Src_triosy_mgc_io_sync_ld_core_psct <= '1';
      Src_triosy_mgc_io_sync_iswt0 <= '1';
      Src_triosy_mgc_io_sync_oswt <= '1';
      Dst_triosy_mgc_io_sync_ld_core_psct <= '1';
      Dst_triosy_mgc_io_sync_iswt0 <= '1';
      Dst_triosy_mgc_io_sync_oswt <= '1';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '1';
      Vga_triosy_mgc_io_sync_iswt0 <= '1';
      Vga_triosy_mgc_io_sync_oswt <= '1';
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg2 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg4 <= '0';
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Dst_rsc_singleport_iswt0_pff <= '0';
      Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
      Dst_rsc_singleport_addr_core_reg_1 <= '0';
      Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
      Dst_rsc_singleport_re_core_psct <= '0';
      Dst_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen = '1' ) OR ( rst =
          '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 4 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Dst_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
      Dst_triosy_mgc_io_sync_oswt <= '0';
      Dst_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nbLevels_triosy_mgc_io_sync_oswt <= '0';
      nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
    END LOOP main;

    image_copy_1_y_1_sva := STD_LOGIC_VECTOR'("00000000");
    nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
    nbLevels_triosy_mgc_io_sync_oswt <= '0';
    nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Dst_triosy_mgc_io_sync_iswt0 <= '0';
    Dst_triosy_mgc_io_sync_oswt <= '0';
    Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    Vga_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_oswt <= '0';
    Dst_rsc_singleport_we_core_psct <= '0';
    Dst_rsc_singleport_re_core_psct <= '0';
    Dst_rsc_singleport_iswt0_pff <= '0';
    Dst_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_we_core_psct <= '0';
    Src_rsc_singleport_re_core_psct <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_oswt <= '0';
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
    Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
    Dst_rsc_singleport_addr_core_reg_1 <= '0';
    Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
    Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_addr_core_reg_sg2 <= '0';
    Src_rsc_singleport_addr_core_reg_sg3 <= '0';
    Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Src_rsc_singleport_addr_core_reg_sg4 <= '0';
    Src_rsc_singleport_addr_core_reg_1 <= '0';
    Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_addr_core_reg_sg2 <= '0';
    Src_rsc_singleport_addr_core_reg_sg3 <= '0';
    Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Src_rsc_singleport_addr_core_reg_sg4 <= '0';
    Src_rsc_singleport_addr_core_reg_1 <= '0';
    Src_rsc_singleport_addr_core_reg_sg5 <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_re_core_psct <= '0';
    Src_rsc_singleport_we_core_psct <= '0';
    Dst_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Dst_rsc_singleport_oswt <= '0';
    Dst_rsc_singleport_iswt0_pff <= '0';
    Dst_rsc_singleport_addr_core_reg_sg2 <= '0';
    Dst_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Dst_rsc_singleport_addr_core_reg_sg3 <= '0';
    Dst_rsc_singleport_addr_core_reg_1 <= '0';
    Dst_rsc_singleport_addr_core_reg_sg4 <= STD_LOGIC_VECTOR'("000000000");
    Dst_rsc_singleport_re_core_psct <= '0';
    Dst_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Vga_rsc_singleport_oswt <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_we_core_psct <= '0';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Dst_triosy_mgc_io_sync_ld_core_psct <= '0';
    Dst_triosy_mgc_io_sync_oswt <= '0';
    Dst_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    nbLevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    nbLevels_triosy_mgc_io_sync_oswt <= '0';
    nbLevels_triosy_mgc_io_sync_iswt0 <= '0';
  END PROCESS core;

  Src_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Src_rsc_singleport_data_out & Src_rsc_singleport_data_out_bfwt,
      Src_rsc_singleport_bcwt);
  Dst_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Dst_rsc_singleport_data_out & Dst_rsc_singleport_data_out_bfwt,
      Dst_rsc_singleport_bcwt);
  Src_rsc_singleport_data_in_core <= Src_rsc_singleport_data_in_core_reg;
  Src_rsc_singleport_addr_core <= Src_rsc_singleport_addr_core_reg_sg5 & TO_STDLOGICVECTOR(Src_rsc_singleport_addr_core_reg_sg4)
      & TO_STDLOGICVECTOR(Src_rsc_singleport_addr_core_reg_sg3) & TO_STDLOGICVECTOR(Src_rsc_singleport_addr_core_reg_sg2)
      & Src_rsc_singleport_addr_core_reg_sg1 & TO_STDLOGICVECTOR(Src_rsc_singleport_addr_core_reg_1);
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_sct_reg;
  Src_rsc_singleport_we_core_sct <= Src_rsc_singleport_we_core_sct_reg;
  Dst_rsc_singleport_data_in_core <= Dst_rsc_singleport_data_in_core_reg;
  Dst_rsc_singleport_addr_core <= Dst_rsc_singleport_addr_core_reg_sg4 & TO_STDLOGICVECTOR(Dst_rsc_singleport_addr_core_reg_sg3)
      & TO_STDLOGICVECTOR(Dst_rsc_singleport_addr_core_reg_sg2) & Dst_rsc_singleport_addr_core_reg_sg1
      & TO_STDLOGICVECTOR(Dst_rsc_singleport_addr_core_reg_1);
  Dst_rsc_singleport_re_core_sct <= Dst_rsc_singleport_re_core_sct_reg;
  Dst_rsc_singleport_we_core_sct <= Dst_rsc_singleport_we_core_sct_reg;
  Vga_rsc_singleport_data_in_core <= Vga_rsc_singleport_data_in_core_reg;
  Vga_rsc_singleport_addr_core <= Vga_rsc_singleport_addr_core_reg;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_sct_reg;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
        Dst_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
      ELSE
        Src_rsc_singleport_data_out_bfwt <= Src_rsc_singleport_data_out_mxwt;
        Dst_rsc_singleport_data_out_bfwt <= Dst_rsc_singleport_data_out_mxwt;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_iswt0 <= '0';
        Dst_rsc_singleport_iswt0 <= '0';
        Vga_rsc_singleport_iswt0 <= '0';
      ELSIF ( core_wen = '1' ) THEN
        Src_rsc_singleport_iswt0 <= Src_rsc_singleport_iswt0_pff;
        Dst_rsc_singleport_iswt0 <= Dst_rsc_singleport_iswt0_pff;
        Vga_rsc_singleport_iswt0 <= Vga_rsc_singleport_iswt0_pff;
      END IF;
    END IF;
  END PROCESS;
END v2;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Trans_Ond_Opt
--  Generated from file(s):
--    3) $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.cpp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE work.Main_Trans_Ond_Opt_mux_pkg.ALL;


ENTITY Main_Trans_Ond_Opt IS
  PORT(
    start : IN STD_LOGIC;
    done : OUT STD_LOGIC;
    nbLevels_rsc_z : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    nbLevels_triosy_lz : OUT STD_LOGIC;
    Src_triosy_lz : OUT STD_LOGIC;
    Dst_triosy_lz : OUT STD_LOGIC;
    Vga_triosy_lz : OUT STD_LOGIC;
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re : OUT STD_LOGIC;
    Src_rsc_singleport_we : OUT STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Dst_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Dst_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Dst_rsc_singleport_re : OUT STD_LOGIC;
    Dst_rsc_singleport_we : OUT STD_LOGIC;
    Dst_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_re : OUT STD_LOGIC;
    Vga_rsc_singleport_we : OUT STD_LOGIC;
    Vga_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END Main_Trans_Ond_Opt;

ARCHITECTURE v2 OF Main_Trans_Ond_Opt IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Dst_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Dst_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL nbLevels_rsc_mgc_in_wire_d : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL mgc_start_sync_mgc_bsync_vld_vd : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_sct : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Dst_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL nbLevels_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;

  SIGNAL nbLevels_rsc_mgc_in_wire_d_1 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL nbLevels_rsc_mgc_in_wire_z : STD_LOGIC_VECTOR (2 DOWNTO 0);

  COMPONENT Main_Trans_Ond_Opt_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      Dst_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      Src_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Dst_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Dst_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Dst_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Dst_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      nbLevels_rsc_mgc_in_wire_d : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Dst_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nbLevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_out : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_out : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_in_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_addr_core : STD_LOGIC_VECTOR
      (16 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_in_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_addr_core : STD_LOGIC_VECTOR
      (16 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_data_in_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_addr_core : STD_LOGIC_VECTOR
      (16 DOWNTO 0);
  SIGNAL Main_Trans_Ond_Opt_core_inst_nbLevels_rsc_mgc_in_wire_d : STD_LOGIC_VECTOR
      (2 DOWNTO 0);

BEGIN
  -- Default Constant Signal Assignments

  nbLevels_rsc_mgc_in_wire : mgc_hls.mgc_ioport_comps.mgc_in_wire
    GENERIC MAP(
      rscid => 4,
      width => 3
      )
    PORT MAP(
      d => nbLevels_rsc_mgc_in_wire_d_1,
      z => nbLevels_rsc_mgc_in_wire_z
    );
  nbLevels_rsc_mgc_in_wire_d <= nbLevels_rsc_mgc_in_wire_d_1;
  nbLevels_rsc_mgc_in_wire_z <= nbLevels_rsc_z;

  mgc_start_sync_mgc_bsync_vld : mgc_hls.mgc_ioport_comps.mgc_bsync_vld
    GENERIC MAP(
      rscid => 5,
      ready => 0,
      valid => 1
      )
    PORT MAP(
      vd => mgc_start_sync_mgc_bsync_vld_vd,
      vz => start
    );
  mgc_done_sync_mgc_bsync_rdy : mgc_hls.mgc_ioport_comps.mgc_bsync_rdy
    GENERIC MAP(
      rscid => 6,
      ready => 1,
      valid => 0
      )
    PORT MAP(
      rd => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      rz => done
    );
  Vga_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Vga_triosy_mgc_io_sync_ld_core_sct,
      lz => Vga_triosy_lz
    );
  Dst_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Dst_triosy_mgc_io_sync_ld_core_sct,
      lz => Dst_triosy_lz
    );
  Src_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Src_triosy_mgc_io_sync_ld_core_sct,
      lz => Src_triosy_lz
    );
  nbLevels_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => nbLevels_triosy_mgc_io_sync_ld_core_sct,
      lz => nbLevels_triosy_lz
    );
  Main_Trans_Ond_Opt_core_inst : Main_Trans_Ond_Opt_core
    PORT MAP(
      clk => clk,
      rst => rst,
      Src_rsc_singleport_data_out => Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_out,
      Dst_rsc_singleport_data_out => Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_out,
      Src_rsc_singleport_data_in_core => Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_in_core,
      Src_rsc_singleport_addr_core => Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_addr_core,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct,
      Src_rsc_singleport_we_core_sct => Src_rsc_singleport_we_core_sct,
      Dst_rsc_singleport_data_in_core => Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_in_core,
      Dst_rsc_singleport_addr_core => Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_addr_core,
      Dst_rsc_singleport_re_core_sct => Dst_rsc_singleport_re_core_sct,
      Dst_rsc_singleport_we_core_sct => Dst_rsc_singleport_we_core_sct,
      Vga_rsc_singleport_data_in_core => Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_data_in_core,
      Vga_rsc_singleport_addr_core => Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_addr_core,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct,
      nbLevels_rsc_mgc_in_wire_d => Main_Trans_Ond_Opt_core_inst_nbLevels_rsc_mgc_in_wire_d,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Dst_triosy_mgc_io_sync_ld_core_sct => Dst_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nbLevels_triosy_mgc_io_sync_ld_core_sct => nbLevels_triosy_mgc_io_sync_ld_core_sct
    );
  Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_out <= Src_rsc_singleport_data_out;
  Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_out <= Dst_rsc_singleport_data_out;
  Src_rsc_singleport_data_in_core <= Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_data_in_core;
  Src_rsc_singleport_addr_core <= Main_Trans_Ond_Opt_core_inst_Src_rsc_singleport_addr_core;
  Dst_rsc_singleport_data_in_core <= Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_data_in_core;
  Dst_rsc_singleport_addr_core <= Main_Trans_Ond_Opt_core_inst_Dst_rsc_singleport_addr_core;
  Vga_rsc_singleport_data_in_core <= Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr_core <= Main_Trans_Ond_Opt_core_inst_Vga_rsc_singleport_addr_core;
  Main_Trans_Ond_Opt_core_inst_nbLevels_rsc_mgc_in_wire_d <= nbLevels_rsc_mgc_in_wire_d;

  Src_rsc_singleport_data_in <= Src_rsc_singleport_data_in_core;
  Src_rsc_singleport_addr <= Src_rsc_singleport_addr_core;
  Src_rsc_singleport_re <= NOT Src_rsc_singleport_re_core_sct;
  Src_rsc_singleport_we <= NOT Src_rsc_singleport_we_core_sct;
  Dst_rsc_singleport_data_in <= Dst_rsc_singleport_data_in_core;
  Dst_rsc_singleport_addr <= Dst_rsc_singleport_addr_core;
  Dst_rsc_singleport_re <= NOT Dst_rsc_singleport_re_core_sct;
  Dst_rsc_singleport_we <= NOT Dst_rsc_singleport_we_core_sct;
  Vga_rsc_singleport_data_in <= Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr <= Vga_rsc_singleport_addr_core;
  Vga_rsc_singleport_re <= '1';
  Vga_rsc_singleport_we <= NOT Vga_rsc_singleport_we_core_sct;
END v2;



