# **Convolutional IP core on FPGA**
*This is the systemverilog implementation for the project, for the purely verilog approach, switch to branch master.*
