#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 31 11:07:47 2020
# Process ID: 14824
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1
# Command line: vivado.exe -log uart_fpga_apps.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fpga_apps.tcl
# Log file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/uart_fpga_apps.vds
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_fpga_apps.tcl -notrace
