# Verilog-Practice
[ ]( )
## Introduction
#### Modules
#### Simulation and Synthesis 

## Combinational Logic 
####  i. [Half Adder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/Half_adder.v) -  [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/Half_adder_test.v)
####  ii. [Full Adder ]( https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_test.v)
#### iii. [Half Subtractor](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor_test.v)
<img src="https://user-images.githubusercontent.com/47665581/202917567-b9b75b6e-78b2-4269-88a2-b630306c8d88.png" width="300" height="200">

#### iv. Full Subtractor

<img src="https://user-images.githubusercontent.com/47665581/202917494-77dede85-b234-4e4b-b4a9-72d74b371b68.png" width="300" height="200">

#### v. [Binary Adder](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### vi. [Binary Adder-Subtractor](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### vii. [Decimal or BCD Adder](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### viii. [Magnitude Comparator](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### ix. [Decoder](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### x. [Encoder](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### xi. [Multiplexer](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### xii. [De-multiplexer](_) - [Test bench](_)
<img src="_" width="300" height="200">

## Sequential Logic

#### flip flop
#### SR flip flop
#### JK flip flop
#### D flip flop
#### T flip flop
#### Master slave flip flop
#### Register
#### counters

## Memory unit

#### Shift register
#### Counters
#### Ripple counter
#### Ring counter
#### Johnson counter
#### Latches





### Bitwise Operators


4.2.2 Comments and White Space ....................... 178
4.2.3 Reduction Operators ............................. 178
4.2.4 Conditional Assignment ........................... 179
4.2.5 Internal Variables ................................ 180
4.2.6 Precedence ....................................... 182
4.2.7 Numbers ........................................ 183
4.2.8 Z’s and X’s ....................................... 184
4.2.9 Bit Swizzling ..................................... 186
4.2.10 Delays ........................................... 186

4.3 Structural Modeling ...................................... 188

4.4 Sequential Logic ......................................... 191
4.4.1 Registers ......................................... 191
4.4.2 Resettable Registers............................... 192
4.4.3 Enabled Registers ................................ 194
4.4.4 Multiple Registers ................................ 195
4.4.5 Latches .......................................... 196

4.5 More Combinational Logic ............................... 196
4.5.1 Case Statements .................................. 199
4.5.2 If Statements ..................................... 200
4.5.3 Truth Tables with Don’t Cares ..................... 203
4.5.4 Blocking and Nonblocking Assignments ............ 203
4.6 Finite State Machines ..................................... 207
4.7 Data Types .............................................. 211
4.7.1 SystemVerilog .................................... 212
4.7.2 VHDL .......................................... 213
4.8 Parameterized Modules
