module muxtwo(input i0,i1,s,
output reg o
    );
	always@(*)
	begin
	case(s)
		1'b0: o=i0;
		1'b1: o=i1;
	endcase
	end
	endmodule
