EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_Microchip_ATmega_ATmega8A-AU
#
DEF MCU_Microchip_ATmega_ATmega8A-AU U 0 20 Y Y 1 F N
F0 "U" -500 1350 50 H V L BNN
F1 "MCU_Microchip_ATmega_ATmega8A-AU" 200 -1350 50 H V L TNN
F2 "Package_QFP:TQFP-32_7x7mm_P0.8mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS ATmega8-16AU ATmega8A-AU
$FPLIST
 TQFP*7x7mm*P0.8mm*
$ENDFPLIST
DRAW
S -500 -1300 500 1300 0 1 10 f
X PD3 1 600 -600 100 L 50 50 1 1 B
X PD6 10 600 -900 100 L 50 50 1 1 B
X PD7 11 600 -1000 100 L 50 50 1 1 B
X PB0 12 600 1100 100 L 50 50 1 1 B
X PB1 13 600 1000 100 L 50 50 1 1 B
X PB2 14 600 900 100 L 50 50 1 1 B
X PB3 15 600 800 100 L 50 50 1 1 B
X PB4 16 600 700 100 L 50 50 1 1 B
X PB5 17 600 600 100 L 50 50 1 1 B
X AVCC 18 100 1400 100 D 50 50 1 1 W
X ADC6 19 -600 300 100 R 50 50 1 1 I
X PD4 2 600 -700 100 L 50 50 1 1 B
X AREF 20 -600 500 100 R 50 50 1 1 P
X AGND 21 100 -1400 100 U 50 50 1 1 W
X ADC7 22 -600 200 100 R 50 50 1 1 I
X PC0 23 600 400 100 L 50 50 1 1 B
X PC1 24 600 300 100 L 50 50 1 1 B
X PC2 25 600 200 100 L 50 50 1 1 B
X PC3 26 600 100 100 L 50 50 1 1 B
X PC4 27 600 0 100 L 50 50 1 1 B
X PC5 28 600 -100 100 L 50 50 1 1 B
X PC6/~RESET 29 -600 1100 100 R 50 50 1 1 B
X GND 3 0 -1400 100 U 50 50 1 1 W
X PD0 30 600 -300 100 L 50 50 1 1 B
X PD1 31 600 -400 100 L 50 50 1 1 B
X PD2 32 600 -500 100 L 50 50 1 1 B
X VCC 4 0 1400 100 D 50 50 1 1 W
X GND 5 0 -1400 100 U 50 50 1 1 P N
X VCC 6 0 1400 100 D 50 50 1 1 P N
X PB6/XTAL1 7 -600 900 100 R 50 50 1 1 B
X PB7/XTAL2 8 -600 700 100 R 50 50 1 1 B
X PD5 9 600 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Transistor_BJT_DTC123J
#
DEF Transistor_BJT_DTC123J Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_DTC123J" 200 0 50 H V L CNN
F2 "" 0 0 50 H I L CNN
F3 "" 0 0 50 H I L CNN
$FPLIST
 SOT?23*
 SC?59*
$ENDFPLIST
DRAW
A -50 0 125 901 -901 0 1 10 N -50 125 -50 -125
A 25 0 125 -899 899 0 1 10 N 25 -125 25 125
C -50 0 5 0 1 0 N
C 100 -90 5 0 1 0 N
T 0 -130 35 20 0 0 0 2k2 Normal 0 C C
T 900 -85 -60 20 0 0 0 47k Normal 0 C C
P 2 0 1 0 -135 0 -150 0 N
P 2 0 1 10 -50 -125 25 -125 N
P 2 0 1 10 -50 125 25 125 N
P 2 0 1 0 0 -10 100 90 N
P 2 0 1 20 5 60 5 -65 F
P 2 0 1 0 100 90 100 100 N
P 3 0 1 0 100 -90 0 10 0 10 N
P 4 0 1 0 35 -45 55 -25 75 -65 35 -45 F
P 9 0 1 0 0 0 -75 0 -80 20 -90 -20 -100 20 -110 -20 -120 20 -130 -20 -135 0 N
P 11 0 1 0 -50 0 -50 -15 -30 -20 -70 -30 -30 -40 -70 -50 -30 -60 -70 -70 -50 -75 -50 -90 100 -90 N
X B 1 -250 0 100 R 50 50 1 1 I
X E 2 100 -200 100 U 50 50 1 1 P
X C 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_FET_FDS9435A
#
DEF Transistor_FET_FDS9435A Q 0 20 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_FET_FDS9435A" 200 0 50 H V L CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 200 -75 50 H I L CIN
F3 "" 0 0 50 V I L CNN
ALIAS FDS9435A
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 70 130 70 130 -70 30 -70 N
P 4 0 1 0 90 0 50 15 50 -15 90 0 F
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
X S 1 100 -200 100 U 50 50 1 1 P
X S 2 100 -200 100 U 50 50 1 1 P N
X S 3 100 -200 100 U 50 50 1 1 P N
X G 4 -200 0 100 R 50 50 1 1 P
X D 5 100 200 100 D 50 50 1 1 P N
X D 6 100 200 100 D 50 50 1 1 P N
X D 7 100 200 100 D 50 50 1 1 P N
X D 8 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_FET_IRF8721PBF-1
#
DEF Transistor_FET_IRF8721PBF-1 Q 0 20 Y N 1 F N
F0 "Q" 200 100 50 H V L CNN
F1 "Transistor_FET_IRF8721PBF-1" 200 0 50 H V L CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 200 -100 50 H I L CNN
F3 "" 0 0 50 H I L CNN
ALIAS IRF7403 FDS2734 FDS6630A Si4162DY
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X S 1 100 -200 100 U 50 50 1 1 P
X S 2 100 -200 100 U 50 50 1 1 P N
X S 3 100 -200 100 U 50 50 1 1 P N
X G 4 -200 0 100 R 50 50 1 1 I
X D 5 100 200 100 D 50 50 1 1 P N
X D 6 100 200 100 D 50 50 1 1 P N
X D 7 100 200 100 D 50 50 1 1 P N
X D 8 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+10V
#
DEF power_+10V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+10V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +10V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
