#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017569014fc0 .scope module, "adder" "adder" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
o000001756905a4e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017569055860_0 .net "a", 7 0, o000001756905a4e8;  0 drivers
o000001756905a518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017569055900_0 .net "b", 7 0, o000001756905a518;  0 drivers
v00000175690559a0_0 .net "c", 7 0, L_00000175690b6aa0;  1 drivers
L_00000175690b6aa0 .arith/sum 8, o000001756905a4e8, o000001756905a518;
S_0000017569038050 .scope module, "tb_RISC_16" "tb_RISC_16" 3 3;
 .timescale -9 -12;
v00000175690b4030_0 .net "ALU_src", 0 0, v0000017569054f00_0;  1 drivers
v00000175690b40d0_0 .net "alu_result", 7 0, v0000017569055720_0;  1 drivers
v00000175690b43f0_0 .net "branch", 0 0, v0000017569054fa0_0;  1 drivers
v00000175690b42b0_0 .net "branch_increment_signal", 0 0, L_0000017569054530;  1 drivers
v00000175690b4210_0 .var "clk", 0 0;
v00000175690b4490_0 .net "compare", 0 0, v0000017569055a40_0;  1 drivers
v00000175690b4530_0 .net "immediate", 7 0, v00000175690b38b0_0;  1 drivers
v00000175690b6780_0 .net "instruction", 15 0, L_00000175690544c0;  1 drivers
v00000175690b7cc0_0 .net "instruction_addr", 3 0, v00000175690b3bd0_0;  1 drivers
v00000175690b7720_0 .net "load_signal", 0 0, v0000017569055040_0;  1 drivers
o000001756905b208 .functor BUFZ 1, C4<z>; HiZ drive
v00000175690b6500_0 .net "mem_write", 0 0, o000001756905b208;  0 drivers
v00000175690b6b40_0 .net "opcode", 3 0, v00000175690b4d50_0;  1 drivers
v00000175690b6960_0 .net "pc_increment", 7 0, v0000017569054e60_0;  1 drivers
v00000175690b7040_0 .net "read_data", 7 0, v00000175690b4b70_0;  1 drivers
v00000175690b66e0_0 .net "read_data1", 7 0, v00000175690b3db0_0;  1 drivers
v00000175690b79a0_0 .net "read_data1_mux", 7 0, v00000175690554a0_0;  1 drivers
v00000175690b7900_0 .net "read_data2", 7 0, v00000175690b36d0_0;  1 drivers
v00000175690b7a40_0 .net "read_reg1", 3 0, v00000175690b4850_0;  1 drivers
v00000175690b7400_0 .net "read_reg2", 3 0, v00000175690b45d0_0;  1 drivers
v00000175690b6460_0 .net "reg_write", 0 0, v00000175690b4e90_0;  1 drivers
v00000175690b75e0_0 .var "rst", 0 0;
o000001756905e238 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000175690b6d20_0 .net "write_addr", 7 0, o000001756905e238;  0 drivers
v00000175690b74a0_0 .net "write_data", 7 0, v00000175690b4a30_0;  1 drivers
o000001756905e268 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000175690b7b80_0 .net "write_mem_data", 7 0, o000001756905e268;  0 drivers
v00000175690b68c0_0 .net "write_reg", 3 0, v00000175690b3c70_0;  1 drivers
S_00000175690381e0 .scope module, "alu" "ALU" 3 79, 4 3 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in1";
    .port_info 1 /INPUT 8 "data_in2";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "ALU_src";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "compare";
v0000017569055220_0 .net "ALU_src", 0 0, v0000017569054f00_0;  alias, 1 drivers
v00000175690552c0_0 .net "clk", 0 0, v00000175690b4210_0;  1 drivers
v0000017569055a40_0 .var "compare", 0 0;
v0000017569054c80_0 .net "data_in1", 7 0, v00000175690554a0_0;  alias, 1 drivers
v00000175690550e0_0 .net "data_in2", 7 0, v00000175690b36d0_0;  alias, 1 drivers
v0000017569055360_0 .net "opcode", 3 0, v00000175690b4d50_0;  alias, 1 drivers
v0000017569055720_0 .var "result", 7 0;
E_000001756900e570 .event anyedge, v0000017569055220_0, v0000017569055360_0, v0000017569054c80_0, v00000175690550e0_0;
S_0000017569038370 .scope module, "alu_input_selector" "MUX" 3 110, 5 23 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v0000017569055400_0 .net "mux_in1", 7 0, v00000175690b3db0_0;  alias, 1 drivers
v0000017569054d20_0 .net "mux_in2", 7 0, v00000175690b38b0_0;  alias, 1 drivers
v00000175690554a0_0 .var "mux_out", 7 0;
v0000017569055180_0 .net "signal", 0 0, v0000017569055040_0;  alias, 1 drivers
E_000001756900e6b0 .event anyedge, v0000017569055180_0, v0000017569055400_0, v0000017569054d20_0;
S_0000017569027550 .scope module, "branch_ALU" "AND" 3 104, 6 23 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000017569054530 .functor AND 1, v0000017569054fa0_0, v0000017569055a40_0, C4<1>, C4<1>;
v0000017569055680_0 .net "a", 0 0, v0000017569054fa0_0;  alias, 1 drivers
v0000017569054dc0_0 .net "b", 0 0, v0000017569055a40_0;  alias, 1 drivers
v00000175690555e0_0 .net "c", 0 0, L_0000017569054530;  alias, 1 drivers
S_00000175690276e0 .scope module, "branch_mux" "MUX" 3 117, 5 23 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
L_00000175690d00d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000175690557c0_0 .net "mux_in1", 7 0, L_00000175690d00d0;  1 drivers
v0000017569055ae0_0 .net "mux_in2", 7 0, v00000175690b38b0_0;  alias, 1 drivers
v0000017569054e60_0 .var "mux_out", 7 0;
v0000017569055b80_0 .net "signal", 0 0, L_0000017569054530;  alias, 1 drivers
E_000001756900ea70 .event anyedge, v00000175690555e0_0, v00000175690557c0_0, v0000017569054d20_0;
S_0000017569027870 .scope module, "cu" "control_unit" 3 61, 7 22 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "ALU_src";
    .port_info 4 /OUTPUT 1 "load";
v0000017569054f00_0 .var "ALU_src", 0 0;
v0000017569054fa0_0 .var "branch", 0 0;
v0000017569055040_0 .var "load", 0 0;
v00000175690b4df0_0 .net "opcode", 3 0, v00000175690b4d50_0;  alias, 1 drivers
v00000175690b4e90_0 .var "reg_write", 0 0;
E_000001756900dc70 .event anyedge, v0000017569055360_0;
S_00000175690227c0 .scope module, "id" "instruction_decoder" 3 52, 8 1 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "read_reg1";
    .port_info 3 /OUTPUT 4 "read_reg2";
    .port_info 4 /OUTPUT 4 "write_reg";
    .port_info 5 /OUTPUT 8 "immediate";
v00000175690b54d0_0 .var "extended_value", 7 0;
v00000175690b38b0_0 .var "immediate", 7 0;
v00000175690b51b0_0 .net "instruction", 15 0, L_00000175690544c0;  alias, 1 drivers
v00000175690b4d50_0 .var "opcode", 3 0;
v00000175690b4850_0 .var "read_reg1", 3 0;
v00000175690b45d0_0 .var "read_reg2", 3 0;
v00000175690b3c70_0 .var "write_reg", 3 0;
E_000001756900deb0 .event anyedge, v00000175690b51b0_0, v0000017569055360_0, v00000175690b54d0_0;
S_0000017569022950 .scope module, "im" "instruction_memory" 3 47, 9 4 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "instruction";
L_00000175690544c0 .functor BUFZ 16, L_00000175690b6f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000175690b3770_0 .net *"_ivl_0", 15 0, L_00000175690b6f00;  1 drivers
v00000175690b5430_0 .net *"_ivl_2", 5 0, L_00000175690b7e00;  1 drivers
L_00000175690d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000175690b4fd0_0 .net *"_ivl_5", 1 0, L_00000175690d0088;  1 drivers
v00000175690b5070_0 .net "addr", 3 0, v00000175690b3bd0_0;  alias, 1 drivers
v00000175690b4990_0 .var/i "i", 31 0;
v00000175690b4170_0 .net "instruction", 15 0, L_00000175690544c0;  alias, 1 drivers
v00000175690b4670 .array "register_memory", 0 15, 15 0;
L_00000175690b6f00 .array/port v00000175690b4670, L_00000175690b7e00;
L_00000175690b7e00 .concat [ 4 2 0 0], v00000175690b3bd0_0, L_00000175690d0088;
S_0000017569022ae0 .scope module, "memory_ALU_mux" "MUX" 3 97, 5 23 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v00000175690b48f0_0 .net "mux_in1", 7 0, v0000017569055720_0;  alias, 1 drivers
v00000175690b4710_0 .net "mux_in2", 7 0, v00000175690b4b70_0;  alias, 1 drivers
v00000175690b4a30_0 .var "mux_out", 7 0;
v00000175690b4f30_0 .net "signal", 0 0, v0000017569055040_0;  alias, 1 drivers
E_000001756900de30 .event anyedge, v0000017569055180_0, v0000017569055720_0, v00000175690b4710_0;
S_000001756901fb80 .scope module, "mm" "data_memory" 3 89, 10 4 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "read_addr";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 8 "read_data";
o000001756905b1a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000175690b47b0_0 .net "clk", 0 0, o000001756905b1a8;  0 drivers
v00000175690b4ad0_0 .var/i "i", 31 0;
v00000175690b5250_0 .net "mem_write", 0 0, o000001756905b208;  alias, 0 drivers
v00000175690b52f0 .array "memory", 0 255, 7 0;
v00000175690b5110_0 .net "read_addr", 7 0, v0000017569055720_0;  alias, 1 drivers
v00000175690b4b70_0 .var "read_data", 7 0;
v00000175690b4c10_0 .net "write_addr", 7 0, o000001756905e238;  alias, 0 drivers
v00000175690b4cb0_0 .net "write_data", 7 0, o000001756905e268;  alias, 0 drivers
E_0000017569039980/0 .event anyedge, v00000175690b5250_0, v00000175690b4cb0_0, v00000175690b4c10_0, v0000017569055720_0;
v00000175690b52f0_0 .array/port v00000175690b52f0, 0;
v00000175690b52f0_1 .array/port v00000175690b52f0, 1;
v00000175690b52f0_2 .array/port v00000175690b52f0, 2;
v00000175690b52f0_3 .array/port v00000175690b52f0, 3;
E_0000017569039980/1 .event anyedge, v00000175690b52f0_0, v00000175690b52f0_1, v00000175690b52f0_2, v00000175690b52f0_3;
v00000175690b52f0_4 .array/port v00000175690b52f0, 4;
v00000175690b52f0_5 .array/port v00000175690b52f0, 5;
v00000175690b52f0_6 .array/port v00000175690b52f0, 6;
v00000175690b52f0_7 .array/port v00000175690b52f0, 7;
E_0000017569039980/2 .event anyedge, v00000175690b52f0_4, v00000175690b52f0_5, v00000175690b52f0_6, v00000175690b52f0_7;
v00000175690b52f0_8 .array/port v00000175690b52f0, 8;
v00000175690b52f0_9 .array/port v00000175690b52f0, 9;
v00000175690b52f0_10 .array/port v00000175690b52f0, 10;
v00000175690b52f0_11 .array/port v00000175690b52f0, 11;
E_0000017569039980/3 .event anyedge, v00000175690b52f0_8, v00000175690b52f0_9, v00000175690b52f0_10, v00000175690b52f0_11;
v00000175690b52f0_12 .array/port v00000175690b52f0, 12;
v00000175690b52f0_13 .array/port v00000175690b52f0, 13;
v00000175690b52f0_14 .array/port v00000175690b52f0, 14;
v00000175690b52f0_15 .array/port v00000175690b52f0, 15;
E_0000017569039980/4 .event anyedge, v00000175690b52f0_12, v00000175690b52f0_13, v00000175690b52f0_14, v00000175690b52f0_15;
v00000175690b52f0_16 .array/port v00000175690b52f0, 16;
v00000175690b52f0_17 .array/port v00000175690b52f0, 17;
v00000175690b52f0_18 .array/port v00000175690b52f0, 18;
v00000175690b52f0_19 .array/port v00000175690b52f0, 19;
E_0000017569039980/5 .event anyedge, v00000175690b52f0_16, v00000175690b52f0_17, v00000175690b52f0_18, v00000175690b52f0_19;
v00000175690b52f0_20 .array/port v00000175690b52f0, 20;
v00000175690b52f0_21 .array/port v00000175690b52f0, 21;
v00000175690b52f0_22 .array/port v00000175690b52f0, 22;
v00000175690b52f0_23 .array/port v00000175690b52f0, 23;
E_0000017569039980/6 .event anyedge, v00000175690b52f0_20, v00000175690b52f0_21, v00000175690b52f0_22, v00000175690b52f0_23;
v00000175690b52f0_24 .array/port v00000175690b52f0, 24;
v00000175690b52f0_25 .array/port v00000175690b52f0, 25;
v00000175690b52f0_26 .array/port v00000175690b52f0, 26;
v00000175690b52f0_27 .array/port v00000175690b52f0, 27;
E_0000017569039980/7 .event anyedge, v00000175690b52f0_24, v00000175690b52f0_25, v00000175690b52f0_26, v00000175690b52f0_27;
v00000175690b52f0_28 .array/port v00000175690b52f0, 28;
v00000175690b52f0_29 .array/port v00000175690b52f0, 29;
v00000175690b52f0_30 .array/port v00000175690b52f0, 30;
v00000175690b52f0_31 .array/port v00000175690b52f0, 31;
E_0000017569039980/8 .event anyedge, v00000175690b52f0_28, v00000175690b52f0_29, v00000175690b52f0_30, v00000175690b52f0_31;
v00000175690b52f0_32 .array/port v00000175690b52f0, 32;
v00000175690b52f0_33 .array/port v00000175690b52f0, 33;
v00000175690b52f0_34 .array/port v00000175690b52f0, 34;
v00000175690b52f0_35 .array/port v00000175690b52f0, 35;
E_0000017569039980/9 .event anyedge, v00000175690b52f0_32, v00000175690b52f0_33, v00000175690b52f0_34, v00000175690b52f0_35;
v00000175690b52f0_36 .array/port v00000175690b52f0, 36;
v00000175690b52f0_37 .array/port v00000175690b52f0, 37;
v00000175690b52f0_38 .array/port v00000175690b52f0, 38;
v00000175690b52f0_39 .array/port v00000175690b52f0, 39;
E_0000017569039980/10 .event anyedge, v00000175690b52f0_36, v00000175690b52f0_37, v00000175690b52f0_38, v00000175690b52f0_39;
v00000175690b52f0_40 .array/port v00000175690b52f0, 40;
v00000175690b52f0_41 .array/port v00000175690b52f0, 41;
v00000175690b52f0_42 .array/port v00000175690b52f0, 42;
v00000175690b52f0_43 .array/port v00000175690b52f0, 43;
E_0000017569039980/11 .event anyedge, v00000175690b52f0_40, v00000175690b52f0_41, v00000175690b52f0_42, v00000175690b52f0_43;
v00000175690b52f0_44 .array/port v00000175690b52f0, 44;
v00000175690b52f0_45 .array/port v00000175690b52f0, 45;
v00000175690b52f0_46 .array/port v00000175690b52f0, 46;
v00000175690b52f0_47 .array/port v00000175690b52f0, 47;
E_0000017569039980/12 .event anyedge, v00000175690b52f0_44, v00000175690b52f0_45, v00000175690b52f0_46, v00000175690b52f0_47;
v00000175690b52f0_48 .array/port v00000175690b52f0, 48;
v00000175690b52f0_49 .array/port v00000175690b52f0, 49;
v00000175690b52f0_50 .array/port v00000175690b52f0, 50;
v00000175690b52f0_51 .array/port v00000175690b52f0, 51;
E_0000017569039980/13 .event anyedge, v00000175690b52f0_48, v00000175690b52f0_49, v00000175690b52f0_50, v00000175690b52f0_51;
v00000175690b52f0_52 .array/port v00000175690b52f0, 52;
v00000175690b52f0_53 .array/port v00000175690b52f0, 53;
v00000175690b52f0_54 .array/port v00000175690b52f0, 54;
v00000175690b52f0_55 .array/port v00000175690b52f0, 55;
E_0000017569039980/14 .event anyedge, v00000175690b52f0_52, v00000175690b52f0_53, v00000175690b52f0_54, v00000175690b52f0_55;
v00000175690b52f0_56 .array/port v00000175690b52f0, 56;
v00000175690b52f0_57 .array/port v00000175690b52f0, 57;
v00000175690b52f0_58 .array/port v00000175690b52f0, 58;
v00000175690b52f0_59 .array/port v00000175690b52f0, 59;
E_0000017569039980/15 .event anyedge, v00000175690b52f0_56, v00000175690b52f0_57, v00000175690b52f0_58, v00000175690b52f0_59;
v00000175690b52f0_60 .array/port v00000175690b52f0, 60;
v00000175690b52f0_61 .array/port v00000175690b52f0, 61;
v00000175690b52f0_62 .array/port v00000175690b52f0, 62;
v00000175690b52f0_63 .array/port v00000175690b52f0, 63;
E_0000017569039980/16 .event anyedge, v00000175690b52f0_60, v00000175690b52f0_61, v00000175690b52f0_62, v00000175690b52f0_63;
v00000175690b52f0_64 .array/port v00000175690b52f0, 64;
v00000175690b52f0_65 .array/port v00000175690b52f0, 65;
v00000175690b52f0_66 .array/port v00000175690b52f0, 66;
v00000175690b52f0_67 .array/port v00000175690b52f0, 67;
E_0000017569039980/17 .event anyedge, v00000175690b52f0_64, v00000175690b52f0_65, v00000175690b52f0_66, v00000175690b52f0_67;
v00000175690b52f0_68 .array/port v00000175690b52f0, 68;
v00000175690b52f0_69 .array/port v00000175690b52f0, 69;
v00000175690b52f0_70 .array/port v00000175690b52f0, 70;
v00000175690b52f0_71 .array/port v00000175690b52f0, 71;
E_0000017569039980/18 .event anyedge, v00000175690b52f0_68, v00000175690b52f0_69, v00000175690b52f0_70, v00000175690b52f0_71;
v00000175690b52f0_72 .array/port v00000175690b52f0, 72;
v00000175690b52f0_73 .array/port v00000175690b52f0, 73;
v00000175690b52f0_74 .array/port v00000175690b52f0, 74;
v00000175690b52f0_75 .array/port v00000175690b52f0, 75;
E_0000017569039980/19 .event anyedge, v00000175690b52f0_72, v00000175690b52f0_73, v00000175690b52f0_74, v00000175690b52f0_75;
v00000175690b52f0_76 .array/port v00000175690b52f0, 76;
v00000175690b52f0_77 .array/port v00000175690b52f0, 77;
v00000175690b52f0_78 .array/port v00000175690b52f0, 78;
v00000175690b52f0_79 .array/port v00000175690b52f0, 79;
E_0000017569039980/20 .event anyedge, v00000175690b52f0_76, v00000175690b52f0_77, v00000175690b52f0_78, v00000175690b52f0_79;
v00000175690b52f0_80 .array/port v00000175690b52f0, 80;
v00000175690b52f0_81 .array/port v00000175690b52f0, 81;
v00000175690b52f0_82 .array/port v00000175690b52f0, 82;
v00000175690b52f0_83 .array/port v00000175690b52f0, 83;
E_0000017569039980/21 .event anyedge, v00000175690b52f0_80, v00000175690b52f0_81, v00000175690b52f0_82, v00000175690b52f0_83;
v00000175690b52f0_84 .array/port v00000175690b52f0, 84;
v00000175690b52f0_85 .array/port v00000175690b52f0, 85;
v00000175690b52f0_86 .array/port v00000175690b52f0, 86;
v00000175690b52f0_87 .array/port v00000175690b52f0, 87;
E_0000017569039980/22 .event anyedge, v00000175690b52f0_84, v00000175690b52f0_85, v00000175690b52f0_86, v00000175690b52f0_87;
v00000175690b52f0_88 .array/port v00000175690b52f0, 88;
v00000175690b52f0_89 .array/port v00000175690b52f0, 89;
v00000175690b52f0_90 .array/port v00000175690b52f0, 90;
v00000175690b52f0_91 .array/port v00000175690b52f0, 91;
E_0000017569039980/23 .event anyedge, v00000175690b52f0_88, v00000175690b52f0_89, v00000175690b52f0_90, v00000175690b52f0_91;
v00000175690b52f0_92 .array/port v00000175690b52f0, 92;
v00000175690b52f0_93 .array/port v00000175690b52f0, 93;
v00000175690b52f0_94 .array/port v00000175690b52f0, 94;
v00000175690b52f0_95 .array/port v00000175690b52f0, 95;
E_0000017569039980/24 .event anyedge, v00000175690b52f0_92, v00000175690b52f0_93, v00000175690b52f0_94, v00000175690b52f0_95;
v00000175690b52f0_96 .array/port v00000175690b52f0, 96;
v00000175690b52f0_97 .array/port v00000175690b52f0, 97;
v00000175690b52f0_98 .array/port v00000175690b52f0, 98;
v00000175690b52f0_99 .array/port v00000175690b52f0, 99;
E_0000017569039980/25 .event anyedge, v00000175690b52f0_96, v00000175690b52f0_97, v00000175690b52f0_98, v00000175690b52f0_99;
v00000175690b52f0_100 .array/port v00000175690b52f0, 100;
v00000175690b52f0_101 .array/port v00000175690b52f0, 101;
v00000175690b52f0_102 .array/port v00000175690b52f0, 102;
v00000175690b52f0_103 .array/port v00000175690b52f0, 103;
E_0000017569039980/26 .event anyedge, v00000175690b52f0_100, v00000175690b52f0_101, v00000175690b52f0_102, v00000175690b52f0_103;
v00000175690b52f0_104 .array/port v00000175690b52f0, 104;
v00000175690b52f0_105 .array/port v00000175690b52f0, 105;
v00000175690b52f0_106 .array/port v00000175690b52f0, 106;
v00000175690b52f0_107 .array/port v00000175690b52f0, 107;
E_0000017569039980/27 .event anyedge, v00000175690b52f0_104, v00000175690b52f0_105, v00000175690b52f0_106, v00000175690b52f0_107;
v00000175690b52f0_108 .array/port v00000175690b52f0, 108;
v00000175690b52f0_109 .array/port v00000175690b52f0, 109;
v00000175690b52f0_110 .array/port v00000175690b52f0, 110;
v00000175690b52f0_111 .array/port v00000175690b52f0, 111;
E_0000017569039980/28 .event anyedge, v00000175690b52f0_108, v00000175690b52f0_109, v00000175690b52f0_110, v00000175690b52f0_111;
v00000175690b52f0_112 .array/port v00000175690b52f0, 112;
v00000175690b52f0_113 .array/port v00000175690b52f0, 113;
v00000175690b52f0_114 .array/port v00000175690b52f0, 114;
v00000175690b52f0_115 .array/port v00000175690b52f0, 115;
E_0000017569039980/29 .event anyedge, v00000175690b52f0_112, v00000175690b52f0_113, v00000175690b52f0_114, v00000175690b52f0_115;
v00000175690b52f0_116 .array/port v00000175690b52f0, 116;
v00000175690b52f0_117 .array/port v00000175690b52f0, 117;
v00000175690b52f0_118 .array/port v00000175690b52f0, 118;
v00000175690b52f0_119 .array/port v00000175690b52f0, 119;
E_0000017569039980/30 .event anyedge, v00000175690b52f0_116, v00000175690b52f0_117, v00000175690b52f0_118, v00000175690b52f0_119;
v00000175690b52f0_120 .array/port v00000175690b52f0, 120;
v00000175690b52f0_121 .array/port v00000175690b52f0, 121;
v00000175690b52f0_122 .array/port v00000175690b52f0, 122;
v00000175690b52f0_123 .array/port v00000175690b52f0, 123;
E_0000017569039980/31 .event anyedge, v00000175690b52f0_120, v00000175690b52f0_121, v00000175690b52f0_122, v00000175690b52f0_123;
v00000175690b52f0_124 .array/port v00000175690b52f0, 124;
v00000175690b52f0_125 .array/port v00000175690b52f0, 125;
v00000175690b52f0_126 .array/port v00000175690b52f0, 126;
v00000175690b52f0_127 .array/port v00000175690b52f0, 127;
E_0000017569039980/32 .event anyedge, v00000175690b52f0_124, v00000175690b52f0_125, v00000175690b52f0_126, v00000175690b52f0_127;
v00000175690b52f0_128 .array/port v00000175690b52f0, 128;
v00000175690b52f0_129 .array/port v00000175690b52f0, 129;
v00000175690b52f0_130 .array/port v00000175690b52f0, 130;
v00000175690b52f0_131 .array/port v00000175690b52f0, 131;
E_0000017569039980/33 .event anyedge, v00000175690b52f0_128, v00000175690b52f0_129, v00000175690b52f0_130, v00000175690b52f0_131;
v00000175690b52f0_132 .array/port v00000175690b52f0, 132;
v00000175690b52f0_133 .array/port v00000175690b52f0, 133;
v00000175690b52f0_134 .array/port v00000175690b52f0, 134;
v00000175690b52f0_135 .array/port v00000175690b52f0, 135;
E_0000017569039980/34 .event anyedge, v00000175690b52f0_132, v00000175690b52f0_133, v00000175690b52f0_134, v00000175690b52f0_135;
v00000175690b52f0_136 .array/port v00000175690b52f0, 136;
v00000175690b52f0_137 .array/port v00000175690b52f0, 137;
v00000175690b52f0_138 .array/port v00000175690b52f0, 138;
v00000175690b52f0_139 .array/port v00000175690b52f0, 139;
E_0000017569039980/35 .event anyedge, v00000175690b52f0_136, v00000175690b52f0_137, v00000175690b52f0_138, v00000175690b52f0_139;
v00000175690b52f0_140 .array/port v00000175690b52f0, 140;
v00000175690b52f0_141 .array/port v00000175690b52f0, 141;
v00000175690b52f0_142 .array/port v00000175690b52f0, 142;
v00000175690b52f0_143 .array/port v00000175690b52f0, 143;
E_0000017569039980/36 .event anyedge, v00000175690b52f0_140, v00000175690b52f0_141, v00000175690b52f0_142, v00000175690b52f0_143;
v00000175690b52f0_144 .array/port v00000175690b52f0, 144;
v00000175690b52f0_145 .array/port v00000175690b52f0, 145;
v00000175690b52f0_146 .array/port v00000175690b52f0, 146;
v00000175690b52f0_147 .array/port v00000175690b52f0, 147;
E_0000017569039980/37 .event anyedge, v00000175690b52f0_144, v00000175690b52f0_145, v00000175690b52f0_146, v00000175690b52f0_147;
v00000175690b52f0_148 .array/port v00000175690b52f0, 148;
v00000175690b52f0_149 .array/port v00000175690b52f0, 149;
v00000175690b52f0_150 .array/port v00000175690b52f0, 150;
v00000175690b52f0_151 .array/port v00000175690b52f0, 151;
E_0000017569039980/38 .event anyedge, v00000175690b52f0_148, v00000175690b52f0_149, v00000175690b52f0_150, v00000175690b52f0_151;
v00000175690b52f0_152 .array/port v00000175690b52f0, 152;
v00000175690b52f0_153 .array/port v00000175690b52f0, 153;
v00000175690b52f0_154 .array/port v00000175690b52f0, 154;
v00000175690b52f0_155 .array/port v00000175690b52f0, 155;
E_0000017569039980/39 .event anyedge, v00000175690b52f0_152, v00000175690b52f0_153, v00000175690b52f0_154, v00000175690b52f0_155;
v00000175690b52f0_156 .array/port v00000175690b52f0, 156;
v00000175690b52f0_157 .array/port v00000175690b52f0, 157;
v00000175690b52f0_158 .array/port v00000175690b52f0, 158;
v00000175690b52f0_159 .array/port v00000175690b52f0, 159;
E_0000017569039980/40 .event anyedge, v00000175690b52f0_156, v00000175690b52f0_157, v00000175690b52f0_158, v00000175690b52f0_159;
v00000175690b52f0_160 .array/port v00000175690b52f0, 160;
v00000175690b52f0_161 .array/port v00000175690b52f0, 161;
v00000175690b52f0_162 .array/port v00000175690b52f0, 162;
v00000175690b52f0_163 .array/port v00000175690b52f0, 163;
E_0000017569039980/41 .event anyedge, v00000175690b52f0_160, v00000175690b52f0_161, v00000175690b52f0_162, v00000175690b52f0_163;
v00000175690b52f0_164 .array/port v00000175690b52f0, 164;
v00000175690b52f0_165 .array/port v00000175690b52f0, 165;
v00000175690b52f0_166 .array/port v00000175690b52f0, 166;
v00000175690b52f0_167 .array/port v00000175690b52f0, 167;
E_0000017569039980/42 .event anyedge, v00000175690b52f0_164, v00000175690b52f0_165, v00000175690b52f0_166, v00000175690b52f0_167;
v00000175690b52f0_168 .array/port v00000175690b52f0, 168;
v00000175690b52f0_169 .array/port v00000175690b52f0, 169;
v00000175690b52f0_170 .array/port v00000175690b52f0, 170;
v00000175690b52f0_171 .array/port v00000175690b52f0, 171;
E_0000017569039980/43 .event anyedge, v00000175690b52f0_168, v00000175690b52f0_169, v00000175690b52f0_170, v00000175690b52f0_171;
v00000175690b52f0_172 .array/port v00000175690b52f0, 172;
v00000175690b52f0_173 .array/port v00000175690b52f0, 173;
v00000175690b52f0_174 .array/port v00000175690b52f0, 174;
v00000175690b52f0_175 .array/port v00000175690b52f0, 175;
E_0000017569039980/44 .event anyedge, v00000175690b52f0_172, v00000175690b52f0_173, v00000175690b52f0_174, v00000175690b52f0_175;
v00000175690b52f0_176 .array/port v00000175690b52f0, 176;
v00000175690b52f0_177 .array/port v00000175690b52f0, 177;
v00000175690b52f0_178 .array/port v00000175690b52f0, 178;
v00000175690b52f0_179 .array/port v00000175690b52f0, 179;
E_0000017569039980/45 .event anyedge, v00000175690b52f0_176, v00000175690b52f0_177, v00000175690b52f0_178, v00000175690b52f0_179;
v00000175690b52f0_180 .array/port v00000175690b52f0, 180;
v00000175690b52f0_181 .array/port v00000175690b52f0, 181;
v00000175690b52f0_182 .array/port v00000175690b52f0, 182;
v00000175690b52f0_183 .array/port v00000175690b52f0, 183;
E_0000017569039980/46 .event anyedge, v00000175690b52f0_180, v00000175690b52f0_181, v00000175690b52f0_182, v00000175690b52f0_183;
v00000175690b52f0_184 .array/port v00000175690b52f0, 184;
v00000175690b52f0_185 .array/port v00000175690b52f0, 185;
v00000175690b52f0_186 .array/port v00000175690b52f0, 186;
v00000175690b52f0_187 .array/port v00000175690b52f0, 187;
E_0000017569039980/47 .event anyedge, v00000175690b52f0_184, v00000175690b52f0_185, v00000175690b52f0_186, v00000175690b52f0_187;
v00000175690b52f0_188 .array/port v00000175690b52f0, 188;
v00000175690b52f0_189 .array/port v00000175690b52f0, 189;
v00000175690b52f0_190 .array/port v00000175690b52f0, 190;
v00000175690b52f0_191 .array/port v00000175690b52f0, 191;
E_0000017569039980/48 .event anyedge, v00000175690b52f0_188, v00000175690b52f0_189, v00000175690b52f0_190, v00000175690b52f0_191;
v00000175690b52f0_192 .array/port v00000175690b52f0, 192;
v00000175690b52f0_193 .array/port v00000175690b52f0, 193;
v00000175690b52f0_194 .array/port v00000175690b52f0, 194;
v00000175690b52f0_195 .array/port v00000175690b52f0, 195;
E_0000017569039980/49 .event anyedge, v00000175690b52f0_192, v00000175690b52f0_193, v00000175690b52f0_194, v00000175690b52f0_195;
v00000175690b52f0_196 .array/port v00000175690b52f0, 196;
v00000175690b52f0_197 .array/port v00000175690b52f0, 197;
v00000175690b52f0_198 .array/port v00000175690b52f0, 198;
v00000175690b52f0_199 .array/port v00000175690b52f0, 199;
E_0000017569039980/50 .event anyedge, v00000175690b52f0_196, v00000175690b52f0_197, v00000175690b52f0_198, v00000175690b52f0_199;
v00000175690b52f0_200 .array/port v00000175690b52f0, 200;
v00000175690b52f0_201 .array/port v00000175690b52f0, 201;
v00000175690b52f0_202 .array/port v00000175690b52f0, 202;
v00000175690b52f0_203 .array/port v00000175690b52f0, 203;
E_0000017569039980/51 .event anyedge, v00000175690b52f0_200, v00000175690b52f0_201, v00000175690b52f0_202, v00000175690b52f0_203;
v00000175690b52f0_204 .array/port v00000175690b52f0, 204;
v00000175690b52f0_205 .array/port v00000175690b52f0, 205;
v00000175690b52f0_206 .array/port v00000175690b52f0, 206;
v00000175690b52f0_207 .array/port v00000175690b52f0, 207;
E_0000017569039980/52 .event anyedge, v00000175690b52f0_204, v00000175690b52f0_205, v00000175690b52f0_206, v00000175690b52f0_207;
v00000175690b52f0_208 .array/port v00000175690b52f0, 208;
v00000175690b52f0_209 .array/port v00000175690b52f0, 209;
v00000175690b52f0_210 .array/port v00000175690b52f0, 210;
v00000175690b52f0_211 .array/port v00000175690b52f0, 211;
E_0000017569039980/53 .event anyedge, v00000175690b52f0_208, v00000175690b52f0_209, v00000175690b52f0_210, v00000175690b52f0_211;
v00000175690b52f0_212 .array/port v00000175690b52f0, 212;
v00000175690b52f0_213 .array/port v00000175690b52f0, 213;
v00000175690b52f0_214 .array/port v00000175690b52f0, 214;
v00000175690b52f0_215 .array/port v00000175690b52f0, 215;
E_0000017569039980/54 .event anyedge, v00000175690b52f0_212, v00000175690b52f0_213, v00000175690b52f0_214, v00000175690b52f0_215;
v00000175690b52f0_216 .array/port v00000175690b52f0, 216;
v00000175690b52f0_217 .array/port v00000175690b52f0, 217;
v00000175690b52f0_218 .array/port v00000175690b52f0, 218;
v00000175690b52f0_219 .array/port v00000175690b52f0, 219;
E_0000017569039980/55 .event anyedge, v00000175690b52f0_216, v00000175690b52f0_217, v00000175690b52f0_218, v00000175690b52f0_219;
v00000175690b52f0_220 .array/port v00000175690b52f0, 220;
v00000175690b52f0_221 .array/port v00000175690b52f0, 221;
v00000175690b52f0_222 .array/port v00000175690b52f0, 222;
v00000175690b52f0_223 .array/port v00000175690b52f0, 223;
E_0000017569039980/56 .event anyedge, v00000175690b52f0_220, v00000175690b52f0_221, v00000175690b52f0_222, v00000175690b52f0_223;
v00000175690b52f0_224 .array/port v00000175690b52f0, 224;
v00000175690b52f0_225 .array/port v00000175690b52f0, 225;
v00000175690b52f0_226 .array/port v00000175690b52f0, 226;
v00000175690b52f0_227 .array/port v00000175690b52f0, 227;
E_0000017569039980/57 .event anyedge, v00000175690b52f0_224, v00000175690b52f0_225, v00000175690b52f0_226, v00000175690b52f0_227;
v00000175690b52f0_228 .array/port v00000175690b52f0, 228;
v00000175690b52f0_229 .array/port v00000175690b52f0, 229;
v00000175690b52f0_230 .array/port v00000175690b52f0, 230;
v00000175690b52f0_231 .array/port v00000175690b52f0, 231;
E_0000017569039980/58 .event anyedge, v00000175690b52f0_228, v00000175690b52f0_229, v00000175690b52f0_230, v00000175690b52f0_231;
v00000175690b52f0_232 .array/port v00000175690b52f0, 232;
v00000175690b52f0_233 .array/port v00000175690b52f0, 233;
v00000175690b52f0_234 .array/port v00000175690b52f0, 234;
v00000175690b52f0_235 .array/port v00000175690b52f0, 235;
E_0000017569039980/59 .event anyedge, v00000175690b52f0_232, v00000175690b52f0_233, v00000175690b52f0_234, v00000175690b52f0_235;
v00000175690b52f0_236 .array/port v00000175690b52f0, 236;
v00000175690b52f0_237 .array/port v00000175690b52f0, 237;
v00000175690b52f0_238 .array/port v00000175690b52f0, 238;
v00000175690b52f0_239 .array/port v00000175690b52f0, 239;
E_0000017569039980/60 .event anyedge, v00000175690b52f0_236, v00000175690b52f0_237, v00000175690b52f0_238, v00000175690b52f0_239;
v00000175690b52f0_240 .array/port v00000175690b52f0, 240;
v00000175690b52f0_241 .array/port v00000175690b52f0, 241;
v00000175690b52f0_242 .array/port v00000175690b52f0, 242;
v00000175690b52f0_243 .array/port v00000175690b52f0, 243;
E_0000017569039980/61 .event anyedge, v00000175690b52f0_240, v00000175690b52f0_241, v00000175690b52f0_242, v00000175690b52f0_243;
v00000175690b52f0_244 .array/port v00000175690b52f0, 244;
v00000175690b52f0_245 .array/port v00000175690b52f0, 245;
v00000175690b52f0_246 .array/port v00000175690b52f0, 246;
v00000175690b52f0_247 .array/port v00000175690b52f0, 247;
E_0000017569039980/62 .event anyedge, v00000175690b52f0_244, v00000175690b52f0_245, v00000175690b52f0_246, v00000175690b52f0_247;
v00000175690b52f0_248 .array/port v00000175690b52f0, 248;
v00000175690b52f0_249 .array/port v00000175690b52f0, 249;
v00000175690b52f0_250 .array/port v00000175690b52f0, 250;
v00000175690b52f0_251 .array/port v00000175690b52f0, 251;
E_0000017569039980/63 .event anyedge, v00000175690b52f0_248, v00000175690b52f0_249, v00000175690b52f0_250, v00000175690b52f0_251;
v00000175690b52f0_252 .array/port v00000175690b52f0, 252;
v00000175690b52f0_253 .array/port v00000175690b52f0, 253;
v00000175690b52f0_254 .array/port v00000175690b52f0, 254;
v00000175690b52f0_255 .array/port v00000175690b52f0, 255;
E_0000017569039980/64 .event anyedge, v00000175690b52f0_252, v00000175690b52f0_253, v00000175690b52f0_254, v00000175690b52f0_255;
E_0000017569039980 .event/or E_0000017569039980/0, E_0000017569039980/1, E_0000017569039980/2, E_0000017569039980/3, E_0000017569039980/4, E_0000017569039980/5, E_0000017569039980/6, E_0000017569039980/7, E_0000017569039980/8, E_0000017569039980/9, E_0000017569039980/10, E_0000017569039980/11, E_0000017569039980/12, E_0000017569039980/13, E_0000017569039980/14, E_0000017569039980/15, E_0000017569039980/16, E_0000017569039980/17, E_0000017569039980/18, E_0000017569039980/19, E_0000017569039980/20, E_0000017569039980/21, E_0000017569039980/22, E_0000017569039980/23, E_0000017569039980/24, E_0000017569039980/25, E_0000017569039980/26, E_0000017569039980/27, E_0000017569039980/28, E_0000017569039980/29, E_0000017569039980/30, E_0000017569039980/31, E_0000017569039980/32, E_0000017569039980/33, E_0000017569039980/34, E_0000017569039980/35, E_0000017569039980/36, E_0000017569039980/37, E_0000017569039980/38, E_0000017569039980/39, E_0000017569039980/40, E_0000017569039980/41, E_0000017569039980/42, E_0000017569039980/43, E_0000017569039980/44, E_0000017569039980/45, E_0000017569039980/46, E_0000017569039980/47, E_0000017569039980/48, E_0000017569039980/49, E_0000017569039980/50, E_0000017569039980/51, E_0000017569039980/52, E_0000017569039980/53, E_0000017569039980/54, E_0000017569039980/55, E_0000017569039980/56, E_0000017569039980/57, E_0000017569039980/58, E_0000017569039980/59, E_0000017569039980/60, E_0000017569039980/61, E_0000017569039980/62, E_0000017569039980/63, E_0000017569039980/64;
S_00000175690b5e20 .scope module, "rf" "Register_file" 3 69, 11 4 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
o000001756905e3b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000175690b5390_0 .net "clk", 0 0, o000001756905e3b8;  0 drivers
v00000175690b3630_0 .var/i "i", 31 0;
v00000175690b3db0_0 .var "read_data1", 7 0;
v00000175690b36d0_0 .var "read_data2", 7 0;
v00000175690b3810_0 .net "read_reg1", 3 0, v00000175690b4850_0;  alias, 1 drivers
v00000175690b3950_0 .net "read_reg2", 3 0, v00000175690b45d0_0;  alias, 1 drivers
v00000175690b39f0_0 .net "reg_write", 0 0, v00000175690b4e90_0;  alias, 1 drivers
v00000175690b3e50 .array "register_memory", 0 15, 7 0;
v00000175690b3a90_0 .net "write_data", 7 0, v00000175690b4a30_0;  alias, 1 drivers
v00000175690b3b30_0 .net "write_reg", 3 0, v00000175690b3c70_0;  alias, 1 drivers
v00000175690b3e50_0 .array/port v00000175690b3e50, 0;
v00000175690b3e50_1 .array/port v00000175690b3e50, 1;
v00000175690b3e50_2 .array/port v00000175690b3e50, 2;
E_0000017569039bc0/0 .event anyedge, v00000175690b4850_0, v00000175690b3e50_0, v00000175690b3e50_1, v00000175690b3e50_2;
v00000175690b3e50_3 .array/port v00000175690b3e50, 3;
v00000175690b3e50_4 .array/port v00000175690b3e50, 4;
v00000175690b3e50_5 .array/port v00000175690b3e50, 5;
v00000175690b3e50_6 .array/port v00000175690b3e50, 6;
E_0000017569039bc0/1 .event anyedge, v00000175690b3e50_3, v00000175690b3e50_4, v00000175690b3e50_5, v00000175690b3e50_6;
v00000175690b3e50_7 .array/port v00000175690b3e50, 7;
v00000175690b3e50_8 .array/port v00000175690b3e50, 8;
v00000175690b3e50_9 .array/port v00000175690b3e50, 9;
v00000175690b3e50_10 .array/port v00000175690b3e50, 10;
E_0000017569039bc0/2 .event anyedge, v00000175690b3e50_7, v00000175690b3e50_8, v00000175690b3e50_9, v00000175690b3e50_10;
v00000175690b3e50_11 .array/port v00000175690b3e50, 11;
v00000175690b3e50_12 .array/port v00000175690b3e50, 12;
v00000175690b3e50_13 .array/port v00000175690b3e50, 13;
v00000175690b3e50_14 .array/port v00000175690b3e50, 14;
E_0000017569039bc0/3 .event anyedge, v00000175690b3e50_11, v00000175690b3e50_12, v00000175690b3e50_13, v00000175690b3e50_14;
v00000175690b3e50_15 .array/port v00000175690b3e50, 15;
E_0000017569039bc0/4 .event anyedge, v00000175690b3e50_15, v00000175690b45d0_0;
E_0000017569039bc0 .event/or E_0000017569039bc0/0, E_0000017569039bc0/1, E_0000017569039bc0/2, E_0000017569039bc0/3, E_0000017569039bc0/4;
E_0000017569039680 .event anyedge, v00000175690b4e90_0, v00000175690b4a30_0, v00000175690b3c70_0;
S_000001756901fd10 .scope module, "uut" "program_counter" 3 40, 12 3 0, S_0000017569038050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pc_increment";
    .port_info 3 /OUTPUT 4 "instruction_addr";
v00000175690b4350_0 .net "clk", 0 0, v00000175690b4210_0;  alias, 1 drivers
v00000175690b3bd0_0 .var "instruction_addr", 3 0;
v00000175690b3ef0_0 .net "pc_increment", 7 0, v0000017569054e60_0;  alias, 1 drivers
v00000175690b3f90_0 .net "rst", 0 0, v00000175690b75e0_0;  1 drivers
E_000001756903a040 .event posedge, v00000175690b3f90_0, v00000175690552c0_0;
    .scope S_000001756901fd10;
T_0 ;
    %wait E_000001756903a040;
    %load/vec4 v00000175690b3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000175690b3bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000175690b3ef0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000175690b3bd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000175690b3bd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000175690b3bd0_0;
    %load/vec4 v00000175690b3ef0_0;
    %parti/s 4, 0, 2;
    %add;
    %assign/vec4 v00000175690b3bd0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017569022950;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000175690b4990_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000175690b4990_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000175690b4990_0;
    %store/vec4a v00000175690b4670, 4, 0;
    %load/vec4 v00000175690b4990_0;
    %addi 1, 0, 32;
    %store/vec4 v00000175690b4990_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 24598, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 36, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 24645, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 24663, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 4299, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 20496, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 20498, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %pushi/vec4 13515, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000175690b4670, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000175690227c0;
T_2 ;
    %wait E_000001756900deb0;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000175690b4d50_0, 0, 4;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000175690b4850_0, 0, 4;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000175690b45d0_0, 0, 4;
    %load/vec4 v00000175690b4d50_0;
    %cmpi/u 5, 0, 4;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000175690b3c70_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000175690b38b0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000175690b54d0_0, 0, 8;
    %load/vec4 v00000175690b4d50_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000175690b3c70_0, 0, 4;
    %load/vec4 v00000175690b54d0_0;
    %store/vec4 v00000175690b38b0_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v00000175690b51b0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000175690b3c70_0, 0, 4;
    %load/vec4 v00000175690b54d0_0;
    %store/vec4 v00000175690b38b0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017569027870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b4e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017569054fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017569054f00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000017569027870;
T_4 ;
    %wait E_000001756900dc70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b4e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017569054fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017569054f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017569055040_0, 0, 1;
    %load/vec4 v00000175690b4df0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175690b4e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017569054f00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000175690b4df0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017569054f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017569054fa0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017569054f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017569055040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175690b4e90_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000175690b5e20;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000175690b3630_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000175690b3630_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 5, 0, 8;
    %ix/getv/s 4, v00000175690b3630_0;
    %store/vec4a v00000175690b3e50, 4, 0;
    %load/vec4 v00000175690b3630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000175690b3630_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000175690b5e20;
T_6 ;
    %wait E_0000017569039680;
    %load/vec4 v00000175690b39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000175690b3a90_0;
    %load/vec4 v00000175690b3b30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000175690b3e50, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000175690b5e20;
T_7 ;
    %wait E_0000017569039bc0;
    %load/vec4 v00000175690b3810_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000175690b3e50, 4;
    %store/vec4 v00000175690b3db0_0, 0, 8;
    %load/vec4 v00000175690b3950_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000175690b3e50, 4;
    %store/vec4 v00000175690b36d0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000175690381e0;
T_8 ;
    %wait E_000001756900e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017569055a40_0, 0;
    %load/vec4 v0000017569055220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017569055360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %add;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %sub;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %and;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %or;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %xor;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %assign/vec4 v0000017569055a40_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0000017569054c80_0;
    %load/vec4 v00000175690550e0_0;
    %add;
    %assign/vec4 v0000017569055720_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001756901fb80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000175690b4ad0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000175690b4ad0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 9, 0, 8;
    %ix/getv/s 4, v00000175690b4ad0_0;
    %store/vec4a v00000175690b52f0, 4, 0;
    %load/vec4 v00000175690b4ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000175690b4ad0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001756901fb80;
T_10 ;
    %wait E_0000017569039980;
    %load/vec4 v00000175690b5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000175690b4cb0_0;
    %load/vec4 v00000175690b4c10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000175690b52f0, 0, 4;
T_10.0 ;
    %load/vec4 v00000175690b5110_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000175690b52f0, 4;
    %store/vec4 v00000175690b4b70_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000017569022ae0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000175690b4a30_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0000017569022ae0;
T_12 ;
    %wait E_000001756900de30;
    %load/vec4 v00000175690b4f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v00000175690b48f0_0;
    %store/vec4 v00000175690b4a30_0, 0, 8;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v00000175690b4710_0;
    %store/vec4 v00000175690b4a30_0, 0, 8;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000017569038370;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000175690554a0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0000017569038370;
T_14 ;
    %wait E_000001756900e6b0;
    %load/vec4 v0000017569055180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0000017569055400_0;
    %store/vec4 v00000175690554a0_0, 0, 8;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0000017569054d20_0;
    %store/vec4 v00000175690554a0_0, 0, 8;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000175690276e0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017569054e60_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_00000175690276e0;
T_16 ;
    %wait E_000001756900ea70;
    %load/vec4 v0000017569055b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v00000175690557c0_0;
    %store/vec4 v0000017569054e60_0, 0, 8;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0000017569055ae0_0;
    %store/vec4 v0000017569054e60_0, 0, 8;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000017569038050;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v00000175690b4210_0;
    %inv;
    %store/vec4 v00000175690b4210_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017569038050;
T_18 ;
    %vpi_call 3 131 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017569038050 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b75e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175690b75e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175690b4210_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000175690b4210_0;
    %inv;
    %store/vec4 v00000175690b4210_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 3 163 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000017569038050;
T_19 ;
    %vpi_call 3 184 "$monitor", "Time: %0t | clk: %b | rst: %b | pc_increment: %b | instruction_addr: %b", $time, v00000175690b4210_0, v00000175690b75e0_0, v00000175690b6960_0, v00000175690b7cc0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "adder.v";
    "tb_RISC_16.v";
    "ALU.v";
    "MUX.v";
    "AND.v";
    "control_unit.v";
    "instruction_decoder.v";
    "instruction_memory.v";
    "data_memory.v";
    "Register_file.v";
    "program_counter.v";
