// Code your testbench here
// or browse Examples
module tb_day13();
  reg Q_1;
  reg [3:0] A,Q,M;
  wire [7:0] Out;
  day13 DUT(A,M,Q,Q_1,Out);
  initial
    begin
      A <= 4'b0000; 
      Q <= 4'b0100; // 4 
      M <= 4'b1101; //  -3
       Q_1 <= 1'b0;
       #100 $finish;
    end
  initial
    begin
      $monitor("out = %b",Out);
      $dumpfile("dump.vcd"); 
      $dumpvars(0);
    end
endmodule
