#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  4 20:03:00 2025
# Process ID: 11716
# Current directory: D:/fpga/Embedded_Vitis/ps_pl_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964 D:\fpga\Embedded_Vitis\ps_pl_bram\ps_pl_bram.xpr
# Log file: D:/fpga/Embedded_Vitis/ps_pl_bram/vivado.log
# Journal file: D:/fpga/Embedded_Vitis/ps_pl_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_run synth_1 -name synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
close_hw_manager
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/axi_bram_ctrl_0/s_axi_wdata[0]} {system_i/axi_bram_ctrl_0/s_axi_wdata[1]} {system_i/axi_bram_ctrl_0/s_axi_wdata[2]} {system_i/axi_bram_ctrl_0/s_axi_wdata[3]} {system_i/axi_bram_ctrl_0/s_axi_wdata[4]} {system_i/axi_bram_ctrl_0/s_axi_wdata[5]} {system_i/axi_bram_ctrl_0/s_axi_wdata[6]} {system_i/axi_bram_ctrl_0/s_axi_wdata[7]} {system_i/axi_bram_ctrl_0/s_axi_wdata[8]} {system_i/axi_bram_ctrl_0/s_axi_wdata[9]} {system_i/axi_bram_ctrl_0/s_axi_wdata[10]} {system_i/axi_bram_ctrl_0/s_axi_wdata[11]} {system_i/axi_bram_ctrl_0/s_axi_wdata[12]} {system_i/axi_bram_ctrl_0/s_axi_wdata[13]} {system_i/axi_bram_ctrl_0/s_axi_wdata[14]} {system_i/axi_bram_ctrl_0/s_axi_wdata[15]} {system_i/axi_bram_ctrl_0/s_axi_wdata[16]} {system_i/axi_bram_ctrl_0/s_axi_wdata[17]} {system_i/axi_bram_ctrl_0/s_axi_wdata[18]} {system_i/axi_bram_ctrl_0/s_axi_wdata[19]} {system_i/axi_bram_ctrl_0/s_axi_wdata[20]} {system_i/axi_bram_ctrl_0/s_axi_wdata[21]} {system_i/axi_bram_ctrl_0/s_axi_wdata[22]} {system_i/axi_bram_ctrl_0/s_axi_wdata[23]} {system_i/axi_bram_ctrl_0/s_axi_wdata[24]} {system_i/axi_bram_ctrl_0/s_axi_wdata[25]} {system_i/axi_bram_ctrl_0/s_axi_wdata[26]} {system_i/axi_bram_ctrl_0/s_axi_wdata[27]} {system_i/axi_bram_ctrl_0/s_axi_wdata[28]} {system_i/axi_bram_ctrl_0/s_axi_wdata[29]} {system_i/axi_bram_ctrl_0/s_axi_wdata[30]} {system_i/axi_bram_ctrl_0/s_axi_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/axi_bram_ctrl_0/s_axi_awaddr[0]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[1]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[2]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[3]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[4]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[5]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[6]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[7]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[8]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[9]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[10]} {system_i/axi_bram_ctrl_0/s_axi_awaddr[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list system_i/axi_bram_ctrl_0/s_axi_wvalid ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
