{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716974807337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716974807337 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_D8M_LB_RTL 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_D8M_LB_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716974807621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716974807653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716974807653 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716974807733 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1716974807733 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1716974807733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716974808363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716974810116 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716974810850 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 124 " "No exact pin location assignment(s) for 6 pins of 124 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716974811479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716974822539 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL video_pll:MIPI_clk\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1716974823360 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1716974823360 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "video_pll:MIPI_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G1 " "video_pll:MIPI_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716974823974 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 33602 global CLKCTRL_G7 " "MIPI_PIXEL_CLK~inputCLKENA0 with 33602 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716974823974 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 375 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 375 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716974823974 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_HS~inputCLKENA0 2 global CLKCTRL_G5 " "MIPI_PIXEL_HS~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716974823974 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_AA21 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AA21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1716974823974 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_HS~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_HS~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_HS PIN_AK24 " "Refclk input I/O pad MIPI_PIXEL_HS is placed onto PIN_AK24" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1716974823974 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1716974823974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716974823974 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716974825838 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716974825916 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716974825916 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716974825916 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716974825916 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716974825916 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_D8M_LB_RTL.SDC " "Reading SDC File: 'DE1_SOC_D8M_LB_RTL.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 8 CLOCK2_50 port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(8): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_LB_RTL.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC_D8M_LB_RTL.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  -name CLOCK2_50 \[get_ports CLOCK2_50\] " "create_clock -period \"50.0 MHz\"  -name CLOCK2_50 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826027 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 9 CLOCK3_50 port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(9): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_LB_RTL.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC_D8M_LB_RTL.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  -name CLOCK3_50 \[get_ports CLOCK3_50\] " "create_clock -period \"50.0 MHz\"  -name CLOCK3_50 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826027 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 22 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(22): u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 23 DRAM_CLK port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(23): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 22 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826027 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(22): Argument -source is an empty collection" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 25 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(25): u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 25 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(25): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert " "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826027 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "MIPI_PIXEL_CLK " "Overwriting existing clock: MIPI_PIXEL_CLK" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1716974826027 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 68 DRAM_DQ* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(68): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 68 clk_dram_ext clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(68): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 68 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 68 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 72 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(72): u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_LB_RTL.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_LB_RTL.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2            " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2           " {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_LB_RTL.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_LB_RTL.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 87 DRAM_*DQM port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(87): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 87 DRAM_DQ* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(87): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_ADDR* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_BA* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CAS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CKE port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_RAS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_WE_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 95 VGA_BLANK port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(95): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 95 clk_vga_ext clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(95): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE1_SOC_D8M_LB_RTL.sdc 101 Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE1_SOC_D8M_LB_RTL.sdc(101): Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1716974826043 ""}  } { { "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 101 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1716974826043 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cursor:c_proc\|c_clk " "Node: cursor:c_proc\|c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cursor:c_proc\|c_left\[3\] cursor:c_proc\|c_clk " "Register cursor:c_proc\|c_left\[3\] is being clocked by cursor:c_proc\|c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716974826234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716974826234 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_HS " "Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716974826234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716974826234 "|DE1_SOC_D8M_LB_RTL|MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716974826234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716974826234 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_WRITE_PTR:wpt\|DELY\[1\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716974826234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716974826234 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cursor:c_proc\|rect_draw_ready SW\[0\] " "Latch cursor:c_proc\|rect_draw_ready is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716974826234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716974826234 "|DE1_SOC_D8M_LB_RTL|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716974826297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716974826297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716974826297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716974826297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716974826787 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716974826803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 MIPI_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 MIPI_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716974826803 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716974826803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716974827844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716974827891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716974828084 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716974828190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716974828385 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716974828441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716974832137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716974832194 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1716974832194 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716974832194 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716974833351 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716974833351 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716974833351 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716974833351 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716974833351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716974837617 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716974844543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:01 " "Fitter placement preparation operations ending: elapsed time is 00:02:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716974958696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716975051868 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716975107119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:56 " "Fitter placement operations ending: elapsed time is 00:00:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716975107119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716975112966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716975156130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716975156130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716975188497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716975188497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716975188513 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 79.76 " "Total time spent on timing analysis during the Fitter is 79.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716975249051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716975249409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716975259099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716975259114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716975268737 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:11 " "Fitter post-fit operations ending: elapsed time is 00:01:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716975320573 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716975322305 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716975322604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716975322604 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716975322604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.fit.smsg " "Generated suppressed messages file C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716975325474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8718 " "Peak virtual memory: 8718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716975335299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 02:35:35 2024 " "Processing ended: Wed May 29 02:35:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716975335299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:49 " "Elapsed time: 00:08:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716975335299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:24:49 " "Total CPU time (on all processors): 00:24:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716975335299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716975335299 ""}
