
*** Running vivado
    with args -log Pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pong.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Pong.tcl -notrace
Command: synth_design -top Pong -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 716.875 ; gain = 178.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pong' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:32]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/VGA.vhd:5' bound to instance 'Timings' of component 'VGA' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:151]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/VGA.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/VGA.vhd:16]
	Parameter gWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Borders' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Borders.vhd:5' bound to instance 'Border' of component 'Borders' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Borders' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Borders.vhd:15]
	Parameter gWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Borders' (2#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Borders.vhd:15]
	Parameter gBatHeight bound to: 50 - type: integer 
	Parameter gBatWidth bound to: 5 - type: integer 
	Parameter gBatOffset bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'PongBat' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/PongBat.vhd:5' bound to instance 'Players' of component 'PongBat' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:170]
INFO: [Synth 8-638] synthesizing module 'PongBat' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/PongBat.vhd:24]
	Parameter gBatHeight bound to: 50 - type: integer 
	Parameter gBatWidth bound to: 5 - type: integer 
	Parameter gBatOffset bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PongBat' (3#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/PongBat.vhd:24]
	Parameter gBallSize bound to: 5 - type: integer 
	Parameter gBatHeight bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'Ball' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Ball.vhd:5' bound to instance 'BallPos' of component 'Ball' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Ball.vhd:20]
	Parameter gBallSize bound to: 5 - type: integer 
	Parameter gBatHeight bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Ball' (4#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Ball.vhd:20]
	Parameter gBallSize bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Scorebord' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Scorebord.vhd:5' bound to instance 'Score' of component 'Scorebord' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Scorebord' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Scorebord.vhd:14]
	Parameter gBallSize bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Scorebord' (5#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Scorebord.vhd:14]
	Parameter seed bound to: 12'b000000000001 
INFO: [Synth 8-3491] module 'Random' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Random.vhd:5' bound to instance 'RandomColor' of component 'Random' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:210]
INFO: [Synth 8-638] synthesizing module 'Random' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Random.vhd:13]
	Parameter seed bound to: 12'b000000000001 
INFO: [Synth 8-256] done synthesizing module 'Random' (6#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Random.vhd:13]
	Parameter gBallSize bound to: 5 - type: integer 
	Parameter gBatHeight bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'Audio' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Audio.vhd:5' bound to instance 'Audiodriver' of component 'Audio' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Audio' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Audio.vhd:18]
	Parameter gBallSize bound to: 5 - type: integer 
	Parameter gBatHeight bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Audio' (7#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Audio.vhd:18]
INFO: [Synth 8-3491] module 'Background' declared at 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Background.vhd:5' bound to instance 'BackgroundColor' of component 'Background' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Background' [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Background.vhd:12]
WARNING: [Synth 8-3848] Net CLK in module/entity Background does not have driver. [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Background.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Background' (8#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Background.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Pong' (9#1) [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/sources_1/new/Pong.vhd:32]
WARNING: [Synth 8-3331] design Background has unconnected port CLK100MHZ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 780.863 ; gain = 242.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 780.863 ; gain = 242.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 780.863 ; gain = 242.129
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/constrs_1/new/A7100t.xdc]
Finished Parsing XDC File [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/constrs_1/new/A7100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.srcs/constrs_1/new/A7100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 905.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pong 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PongBat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module Ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Scorebord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module Random 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 3     
Module Audio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Background has unconnected port CLK100MHZ
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 905.883 ; gain = 367.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 918.141 ; gain = 379.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    64|
|3     |LUT1   |    16|
|4     |LUT2   |    26|
|5     |LUT3   |    58|
|6     |LUT4   |   241|
|7     |LUT5   |   133|
|8     |LUT6   |   180|
|9     |MUXF7  |     3|
|10    |FDRE   |   171|
|11    |FDSE   |    16|
|12    |IBUF   |     7|
|13    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   948|
|2     |  Audiodriver     |Audio      |    37|
|3     |  BackgroundColor |Background |     4|
|4     |  BallPos         |Ball       |   233|
|5     |  Players         |PongBat    |   225|
|6     |  RandomColor     |Random     |    25|
|7     |  Score           |Scorebord  |   168|
|8     |  Timings         |VGA        |   216|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 922.922 ; gain = 259.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 922.922 ; gain = 384.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 928.336 ; gain = 637.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/joosv/OneDrive/Bureaublad/Vakken/Digitale Elektronica/Pong/Pong.runs/synth_1/Pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pong_utilization_synth.rpt -pb Pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:41:37 2019...
