// qsys_top_altera_mm_interconnect_1920_537ikya.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module qsys_top_altera_mm_interconnect_1920_537ikya (
		input  wire [36:0]  dma_subsys_dma_ss_master_m0_address,                                                      //                                                        dma_subsys_dma_ss_master_m0.address
		output wire         dma_subsys_dma_ss_master_m0_waitrequest,                                                  //                                                                                   .waitrequest
		input  wire [4:0]   dma_subsys_dma_ss_master_m0_burstcount,                                                   //                                                                                   .burstcount
		input  wire [63:0]  dma_subsys_dma_ss_master_m0_byteenable,                                                   //                                                                                   .byteenable
		input  wire         dma_subsys_dma_ss_master_m0_read,                                                         //                                                                                   .read
		output wire [511:0] dma_subsys_dma_ss_master_m0_readdata,                                                     //                                                                                   .readdata
		output wire         dma_subsys_dma_ss_master_m0_readdatavalid,                                                //                                                                                   .readdatavalid
		input  wire         dma_subsys_dma_ss_master_m0_write,                                                        //                                                                                   .write
		input  wire [511:0] dma_subsys_dma_ss_master_m0_writedata,                                                    //                                                                                   .writedata
		input  wire         dma_subsys_dma_ss_master_m0_debugaccess,                                                  //                                                                                   .debugaccess
		output wire [1:0]   dma_subsys_dma_ss_master_m0_response,                                                     //                                                                                   .response
		output wire         dma_subsys_dma_ss_master_m0_writeresponsevalid,                                           //                                                                                   .writeresponsevalid
		input  wire [36:0]  dma_subsys_ext_hps_m_master_expanded_master_address,                                      //                                        dma_subsys_ext_hps_m_master_expanded_master.address
		output wire         dma_subsys_ext_hps_m_master_expanded_master_waitrequest,                                  //                                                                                   .waitrequest
		input  wire [0:0]   dma_subsys_ext_hps_m_master_expanded_master_burstcount,                                   //                                                                                   .burstcount
		input  wire [3:0]   dma_subsys_ext_hps_m_master_expanded_master_byteenable,                                   //                                                                                   .byteenable
		input  wire         dma_subsys_ext_hps_m_master_expanded_master_read,                                         //                                                                                   .read
		output wire [31:0]  dma_subsys_ext_hps_m_master_expanded_master_readdata,                                     //                                                                                   .readdata
		output wire         dma_subsys_ext_hps_m_master_expanded_master_readdatavalid,                                //                                                                                   .readdatavalid
		input  wire         dma_subsys_ext_hps_m_master_expanded_master_write,                                        //                                                                                   .write
		input  wire [31:0]  dma_subsys_ext_hps_m_master_expanded_master_writedata,                                    //                                                                                   .writedata
		output wire [3:0]   hps_sub_sys_acp_0_s0_awid,                                                                //                                                               hps_sub_sys_acp_0_s0.awid
		output wire [36:0]  hps_sub_sys_acp_0_s0_awaddr,                                                              //                                                                                   .awaddr
		output wire [7:0]   hps_sub_sys_acp_0_s0_awlen,                                                               //                                                                                   .awlen
		output wire [2:0]   hps_sub_sys_acp_0_s0_awsize,                                                              //                                                                                   .awsize
		output wire [1:0]   hps_sub_sys_acp_0_s0_awburst,                                                             //                                                                                   .awburst
		output wire [0:0]   hps_sub_sys_acp_0_s0_awlock,                                                              //                                                                                   .awlock
		output wire [3:0]   hps_sub_sys_acp_0_s0_awcache,                                                             //                                                                                   .awcache
		output wire [2:0]   hps_sub_sys_acp_0_s0_awprot,                                                              //                                                                                   .awprot
		output wire         hps_sub_sys_acp_0_s0_awvalid,                                                             //                                                                                   .awvalid
		input  wire         hps_sub_sys_acp_0_s0_awready,                                                             //                                                                                   .awready
		output wire [511:0] hps_sub_sys_acp_0_s0_wdata,                                                               //                                                                                   .wdata
		output wire [63:0]  hps_sub_sys_acp_0_s0_wstrb,                                                               //                                                                                   .wstrb
		output wire         hps_sub_sys_acp_0_s0_wlast,                                                               //                                                                                   .wlast
		output wire         hps_sub_sys_acp_0_s0_wvalid,                                                              //                                                                                   .wvalid
		input  wire         hps_sub_sys_acp_0_s0_wready,                                                              //                                                                                   .wready
		input  wire [3:0]   hps_sub_sys_acp_0_s0_bid,                                                                 //                                                                                   .bid
		input  wire [1:0]   hps_sub_sys_acp_0_s0_bresp,                                                               //                                                                                   .bresp
		input  wire         hps_sub_sys_acp_0_s0_bvalid,                                                              //                                                                                   .bvalid
		output wire         hps_sub_sys_acp_0_s0_bready,                                                              //                                                                                   .bready
		output wire [3:0]   hps_sub_sys_acp_0_s0_arid,                                                                //                                                                                   .arid
		output wire [36:0]  hps_sub_sys_acp_0_s0_araddr,                                                              //                                                                                   .araddr
		output wire [7:0]   hps_sub_sys_acp_0_s0_arlen,                                                               //                                                                                   .arlen
		output wire [2:0]   hps_sub_sys_acp_0_s0_arsize,                                                              //                                                                                   .arsize
		output wire [1:0]   hps_sub_sys_acp_0_s0_arburst,                                                             //                                                                                   .arburst
		output wire [0:0]   hps_sub_sys_acp_0_s0_arlock,                                                              //                                                                                   .arlock
		output wire [3:0]   hps_sub_sys_acp_0_s0_arcache,                                                             //                                                                                   .arcache
		output wire [2:0]   hps_sub_sys_acp_0_s0_arprot,                                                              //                                                                                   .arprot
		output wire         hps_sub_sys_acp_0_s0_arvalid,                                                             //                                                                                   .arvalid
		input  wire         hps_sub_sys_acp_0_s0_arready,                                                             //                                                                                   .arready
		input  wire [3:0]   hps_sub_sys_acp_0_s0_rid,                                                                 //                                                                                   .rid
		input  wire [511:0] hps_sub_sys_acp_0_s0_rdata,                                                               //                                                                                   .rdata
		input  wire [1:0]   hps_sub_sys_acp_0_s0_rresp,                                                               //                                                                                   .rresp
		input  wire         hps_sub_sys_acp_0_s0_rlast,                                                               //                                                                                   .rlast
		input  wire         hps_sub_sys_acp_0_s0_rvalid,                                                              //                                                                                   .rvalid
		output wire         hps_sub_sys_acp_0_s0_rready,                                                              //                                                                                   .rready
		input  wire         dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset_reset,                              //                              dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset,                 //                 dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset, // dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         crosser_in_clk_reset_reset_bridge_in_reset_reset,                                         //                                         crosser_in_clk_reset_reset_bridge_in_reset.reset,             Reset Input
		input  wire         dma_subsys_acp_bridge_in_clk_clk,                                                         //                                                       dma_subsys_acp_bridge_in_clk.clk,               Clock Input
		input  wire         sys_manager_clk_100_out_clk_clk                                                           //                                                        sys_manager_clk_100_out_clk.clk,               Clock Input
	);

	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_debugaccess;                   // dma_subsys_dma_ss_master_m0_translator:uav_debugaccess -> dma_subsys_dma_ss_master_m0_agent:av_debugaccess
	wire   [36:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_address;                       // dma_subsys_dma_ss_master_m0_translator:uav_address -> dma_subsys_dma_ss_master_m0_agent:av_address
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_read;                          // dma_subsys_dma_ss_master_m0_translator:uav_read -> dma_subsys_dma_ss_master_m0_agent:av_read
	wire   [63:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_byteenable;                    // dma_subsys_dma_ss_master_m0_translator:uav_byteenable -> dma_subsys_dma_ss_master_m0_agent:av_byteenable
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdatavalid;                 // dma_subsys_dma_ss_master_m0_agent:av_readdatavalid -> dma_subsys_dma_ss_master_m0_translator:uav_readdatavalid
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_waitrequest;                   // dma_subsys_dma_ss_master_m0_agent:av_waitrequest -> dma_subsys_dma_ss_master_m0_translator:uav_waitrequest
	wire  [511:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdata;                      // dma_subsys_dma_ss_master_m0_agent:av_readdata -> dma_subsys_dma_ss_master_m0_translator:uav_readdata
	wire    [1:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_response;                      // dma_subsys_dma_ss_master_m0_agent:av_response -> dma_subsys_dma_ss_master_m0_translator:uav_response
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_lock;                          // dma_subsys_dma_ss_master_m0_translator:uav_lock -> dma_subsys_dma_ss_master_m0_agent:av_lock
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_write;                         // dma_subsys_dma_ss_master_m0_translator:uav_write -> dma_subsys_dma_ss_master_m0_agent:av_write
	wire  [511:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writedata;                     // dma_subsys_dma_ss_master_m0_translator:uav_writedata -> dma_subsys_dma_ss_master_m0_agent:av_writedata
	wire          dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writeresponsevalid;            // dma_subsys_dma_ss_master_m0_agent:av_writeresponsevalid -> dma_subsys_dma_ss_master_m0_translator:uav_writeresponsevalid
	wire   [10:0] dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_burstcount;                    // dma_subsys_dma_ss_master_m0_translator:uav_burstcount -> dma_subsys_dma_ss_master_m0_agent:av_burstcount
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_waitrequest;   // dma_subsys_ext_hps_m_master_expanded_master_agent:av_waitrequest -> dma_subsys_ext_hps_m_master_expanded_master_translator:uav_waitrequest
	wire   [31:0] dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdata;      // dma_subsys_ext_hps_m_master_expanded_master_agent:av_readdata -> dma_subsys_ext_hps_m_master_expanded_master_translator:uav_readdata
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_debugaccess;   // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_debugaccess -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_debugaccess
	wire   [36:0] dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_address;       // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_address -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_address
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_read;          // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_read -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_read
	wire    [3:0] dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_byteenable;    // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_byteenable -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_byteenable
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdatavalid; // dma_subsys_ext_hps_m_master_expanded_master_agent:av_readdatavalid -> dma_subsys_ext_hps_m_master_expanded_master_translator:uav_readdatavalid
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_lock;          // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_lock -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_lock
	wire          dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_write;         // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_write -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_write
	wire   [31:0] dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_writedata;     // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_writedata -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_writedata
	wire    [2:0] dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_burstcount;    // dma_subsys_ext_hps_m_master_expanded_master_translator:uav_burstcount -> dma_subsys_ext_hps_m_master_expanded_master_agent:av_burstcount
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_ruser;                                             // hps_sub_sys_acp_0_s0_translator:s0_ruser -> hps_sub_sys_acp_0_s0_agent:ruser
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_wuser;                                             // hps_sub_sys_acp_0_s0_agent:wuser -> hps_sub_sys_acp_0_s0_translator:s0_wuser
	wire    [1:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awburst;                                           // hps_sub_sys_acp_0_s0_agent:awburst -> hps_sub_sys_acp_0_s0_translator:s0_awburst
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arregion;                                          // hps_sub_sys_acp_0_s0_agent:arregion -> hps_sub_sys_acp_0_s0_translator:s0_arregion
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awuser;                                            // hps_sub_sys_acp_0_s0_agent:awuser -> hps_sub_sys_acp_0_s0_translator:s0_awuser
	wire    [7:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlen;                                             // hps_sub_sys_acp_0_s0_agent:arlen -> hps_sub_sys_acp_0_s0_translator:s0_arlen
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arqos;                                             // hps_sub_sys_acp_0_s0_agent:arqos -> hps_sub_sys_acp_0_s0_translator:s0_arqos
	wire   [63:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_wstrb;                                             // hps_sub_sys_acp_0_s0_agent:wstrb -> hps_sub_sys_acp_0_s0_translator:s0_wstrb
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_wready;                                            // hps_sub_sys_acp_0_s0_translator:s0_wready -> hps_sub_sys_acp_0_s0_agent:wready
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_rid;                                               // hps_sub_sys_acp_0_s0_translator:s0_rid -> hps_sub_sys_acp_0_s0_agent:rid
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_rready;                                            // hps_sub_sys_acp_0_s0_agent:rready -> hps_sub_sys_acp_0_s0_translator:s0_rready
	wire    [7:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlen;                                             // hps_sub_sys_acp_0_s0_agent:awlen -> hps_sub_sys_acp_0_s0_translator:s0_awlen
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awqos;                                             // hps_sub_sys_acp_0_s0_agent:awqos -> hps_sub_sys_acp_0_s0_translator:s0_awqos
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arcache;                                           // hps_sub_sys_acp_0_s0_agent:arcache -> hps_sub_sys_acp_0_s0_translator:s0_arcache
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_wvalid;                                            // hps_sub_sys_acp_0_s0_agent:wvalid -> hps_sub_sys_acp_0_s0_translator:s0_wvalid
	wire   [36:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_araddr;                                            // hps_sub_sys_acp_0_s0_agent:araddr -> hps_sub_sys_acp_0_s0_translator:s0_araddr
	wire    [2:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arprot;                                            // hps_sub_sys_acp_0_s0_agent:arprot -> hps_sub_sys_acp_0_s0_translator:s0_arprot
	wire    [2:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awprot;                                            // hps_sub_sys_acp_0_s0_agent:awprot -> hps_sub_sys_acp_0_s0_translator:s0_awprot
	wire  [511:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_wdata;                                             // hps_sub_sys_acp_0_s0_agent:wdata -> hps_sub_sys_acp_0_s0_translator:s0_wdata
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_arvalid;                                           // hps_sub_sys_acp_0_s0_agent:arvalid -> hps_sub_sys_acp_0_s0_translator:s0_arvalid
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awcache;                                           // hps_sub_sys_acp_0_s0_agent:awcache -> hps_sub_sys_acp_0_s0_translator:s0_awcache
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arid;                                              // hps_sub_sys_acp_0_s0_agent:arid -> hps_sub_sys_acp_0_s0_translator:s0_arid
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlock;                                            // hps_sub_sys_acp_0_s0_agent:arlock -> hps_sub_sys_acp_0_s0_translator:s0_arlock
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlock;                                            // hps_sub_sys_acp_0_s0_agent:awlock -> hps_sub_sys_acp_0_s0_translator:s0_awlock
	wire   [36:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awaddr;                                            // hps_sub_sys_acp_0_s0_agent:awaddr -> hps_sub_sys_acp_0_s0_translator:s0_awaddr
	wire    [1:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_bresp;                                             // hps_sub_sys_acp_0_s0_translator:s0_bresp -> hps_sub_sys_acp_0_s0_agent:bresp
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_arready;                                           // hps_sub_sys_acp_0_s0_translator:s0_arready -> hps_sub_sys_acp_0_s0_agent:arready
	wire  [511:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_rdata;                                             // hps_sub_sys_acp_0_s0_translator:s0_rdata -> hps_sub_sys_acp_0_s0_agent:rdata
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_awready;                                           // hps_sub_sys_acp_0_s0_translator:s0_awready -> hps_sub_sys_acp_0_s0_agent:awready
	wire    [1:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arburst;                                           // hps_sub_sys_acp_0_s0_agent:arburst -> hps_sub_sys_acp_0_s0_translator:s0_arburst
	wire    [2:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_arsize;                                            // hps_sub_sys_acp_0_s0_agent:arsize -> hps_sub_sys_acp_0_s0_translator:s0_arsize
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_bready;                                            // hps_sub_sys_acp_0_s0_agent:bready -> hps_sub_sys_acp_0_s0_translator:s0_bready
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_rlast;                                             // hps_sub_sys_acp_0_s0_translator:s0_rlast -> hps_sub_sys_acp_0_s0_agent:rlast
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_wlast;                                             // hps_sub_sys_acp_0_s0_agent:wlast -> hps_sub_sys_acp_0_s0_translator:s0_wlast
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awregion;                                          // hps_sub_sys_acp_0_s0_agent:awregion -> hps_sub_sys_acp_0_s0_translator:s0_awregion
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_buser;                                             // hps_sub_sys_acp_0_s0_translator:s0_buser -> hps_sub_sys_acp_0_s0_agent:buser
	wire    [1:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_rresp;                                             // hps_sub_sys_acp_0_s0_translator:s0_rresp -> hps_sub_sys_acp_0_s0_agent:rresp
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awid;                                              // hps_sub_sys_acp_0_s0_agent:awid -> hps_sub_sys_acp_0_s0_translator:s0_awid
	wire    [3:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_bid;                                               // hps_sub_sys_acp_0_s0_translator:s0_bid -> hps_sub_sys_acp_0_s0_agent:bid
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_bvalid;                                            // hps_sub_sys_acp_0_s0_translator:s0_bvalid -> hps_sub_sys_acp_0_s0_agent:bvalid
	wire    [2:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_awsize;                                            // hps_sub_sys_acp_0_s0_agent:awsize -> hps_sub_sys_acp_0_s0_translator:s0_awsize
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_awvalid;                                           // hps_sub_sys_acp_0_s0_agent:awvalid -> hps_sub_sys_acp_0_s0_translator:s0_awvalid
	wire    [0:0] hps_sub_sys_acp_0_s0_agent_altera_axi_master_aruser;                                            // hps_sub_sys_acp_0_s0_agent:aruser -> hps_sub_sys_acp_0_s0_translator:s0_aruser
	wire          hps_sub_sys_acp_0_s0_agent_altera_axi_master_rvalid;                                            // hps_sub_sys_acp_0_s0_translator:s0_rvalid -> hps_sub_sys_acp_0_s0_agent:rvalid
	wire          cmd_mux_src_valid;                                                                              // cmd_mux:src_valid -> hps_sub_sys_acp_0_s0_agent:write_cp_valid
	wire  [695:0] cmd_mux_src_data;                                                                               // cmd_mux:src_data -> hps_sub_sys_acp_0_s0_agent:write_cp_data
	wire          cmd_mux_src_ready;                                                                              // hps_sub_sys_acp_0_s0_agent:write_cp_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                                            // cmd_mux:src_channel -> hps_sub_sys_acp_0_s0_agent:write_cp_channel
	wire          cmd_mux_src_startofpacket;                                                                      // cmd_mux:src_startofpacket -> hps_sub_sys_acp_0_s0_agent:write_cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                        // cmd_mux:src_endofpacket -> hps_sub_sys_acp_0_s0_agent:write_cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                                          // cmd_mux_001:src_valid -> hps_sub_sys_acp_0_s0_agent:read_cp_valid
	wire  [695:0] cmd_mux_001_src_data;                                                                           // cmd_mux_001:src_data -> hps_sub_sys_acp_0_s0_agent:read_cp_data
	wire          cmd_mux_001_src_ready;                                                                          // hps_sub_sys_acp_0_s0_agent:read_cp_ready -> cmd_mux_001:src_ready
	wire    [1:0] cmd_mux_001_src_channel;                                                                        // cmd_mux_001:src_channel -> hps_sub_sys_acp_0_s0_agent:read_cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                                  // cmd_mux_001:src_startofpacket -> hps_sub_sys_acp_0_s0_agent:read_cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                    // cmd_mux_001:src_endofpacket -> hps_sub_sys_acp_0_s0_agent:read_cp_endofpacket
	wire          dma_subsys_dma_ss_master_m0_agent_cp_valid;                                                     // dma_subsys_dma_ss_master_m0_agent:cp_valid -> router:sink_valid
	wire  [695:0] dma_subsys_dma_ss_master_m0_agent_cp_data;                                                      // dma_subsys_dma_ss_master_m0_agent:cp_data -> router:sink_data
	wire          dma_subsys_dma_ss_master_m0_agent_cp_ready;                                                     // router:sink_ready -> dma_subsys_dma_ss_master_m0_agent:cp_ready
	wire          dma_subsys_dma_ss_master_m0_agent_cp_startofpacket;                                             // dma_subsys_dma_ss_master_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          dma_subsys_dma_ss_master_m0_agent_cp_endofpacket;                                               // dma_subsys_dma_ss_master_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_agent_cp_valid;                                     // dma_subsys_ext_hps_m_master_expanded_master_agent:cp_valid -> router_001:sink_valid
	wire  [155:0] dma_subsys_ext_hps_m_master_expanded_master_agent_cp_data;                                      // dma_subsys_ext_hps_m_master_expanded_master_agent:cp_data -> router_001:sink_data
	wire          dma_subsys_ext_hps_m_master_expanded_master_agent_cp_ready;                                     // router_001:sink_ready -> dma_subsys_ext_hps_m_master_expanded_master_agent:cp_ready
	wire          dma_subsys_ext_hps_m_master_expanded_master_agent_cp_startofpacket;                             // dma_subsys_ext_hps_m_master_expanded_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_agent_cp_endofpacket;                               // dma_subsys_ext_hps_m_master_expanded_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          hps_sub_sys_acp_0_s0_agent_write_rp_valid;                                                      // hps_sub_sys_acp_0_s0_agent:write_rp_valid -> router_002:sink_valid
	wire  [695:0] hps_sub_sys_acp_0_s0_agent_write_rp_data;                                                       // hps_sub_sys_acp_0_s0_agent:write_rp_data -> router_002:sink_data
	wire          hps_sub_sys_acp_0_s0_agent_write_rp_ready;                                                      // router_002:sink_ready -> hps_sub_sys_acp_0_s0_agent:write_rp_ready
	wire          hps_sub_sys_acp_0_s0_agent_write_rp_startofpacket;                                              // hps_sub_sys_acp_0_s0_agent:write_rp_startofpacket -> router_002:sink_startofpacket
	wire          hps_sub_sys_acp_0_s0_agent_write_rp_endofpacket;                                                // hps_sub_sys_acp_0_s0_agent:write_rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                           // router_002:src_valid -> rsp_demux:sink_valid
	wire  [695:0] router_002_src_data;                                                                            // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                                                           // rsp_demux:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                                         // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                                                   // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                                                     // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          hps_sub_sys_acp_0_s0_agent_read_rp_valid;                                                       // hps_sub_sys_acp_0_s0_agent:read_rp_valid -> router_003:sink_valid
	wire  [695:0] hps_sub_sys_acp_0_s0_agent_read_rp_data;                                                        // hps_sub_sys_acp_0_s0_agent:read_rp_data -> router_003:sink_data
	wire          hps_sub_sys_acp_0_s0_agent_read_rp_ready;                                                       // router_003:sink_ready -> hps_sub_sys_acp_0_s0_agent:read_rp_ready
	wire          hps_sub_sys_acp_0_s0_agent_read_rp_startofpacket;                                               // hps_sub_sys_acp_0_s0_agent:read_rp_startofpacket -> router_003:sink_startofpacket
	wire          hps_sub_sys_acp_0_s0_agent_read_rp_endofpacket;                                                 // hps_sub_sys_acp_0_s0_agent:read_rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                           // router_003:src_valid -> rsp_demux_001:sink_valid
	wire  [695:0] router_003_src_data;                                                                            // router_003:src_data -> rsp_demux_001:sink_data
	wire          router_003_src_ready;                                                                           // rsp_demux_001:sink_ready -> router_003:src_ready
	wire    [1:0] router_003_src_channel;                                                                         // router_003:src_channel -> rsp_demux_001:sink_channel
	wire          router_003_src_startofpacket;                                                                   // router_003:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                     // router_003:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_src_valid;                                                                               // router:src_valid -> dma_subsys_dma_ss_master_m0_limiter:cmd_sink_valid
	wire  [695:0] router_src_data;                                                                                // router:src_data -> dma_subsys_dma_ss_master_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                                               // dma_subsys_dma_ss_master_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                                             // router:src_channel -> dma_subsys_dma_ss_master_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                       // router:src_startofpacket -> dma_subsys_dma_ss_master_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                         // router:src_endofpacket -> dma_subsys_dma_ss_master_m0_limiter:cmd_sink_endofpacket
	wire  [695:0] dma_subsys_dma_ss_master_m0_limiter_cmd_src_data;                                               // dma_subsys_dma_ss_master_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          dma_subsys_dma_ss_master_m0_limiter_cmd_src_ready;                                              // cmd_demux:sink_ready -> dma_subsys_dma_ss_master_m0_limiter:cmd_src_ready
	wire    [1:0] dma_subsys_dma_ss_master_m0_limiter_cmd_src_channel;                                            // dma_subsys_dma_ss_master_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          dma_subsys_dma_ss_master_m0_limiter_cmd_src_startofpacket;                                      // dma_subsys_dma_ss_master_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          dma_subsys_dma_ss_master_m0_limiter_cmd_src_endofpacket;                                        // dma_subsys_dma_ss_master_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                              // rsp_mux:src_valid -> dma_subsys_dma_ss_master_m0_limiter:rsp_sink_valid
	wire  [695:0] rsp_mux_src_data;                                                                               // rsp_mux:src_data -> dma_subsys_dma_ss_master_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                              // dma_subsys_dma_ss_master_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                                            // rsp_mux:src_channel -> dma_subsys_dma_ss_master_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                                      // rsp_mux:src_startofpacket -> dma_subsys_dma_ss_master_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                        // rsp_mux:src_endofpacket -> dma_subsys_dma_ss_master_m0_limiter:rsp_sink_endofpacket
	wire          dma_subsys_dma_ss_master_m0_limiter_rsp_src_valid;                                              // dma_subsys_dma_ss_master_m0_limiter:rsp_src_valid -> dma_subsys_dma_ss_master_m0_agent:rp_valid
	wire  [695:0] dma_subsys_dma_ss_master_m0_limiter_rsp_src_data;                                               // dma_subsys_dma_ss_master_m0_limiter:rsp_src_data -> dma_subsys_dma_ss_master_m0_agent:rp_data
	wire          dma_subsys_dma_ss_master_m0_limiter_rsp_src_ready;                                              // dma_subsys_dma_ss_master_m0_agent:rp_ready -> dma_subsys_dma_ss_master_m0_limiter:rsp_src_ready
	wire    [1:0] dma_subsys_dma_ss_master_m0_limiter_rsp_src_channel;                                            // dma_subsys_dma_ss_master_m0_limiter:rsp_src_channel -> dma_subsys_dma_ss_master_m0_agent:rp_channel
	wire          dma_subsys_dma_ss_master_m0_limiter_rsp_src_startofpacket;                                      // dma_subsys_dma_ss_master_m0_limiter:rsp_src_startofpacket -> dma_subsys_dma_ss_master_m0_agent:rp_startofpacket
	wire          dma_subsys_dma_ss_master_m0_limiter_rsp_src_endofpacket;                                        // dma_subsys_dma_ss_master_m0_limiter:rsp_src_endofpacket -> dma_subsys_dma_ss_master_m0_agent:rp_endofpacket
	wire          router_001_src_valid;                                                                           // router_001:src_valid -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_valid
	wire  [155:0] router_001_src_data;                                                                            // router_001:src_data -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                           // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                                         // router_001:src_channel -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                                   // router_001:src_startofpacket -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                                     // router_001:src_endofpacket -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_sink_endofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_valid;                              // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_valid -> dma_subsys_ext_hps_m_master_expanded_master_agent:rp_valid
	wire  [155:0] dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_data;                               // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_data -> dma_subsys_ext_hps_m_master_expanded_master_agent:rp_data
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_ready;                              // dma_subsys_ext_hps_m_master_expanded_master_agent:rp_ready -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_ready
	wire    [1:0] dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_channel;                            // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_channel -> dma_subsys_ext_hps_m_master_expanded_master_agent:rp_channel
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_startofpacket;                      // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_startofpacket -> dma_subsys_ext_hps_m_master_expanded_master_agent:rp_startofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_endofpacket;                        // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_src_endofpacket -> dma_subsys_ext_hps_m_master_expanded_master_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                                           // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [695:0] cmd_demux_src0_data;                                                                            // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                           // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                                         // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                                   // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                     // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                           // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [695:0] cmd_demux_src1_data;                                                                            // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                           // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [1:0] cmd_demux_src1_channel;                                                                         // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                                   // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                                     // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                           // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [695:0] rsp_demux_src0_data;                                                                            // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                           // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                                         // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                                   // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                     // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                       // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [695:0] rsp_demux_001_src0_data;                                                                        // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                                       // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [1:0] rsp_demux_001_src0_channel;                                                                     // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                               // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                                 // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire    [0:0] dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_valid;                              // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_valid -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_valid
	wire  [155:0] dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_data;                               // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_data -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_data
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_ready;                              // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_ready -> dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_ready
	wire    [1:0] dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_channel;                            // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_channel -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_channel
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_startofpacket;                      // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_startofpacket -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_startofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_endofpacket;                        // dma_subsys_ext_hps_m_master_expanded_master_limiter:cmd_src_endofpacket -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:in_endofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_valid;                        // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_valid -> cmd_demux_001:sink_valid
	wire  [695:0] dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_data;                         // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_data -> cmd_demux_001:sink_data
	wire          dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_ready;                        // cmd_demux_001:sink_ready -> dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_ready
	wire    [1:0] dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_channel;                      // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_channel -> cmd_demux_001:sink_channel
	wire          dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_startofpacket;                // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_endofpacket;                  // dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter:out_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                          // rsp_mux_001:src_valid -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_valid
	wire  [695:0] rsp_mux_001_src_data;                                                                           // rsp_mux_001:src_data -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_data
	wire          rsp_mux_001_src_ready;                                                                          // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_ready -> rsp_mux_001:src_ready
	wire    [1:0] rsp_mux_001_src_channel;                                                                        // rsp_mux_001:src_channel -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_channel
	wire          rsp_mux_001_src_startofpacket;                                                                  // rsp_mux_001:src_startofpacket -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                    // rsp_mux_001:src_endofpacket -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:in_endofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_valid;                        // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_valid -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_valid
	wire  [155:0] dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_data;                         // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_data -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_data
	wire          dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_ready;                        // dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_ready -> dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_ready
	wire    [1:0] dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_channel;                      // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_channel -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_channel
	wire          dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_startofpacket;                // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_startofpacket -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_startofpacket
	wire          dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_endofpacket;                  // dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter:out_endofpacket -> dma_subsys_ext_hps_m_master_expanded_master_limiter:rsp_sink_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                       // cmd_demux_001:src0_valid -> crosser:in_valid
	wire  [695:0] cmd_demux_001_src0_data;                                                                        // cmd_demux_001:src0_data -> crosser:in_data
	wire          cmd_demux_001_src0_ready;                                                                       // crosser:in_ready -> cmd_demux_001:src0_ready
	wire    [1:0] cmd_demux_001_src0_channel;                                                                     // cmd_demux_001:src0_channel -> crosser:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                               // cmd_demux_001:src0_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                 // cmd_demux_001:src0_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                                              // crosser:out_valid -> cmd_mux:sink1_valid
	wire  [695:0] crosser_out_data;                                                                               // crosser:out_data -> cmd_mux:sink1_data
	wire          crosser_out_ready;                                                                              // cmd_mux:sink1_ready -> crosser:out_ready
	wire    [1:0] crosser_out_channel;                                                                            // crosser:out_channel -> cmd_mux:sink1_channel
	wire          crosser_out_startofpacket;                                                                      // crosser:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          crosser_out_endofpacket;                                                                        // crosser:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                       // cmd_demux_001:src1_valid -> crosser_001:in_valid
	wire  [695:0] cmd_demux_001_src1_data;                                                                        // cmd_demux_001:src1_data -> crosser_001:in_data
	wire          cmd_demux_001_src1_ready;                                                                       // crosser_001:in_ready -> cmd_demux_001:src1_ready
	wire    [1:0] cmd_demux_001_src1_channel;                                                                     // cmd_demux_001:src1_channel -> crosser_001:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                               // cmd_demux_001:src1_startofpacket -> crosser_001:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                                 // cmd_demux_001:src1_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                                          // crosser_001:out_valid -> cmd_mux_001:sink1_valid
	wire  [695:0] crosser_001_out_data;                                                                           // crosser_001:out_data -> cmd_mux_001:sink1_data
	wire          crosser_001_out_ready;                                                                          // cmd_mux_001:sink1_ready -> crosser_001:out_ready
	wire    [1:0] crosser_001_out_channel;                                                                        // crosser_001:out_channel -> cmd_mux_001:sink1_channel
	wire          crosser_001_out_startofpacket;                                                                  // crosser_001:out_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          crosser_001_out_endofpacket;                                                                    // crosser_001:out_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          rsp_demux_src1_valid;                                                                           // rsp_demux:src1_valid -> crosser_002:in_valid
	wire  [695:0] rsp_demux_src1_data;                                                                            // rsp_demux:src1_data -> crosser_002:in_data
	wire          rsp_demux_src1_ready;                                                                           // crosser_002:in_ready -> rsp_demux:src1_ready
	wire    [1:0] rsp_demux_src1_channel;                                                                         // rsp_demux:src1_channel -> crosser_002:in_channel
	wire          rsp_demux_src1_startofpacket;                                                                   // rsp_demux:src1_startofpacket -> crosser_002:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                     // rsp_demux:src1_endofpacket -> crosser_002:in_endofpacket
	wire          crosser_002_out_valid;                                                                          // crosser_002:out_valid -> rsp_mux_001:sink0_valid
	wire  [695:0] crosser_002_out_data;                                                                           // crosser_002:out_data -> rsp_mux_001:sink0_data
	wire          crosser_002_out_ready;                                                                          // rsp_mux_001:sink0_ready -> crosser_002:out_ready
	wire    [1:0] crosser_002_out_channel;                                                                        // crosser_002:out_channel -> rsp_mux_001:sink0_channel
	wire          crosser_002_out_startofpacket;                                                                  // crosser_002:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          crosser_002_out_endofpacket;                                                                    // crosser_002:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src1_valid;                                                                       // rsp_demux_001:src1_valid -> crosser_003:in_valid
	wire  [695:0] rsp_demux_001_src1_data;                                                                        // rsp_demux_001:src1_data -> crosser_003:in_data
	wire          rsp_demux_001_src1_ready;                                                                       // crosser_003:in_ready -> rsp_demux_001:src1_ready
	wire    [1:0] rsp_demux_001_src1_channel;                                                                     // rsp_demux_001:src1_channel -> crosser_003:in_channel
	wire          rsp_demux_001_src1_startofpacket;                                                               // rsp_demux_001:src1_startofpacket -> crosser_003:in_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                                 // rsp_demux_001:src1_endofpacket -> crosser_003:in_endofpacket
	wire          crosser_003_out_valid;                                                                          // crosser_003:out_valid -> rsp_mux_001:sink1_valid
	wire  [695:0] crosser_003_out_data;                                                                           // crosser_003:out_data -> rsp_mux_001:sink1_data
	wire          crosser_003_out_ready;                                                                          // rsp_mux_001:sink1_ready -> crosser_003:out_ready
	wire    [1:0] crosser_003_out_channel;                                                                        // crosser_003:out_channel -> rsp_mux_001:sink1_channel
	wire          crosser_003_out_startofpacket;                                                                  // crosser_003:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          crosser_003_out_endofpacket;                                                                    // crosser_003:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire    [1:0] dma_subsys_dma_ss_master_m0_limiter_cmd_valid_data;                                             // dma_subsys_dma_ss_master_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	qsys_top_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (512),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (64),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (11),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (64),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_dma_ss_master_m0_translator (
		.clk                    (dma_subsys_acp_bridge_in_clk_clk),                                                    //   input,    width = 1,                       clk.clk
		.reset                  (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,                     reset.reset
		.uav_address            (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_address),            //  output,   width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_burstcount),         //  output,   width = 11,                          .burstcount
		.uav_read               (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_read),               //  output,    width = 1,                          .read
		.uav_write              (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_write),              //  output,    width = 1,                          .write
		.uav_waitrequest        (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_waitrequest),        //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdatavalid),      //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_byteenable),         //  output,   width = 64,                          .byteenable
		.uav_readdata           (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdata),           //   input,  width = 512,                          .readdata
		.uav_writedata          (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writedata),          //  output,  width = 512,                          .writedata
		.uav_lock               (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_lock),               //  output,    width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_debugaccess),        //  output,    width = 1,                          .debugaccess
		.uav_response           (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_response),           //   input,    width = 2,                          .response
		.uav_writeresponsevalid (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writeresponsevalid), //   input,    width = 1,                          .writeresponsevalid
		.av_address             (dma_subsys_dma_ss_master_m0_address),                                                 //   input,   width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_dma_ss_master_m0_waitrequest),                                             //  output,    width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_dma_ss_master_m0_burstcount),                                              //   input,    width = 5,                          .burstcount
		.av_byteenable          (dma_subsys_dma_ss_master_m0_byteenable),                                              //   input,   width = 64,                          .byteenable
		.av_read                (dma_subsys_dma_ss_master_m0_read),                                                    //   input,    width = 1,                          .read
		.av_readdata            (dma_subsys_dma_ss_master_m0_readdata),                                                //  output,  width = 512,                          .readdata
		.av_readdatavalid       (dma_subsys_dma_ss_master_m0_readdatavalid),                                           //  output,    width = 1,                          .readdatavalid
		.av_write               (dma_subsys_dma_ss_master_m0_write),                                                   //   input,    width = 1,                          .write
		.av_writedata           (dma_subsys_dma_ss_master_m0_writedata),                                               //   input,  width = 512,                          .writedata
		.av_debugaccess         (dma_subsys_dma_ss_master_m0_debugaccess),                                             //   input,    width = 1,                          .debugaccess
		.av_response            (dma_subsys_dma_ss_master_m0_response),                                                //  output,    width = 2,                          .response
		.av_writeresponsevalid  (dma_subsys_dma_ss_master_m0_writeresponsevalid),                                      //  output,    width = 1,                          .writeresponsevalid
		.av_beginbursttransfer  (1'b0),                                                                                // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                // (terminated),                                         
		.av_lock                (1'b0),                                                                                // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                                // (terminated),                                         
		.uav_clken              (),                                                                                    // (terminated),                                         
		.av_clken               (1'b1)                                                                                 // (terminated),                                         
	);

	qsys_top_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (37),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (37),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) dma_subsys_ext_hps_m_master_expanded_master_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),                                                                //   input,   width = 1,                       clk.clk
		.reset                  (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset),       //   input,   width = 1,                     reset.reset
		.uav_address            (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_address),       //  output,  width = 37, avalon_universal_master_0.address
		.uav_burstcount         (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (dma_subsys_ext_hps_m_master_expanded_master_address),                                            //   input,  width = 37,      avalon_anti_master_0.address
		.av_waitrequest         (dma_subsys_ext_hps_m_master_expanded_master_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (dma_subsys_ext_hps_m_master_expanded_master_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (dma_subsys_ext_hps_m_master_expanded_master_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (dma_subsys_ext_hps_m_master_expanded_master_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (dma_subsys_ext_hps_m_master_expanded_master_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (dma_subsys_ext_hps_m_master_expanded_master_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (dma_subsys_ext_hps_m_master_expanded_master_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (dma_subsys_ext_hps_m_master_expanded_master_writedata),                                          //   input,  width = 32,                          .writedata
		.av_beginbursttransfer  (1'b0),                                                                                           // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                                           // (terminated),                                        
		.av_chipselect          (1'b0),                                                                                           // (terminated),                                        
		.av_lock                (1'b0),                                                                                           // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                                           // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                                           // (terminated),                                        
		.uav_clken              (),                                                                                               // (terminated),                                        
		.av_clken               (1'b1),                                                                                           // (terminated),                                        
		.uav_response           (2'b00),                                                                                          // (terminated),                                        
		.av_response            (),                                                                                               // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                                           // (terminated),                                        
		.av_writeresponsevalid  ()                                                                                                // (terminated),                                        
	);

	qsys_top_altera_merlin_axi_translator_1950_sjnedva #(
		.USE_S0_AWID                       (1),
		.USE_S0_AWREGION                   (1),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (1),
		.USE_S0_AWSIZE                     (1),
		.USE_S0_AWBURST                    (1),
		.USE_S0_AWLOCK                     (1),
		.USE_M0_AWLOCK                     (1),
		.USE_S0_AWCACHE                    (1),
		.USE_M0_AWCACHE                    (1),
		.USE_M0_AWPROT                     (1),
		.USE_S0_AWQOS                      (1),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (1),
		.USE_S0_BID                        (1),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (1),
		.USE_S0_ARREGION                   (1),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (1),
		.USE_S0_ARSIZE                     (1),
		.USE_S0_ARBURST                    (1),
		.USE_S0_ARLOCK                     (1),
		.USE_M0_ARLOCK                     (1),
		.USE_M0_ARCACHE                    (1),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (1),
		.USE_S0_ARCACHE                    (1),
		.USE_S0_ARQOS                      (1),
		.USE_S0_RID                        (1),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (1),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (512),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (37),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (37),
		.USE_S0_AWUSER                     (1),
		.USE_S0_ARUSER                     (1),
		.USE_S0_WUSER                      (1),
		.USE_S0_RUSER                      (1),
		.USE_S0_BUSER                      (1),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4"),
		.M0_BURST_LENGTH_WIDTH             (8),
		.S0_BURST_LENGTH_WIDTH             (8),
		.M0_LOCK_WIDTH                     (1),
		.S0_LOCK_WIDTH                     (1),
		.S0_AXI_VERSION                    ("AXI4"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) hps_sub_sys_acp_0_s0_translator (
		.aclk              (dma_subsys_acp_bridge_in_clk_clk),                                          //   input,    width = 1,       clk.clk
		.aresetn           (~dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset_n
		.m0_awid           (hps_sub_sys_acp_0_s0_awid),                                                 //  output,    width = 4,        m0.awid
		.m0_awaddr         (hps_sub_sys_acp_0_s0_awaddr),                                               //  output,   width = 37,          .awaddr
		.m0_awlen          (hps_sub_sys_acp_0_s0_awlen),                                                //  output,    width = 8,          .awlen
		.m0_awsize         (hps_sub_sys_acp_0_s0_awsize),                                               //  output,    width = 3,          .awsize
		.m0_awburst        (hps_sub_sys_acp_0_s0_awburst),                                              //  output,    width = 2,          .awburst
		.m0_awlock         (hps_sub_sys_acp_0_s0_awlock),                                               //  output,    width = 1,          .awlock
		.m0_awcache        (hps_sub_sys_acp_0_s0_awcache),                                              //  output,    width = 4,          .awcache
		.m0_awprot         (hps_sub_sys_acp_0_s0_awprot),                                               //  output,    width = 3,          .awprot
		.m0_awvalid        (hps_sub_sys_acp_0_s0_awvalid),                                              //  output,    width = 1,          .awvalid
		.m0_awready        (hps_sub_sys_acp_0_s0_awready),                                              //   input,    width = 1,          .awready
		.m0_wdata          (hps_sub_sys_acp_0_s0_wdata),                                                //  output,  width = 512,          .wdata
		.m0_wstrb          (hps_sub_sys_acp_0_s0_wstrb),                                                //  output,   width = 64,          .wstrb
		.m0_wlast          (hps_sub_sys_acp_0_s0_wlast),                                                //  output,    width = 1,          .wlast
		.m0_wvalid         (hps_sub_sys_acp_0_s0_wvalid),                                               //  output,    width = 1,          .wvalid
		.m0_wready         (hps_sub_sys_acp_0_s0_wready),                                               //   input,    width = 1,          .wready
		.m0_bid            (hps_sub_sys_acp_0_s0_bid),                                                  //   input,    width = 4,          .bid
		.m0_bresp          (hps_sub_sys_acp_0_s0_bresp),                                                //   input,    width = 2,          .bresp
		.m0_bvalid         (hps_sub_sys_acp_0_s0_bvalid),                                               //   input,    width = 1,          .bvalid
		.m0_bready         (hps_sub_sys_acp_0_s0_bready),                                               //  output,    width = 1,          .bready
		.m0_arid           (hps_sub_sys_acp_0_s0_arid),                                                 //  output,    width = 4,          .arid
		.m0_araddr         (hps_sub_sys_acp_0_s0_araddr),                                               //  output,   width = 37,          .araddr
		.m0_arlen          (hps_sub_sys_acp_0_s0_arlen),                                                //  output,    width = 8,          .arlen
		.m0_arsize         (hps_sub_sys_acp_0_s0_arsize),                                               //  output,    width = 3,          .arsize
		.m0_arburst        (hps_sub_sys_acp_0_s0_arburst),                                              //  output,    width = 2,          .arburst
		.m0_arlock         (hps_sub_sys_acp_0_s0_arlock),                                               //  output,    width = 1,          .arlock
		.m0_arcache        (hps_sub_sys_acp_0_s0_arcache),                                              //  output,    width = 4,          .arcache
		.m0_arprot         (hps_sub_sys_acp_0_s0_arprot),                                               //  output,    width = 3,          .arprot
		.m0_arvalid        (hps_sub_sys_acp_0_s0_arvalid),                                              //  output,    width = 1,          .arvalid
		.m0_arready        (hps_sub_sys_acp_0_s0_arready),                                              //   input,    width = 1,          .arready
		.m0_rid            (hps_sub_sys_acp_0_s0_rid),                                                  //   input,    width = 4,          .rid
		.m0_rdata          (hps_sub_sys_acp_0_s0_rdata),                                                //   input,  width = 512,          .rdata
		.m0_rresp          (hps_sub_sys_acp_0_s0_rresp),                                                //   input,    width = 2,          .rresp
		.m0_rlast          (hps_sub_sys_acp_0_s0_rlast),                                                //   input,    width = 1,          .rlast
		.m0_rvalid         (hps_sub_sys_acp_0_s0_rvalid),                                               //   input,    width = 1,          .rvalid
		.m0_rready         (hps_sub_sys_acp_0_s0_rready),                                               //  output,    width = 1,          .rready
		.s0_awid           (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awid),                         //   input,    width = 4,        s0.awid
		.s0_awaddr         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awaddr),                       //   input,   width = 37,          .awaddr
		.s0_awlen          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlen),                        //   input,    width = 8,          .awlen
		.s0_awsize         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awsize),                       //   input,    width = 3,          .awsize
		.s0_awburst        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awburst),                      //   input,    width = 2,          .awburst
		.s0_awlock         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlock),                       //   input,    width = 1,          .awlock
		.s0_awcache        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awcache),                      //   input,    width = 4,          .awcache
		.s0_awprot         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awprot),                       //   input,    width = 3,          .awprot
		.s0_awuser         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awuser),                       //   input,    width = 1,          .awuser
		.s0_awqos          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awqos),                        //   input,    width = 4,          .awqos
		.s0_awregion       (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awregion),                     //   input,    width = 4,          .awregion
		.s0_awvalid        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awvalid),                      //   input,    width = 1,          .awvalid
		.s0_awready        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awready),                      //  output,    width = 1,          .awready
		.s0_wdata          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wdata),                        //   input,  width = 512,          .wdata
		.s0_wstrb          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wstrb),                        //   input,   width = 64,          .wstrb
		.s0_wlast          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wlast),                        //   input,    width = 1,          .wlast
		.s0_wvalid         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wvalid),                       //   input,    width = 1,          .wvalid
		.s0_wuser          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wuser),                        //   input,    width = 1,          .wuser
		.s0_wready         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wready),                       //  output,    width = 1,          .wready
		.s0_bid            (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bid),                          //  output,    width = 4,          .bid
		.s0_bresp          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bresp),                        //  output,    width = 2,          .bresp
		.s0_buser          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_buser),                        //  output,    width = 1,          .buser
		.s0_bvalid         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bvalid),                       //  output,    width = 1,          .bvalid
		.s0_bready         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bready),                       //   input,    width = 1,          .bready
		.s0_arid           (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arid),                         //   input,    width = 4,          .arid
		.s0_araddr         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_araddr),                       //   input,   width = 37,          .araddr
		.s0_arlen          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlen),                        //   input,    width = 8,          .arlen
		.s0_arsize         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arsize),                       //   input,    width = 3,          .arsize
		.s0_arburst        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arburst),                      //   input,    width = 2,          .arburst
		.s0_arlock         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlock),                       //   input,    width = 1,          .arlock
		.s0_arcache        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arcache),                      //   input,    width = 4,          .arcache
		.s0_arprot         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arprot),                       //   input,    width = 3,          .arprot
		.s0_aruser         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_aruser),                       //   input,    width = 1,          .aruser
		.s0_arqos          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arqos),                        //   input,    width = 4,          .arqos
		.s0_arregion       (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arregion),                     //   input,    width = 4,          .arregion
		.s0_arvalid        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arvalid),                      //   input,    width = 1,          .arvalid
		.s0_arready        (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arready),                      //  output,    width = 1,          .arready
		.s0_rid            (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rid),                          //  output,    width = 4,          .rid
		.s0_rdata          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rdata),                        //  output,  width = 512,          .rdata
		.s0_rresp          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rresp),                        //  output,    width = 2,          .rresp
		.s0_rlast          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rlast),                        //  output,    width = 1,          .rlast
		.s0_rvalid         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rvalid),                       //  output,    width = 1,          .rvalid
		.s0_rready         (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rready),                       //   input,    width = 1,          .rready
		.s0_ruser          (hps_sub_sys_acp_0_s0_agent_altera_axi_master_ruser),                        //  output,    width = 1,          .ruser
		.m0_awuser         (),                                                                          // (terminated),                         
		.m0_awuser_addrchk (),                                                                          // (terminated),                         
		.m0_awuser_sai     (),                                                                          // (terminated),                         
		.m0_awqos          (),                                                                          // (terminated),                         
		.m0_awregion       (),                                                                          // (terminated),                         
		.m0_wuser          (),                                                                          // (terminated),                         
		.m0_wuser_datachk  (),                                                                          // (terminated),                         
		.m0_wuser_data     (),                                                                          // (terminated),                         
		.m0_wuser_poison   (),                                                                          // (terminated),                         
		.m0_buser          (1'b0),                                                                      // (terminated),                         
		.m0_aruser         (),                                                                          // (terminated),                         
		.m0_aruser_addrchk (),                                                                          // (terminated),                         
		.m0_aruser_sai     (),                                                                          // (terminated),                         
		.m0_arqos          (),                                                                          // (terminated),                         
		.m0_arregion       (),                                                                          // (terminated),                         
		.m0_ruser          (1'b0),                                                                      // (terminated),                         
		.m0_ruser_datachk  (64'b0000000000000000000000000000000000000000000000000000000000000000),      // (terminated),                         
		.m0_ruser_data     (4'b0000),                                                                   // (terminated),                         
		.m0_ruser_poison   (8'b00000000),                                                               // (terminated),                         
		.s0_awuser_addrchk (4'b0000),                                                                   // (terminated),                         
		.s0_awuser_sai     (4'b0000),                                                                   // (terminated),                         
		.s0_wuser_datachk  (64'b0000000000000000000000000000000000000000000000000000000000000000),      // (terminated),                         
		.s0_wuser_data     (4'b0000),                                                                   // (terminated),                         
		.s0_wuser_poison   (8'b00000000),                                                               // (terminated),                         
		.s0_aruser_addrchk (4'b0000),                                                                   // (terminated),                         
		.s0_aruser_sai     (4'b0000),                                                                   // (terminated),                         
		.s0_ruser_datachk  (),                                                                          // (terminated),                         
		.s0_ruser_data     (),                                                                          // (terminated),                         
		.s0_ruser_poison   (),                                                                          // (terminated),                         
		.s0_wid            (4'b0000),                                                                   // (terminated),                         
		.s0_ardomain       (2'b00),                                                                     // (terminated),                         
		.s0_arsnoop        (4'b0000),                                                                   // (terminated),                         
		.s0_arbar          (2'b00),                                                                     // (terminated),                         
		.s0_awdomain       (2'b00),                                                                     // (terminated),                         
		.s0_awsnoop        (3'b000),                                                                    // (terminated),                         
		.s0_awbar          (2'b00),                                                                     // (terminated),                         
		.s0_awunique       (1'b0),                                                                      // (terminated),                         
		.m0_wid            (),                                                                          // (terminated),                         
		.m0_ardomain       (),                                                                          // (terminated),                         
		.m0_arsnoop        (),                                                                          // (terminated),                         
		.m0_arbar          (),                                                                          // (terminated),                         
		.m0_awdomain       (),                                                                          // (terminated),                         
		.m0_awsnoop        (),                                                                          // (terminated),                         
		.m0_awbar          (),                                                                          // (terminated),                         
		.m0_awunique       ()                                                                           // (terminated),                         
	);

	qsys_top_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (680),
		.PKT_DOMAIN_H              (679),
		.PKT_DOMAIN_L              (678),
		.PKT_SNOOP_H               (677),
		.PKT_SNOOP_L               (674),
		.PKT_BARRIER_H             (673),
		.PKT_BARRIER_L             (672),
		.PKT_ORI_BURST_SIZE_H      (671),
		.PKT_ORI_BURST_SIZE_L      (669),
		.PKT_RESPONSE_STATUS_H     (668),
		.PKT_RESPONSE_STATUS_L     (667),
		.PKT_QOS_H                 (656),
		.PKT_QOS_L                 (653),
		.PKT_DATA_SIDEBAND_H       (651),
		.PKT_DATA_SIDEBAND_L       (651),
		.PKT_ADDR_SIDEBAND_H       (650),
		.PKT_ADDR_SIDEBAND_L       (650),
		.PKT_BURST_TYPE_H          (649),
		.PKT_BURST_TYPE_L          (648),
		.PKT_CACHE_H               (666),
		.PKT_CACHE_L               (663),
		.PKT_THREAD_ID_H           (659),
		.PKT_THREAD_ID_L           (659),
		.PKT_BURST_SIZE_H          (647),
		.PKT_BURST_SIZE_L          (645),
		.PKT_TRANS_EXCLUSIVE       (618),
		.PKT_TRANS_LOCK            (617),
		.PKT_BEGIN_BURST           (652),
		.PKT_PROTECTION_H          (662),
		.PKT_PROTECTION_L          (660),
		.PKT_BURSTWRAP_H           (644),
		.PKT_BURSTWRAP_L           (634),
		.PKT_BYTE_CNT_H            (633),
		.PKT_BYTE_CNT_L            (619),
		.PKT_ADDR_H                (612),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (613),
		.PKT_TRANS_POSTED          (614),
		.PKT_TRANS_WRITE           (615),
		.PKT_TRANS_READ            (616),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (657),
		.PKT_SRC_ID_L              (657),
		.PKT_DEST_ID_H             (658),
		.PKT_DEST_ID_L             (658),
		.PKT_POISON_H              (681),
		.PKT_POISON_L              (681),
		.PKT_DATACHK_H             (682),
		.PKT_DATACHK_L             (682),
		.PKT_ADDRCHK_H             (685),
		.PKT_ADDRCHK_L             (684),
		.PKT_SAI_H                 (686),
		.PKT_SAI_L                 (686),
		.PKT_USER_DATA_H           (683),
		.PKT_USER_DATA_L           (683),
		.ST_DATA_W                 (696),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (11),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (2047),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_dma_ss_master_m0_agent (
		.clk                   (dma_subsys_acp_bridge_in_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_address),            //   input,   width = 37,        av.address
		.av_write              (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_write),              //   input,    width = 1,          .write
		.av_read               (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_read),               //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writedata),          //   input,  width = 512,          .writedata
		.av_readdata           (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdata),           //  output,  width = 512,          .readdata
		.av_waitrequest        (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_waitrequest),        //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_readdatavalid),      //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_byteenable),         //   input,   width = 64,          .byteenable
		.av_burstcount         (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_burstcount),         //   input,   width = 11,          .burstcount
		.av_debugaccess        (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_debugaccess),        //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_lock),               //   input,    width = 1,          .lock
		.av_response           (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_response),           //  output,    width = 2,          .response
		.av_writeresponsevalid (dma_subsys_dma_ss_master_m0_translator_avalon_universal_master_0_writeresponsevalid), //  output,    width = 1,          .writeresponsevalid
		.cp_valid              (dma_subsys_dma_ss_master_m0_agent_cp_valid),                                          //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_dma_ss_master_m0_agent_cp_data),                                           //  output,  width = 696,          .data
		.cp_startofpacket      (dma_subsys_dma_ss_master_m0_agent_cp_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_dma_ss_master_m0_agent_cp_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_dma_ss_master_m0_agent_cp_ready),                                          //   input,    width = 1,          .ready
		.rp_valid              (dma_subsys_dma_ss_master_m0_limiter_rsp_src_valid),                                   //   input,    width = 1,        rp.valid
		.rp_data               (dma_subsys_dma_ss_master_m0_limiter_rsp_src_data),                                    //   input,  width = 696,          .data
		.rp_channel            (dma_subsys_dma_ss_master_m0_limiter_rsp_src_channel),                                 //   input,    width = 2,          .channel
		.rp_startofpacket      (dma_subsys_dma_ss_master_m0_limiter_rsp_src_startofpacket),                           //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (dma_subsys_dma_ss_master_m0_limiter_rsp_src_endofpacket),                             //   input,    width = 1,          .endofpacket
		.rp_ready              (dma_subsys_dma_ss_master_m0_limiter_rsp_src_ready)                                    //  output,    width = 1,          .ready
	);

	qsys_top_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (140),
		.PKT_DOMAIN_H              (139),
		.PKT_DOMAIN_L              (138),
		.PKT_SNOOP_H               (137),
		.PKT_SNOOP_L               (134),
		.PKT_BARRIER_H             (133),
		.PKT_BARRIER_L             (132),
		.PKT_ORI_BURST_SIZE_H      (131),
		.PKT_ORI_BURST_SIZE_L      (129),
		.PKT_RESPONSE_STATUS_H     (128),
		.PKT_RESPONSE_STATUS_L     (127),
		.PKT_QOS_H                 (116),
		.PKT_QOS_L                 (113),
		.PKT_DATA_SIDEBAND_H       (111),
		.PKT_DATA_SIDEBAND_L       (111),
		.PKT_ADDR_SIDEBAND_H       (110),
		.PKT_ADDR_SIDEBAND_L       (110),
		.PKT_BURST_TYPE_H          (109),
		.PKT_BURST_TYPE_L          (108),
		.PKT_CACHE_H               (126),
		.PKT_CACHE_L               (123),
		.PKT_THREAD_ID_H           (119),
		.PKT_THREAD_ID_L           (119),
		.PKT_BURST_SIZE_H          (107),
		.PKT_BURST_SIZE_L          (105),
		.PKT_TRANS_EXCLUSIVE       (78),
		.PKT_TRANS_LOCK            (77),
		.PKT_BEGIN_BURST           (112),
		.PKT_PROTECTION_H          (122),
		.PKT_PROTECTION_L          (120),
		.PKT_BURSTWRAP_H           (104),
		.PKT_BURSTWRAP_L           (94),
		.PKT_BYTE_CNT_H            (93),
		.PKT_BYTE_CNT_L            (79),
		.PKT_ADDR_H                (72),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (73),
		.PKT_TRANS_POSTED          (74),
		.PKT_TRANS_WRITE           (75),
		.PKT_TRANS_READ            (76),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (117),
		.PKT_SRC_ID_L              (117),
		.PKT_DEST_ID_H             (118),
		.PKT_DEST_ID_L             (118),
		.PKT_POISON_H              (141),
		.PKT_POISON_L              (141),
		.PKT_DATACHK_H             (142),
		.PKT_DATACHK_L             (142),
		.PKT_ADDRCHK_H             (145),
		.PKT_ADDRCHK_L             (144),
		.PKT_SAI_H                 (146),
		.PKT_SAI_L                 (146),
		.PKT_USER_DATA_H           (143),
		.PKT_USER_DATA_L           (143),
		.ST_DATA_W                 (156),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (2047),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) dma_subsys_ext_hps_m_master_expanded_master_agent (
		.clk                   (sys_manager_clk_100_out_clk_clk),                                                                //   input,    width = 1,       clk.clk
		.reset                 (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_address),       //   input,   width = 37,        av.address
		.av_write              (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (dma_subsys_ext_hps_m_master_expanded_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_data),                                      //  output,  width = 156,          .data
		.cp_startofpacket      (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_data),                               //   input,  width = 156,          .data
		.rp_channel            (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_channel),                            //   input,    width = 2,          .channel
		.rp_startofpacket      (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                                               // (terminated),                         
		.av_writeresponsevalid ()                                                                                                // (terminated),                         
	);

	qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui #(
		.PKT_QOS_H                   (656),
		.PKT_QOS_L                   (653),
		.PKT_THREAD_ID_H             (659),
		.PKT_THREAD_ID_L             (659),
		.PKT_RESPONSE_STATUS_H       (668),
		.PKT_RESPONSE_STATUS_L       (667),
		.PKT_BEGIN_BURST             (652),
		.PKT_CACHE_H                 (666),
		.PKT_CACHE_L                 (663),
		.PKT_DATA_SIDEBAND_H         (651),
		.PKT_DATA_SIDEBAND_L         (651),
		.PKT_ADDR_SIDEBAND_H         (650),
		.PKT_ADDR_SIDEBAND_L         (650),
		.PKT_BURST_TYPE_H            (649),
		.PKT_BURST_TYPE_L            (648),
		.PKT_PROTECTION_H            (662),
		.PKT_PROTECTION_L            (660),
		.PKT_BURST_SIZE_H            (647),
		.PKT_BURST_SIZE_L            (645),
		.PKT_BURSTWRAP_H             (644),
		.PKT_BURSTWRAP_L             (634),
		.PKT_BYTE_CNT_H              (633),
		.PKT_BYTE_CNT_L              (619),
		.PKT_ADDR_H                  (612),
		.PKT_ADDR_L                  (576),
		.PKT_TRANS_EXCLUSIVE         (618),
		.PKT_TRANS_LOCK              (617),
		.PKT_TRANS_COMPRESSED_READ   (613),
		.PKT_TRANS_POSTED            (614),
		.PKT_TRANS_WRITE             (615),
		.PKT_TRANS_READ              (616),
		.PKT_DATA_H                  (511),
		.PKT_DATA_L                  (0),
		.PKT_BYTEEN_H                (575),
		.PKT_BYTEEN_L                (512),
		.PKT_SRC_ID_H                (657),
		.PKT_SRC_ID_L                (657),
		.PKT_DEST_ID_H               (658),
		.PKT_DEST_ID_L               (658),
		.PKT_ORI_BURST_SIZE_L        (669),
		.PKT_ORI_BURST_SIZE_H        (671),
		.PKT_DOMAIN_L                (678),
		.PKT_DOMAIN_H                (679),
		.PKT_SNOOP_L                 (674),
		.PKT_SNOOP_H                 (677),
		.PKT_BARRIER_L               (672),
		.PKT_BARRIER_H               (673),
		.PKT_WUNIQUE                 (680),
		.PKT_EOP_OOO                 (687),
		.PKT_SOP_OOO                 (688),
		.PKT_POISON_H                (681),
		.PKT_POISON_L                (681),
		.PKT_DATACHK_H               (682),
		.PKT_DATACHK_L               (682),
		.PKT_ADDRCHK_H               (685),
		.PKT_ADDRCHK_L               (684),
		.PKT_SAI_H                   (686),
		.PKT_SAI_L                   (686),
		.PKT_USER_DATA_H             (683),
		.PKT_USER_DATA_L             (683),
		.SAI_WIDTH                   (1),
		.ADDRCHK_WIDTH               (1),
		.USER_DATA_WIDTH             (1),
		.ADDR_USER_WIDTH             (1),
		.DATA_USER_WIDTH             (1),
		.ST_DATA_W                   (696),
		.ADDR_WIDTH                  (37),
		.RDATA_WIDTH                 (512),
		.WDATA_WIDTH                 (512),
		.ST_CHANNEL_W                (2),
		.AXI_SLAVE_ID_W              (4),
		.ACE_LITE_SUPPORT            (0),
		.PASS_ID_TO_SLAVE            (0),
		.AXI_VERSION                 ("AXI4"),
		.WRITE_ACCEPTANCE_CAPABILITY (8),
		.READ_ACCEPTANCE_CAPABILITY  (8),
		.USE_PKT_DATACHK             (0),
		.USE_PKT_ADDRCHK             (0),
		.SYNC_RESET                  (1),
		.USE_MEMORY_BLOCKS           (0),
		.ROLE_BASED_USER             (0),
		.ENABLE_OOO                  (0),
		.REORDER_BUFFER              (0)
	) hps_sub_sys_acp_0_s0_agent (
		.aclk                   (dma_subsys_acp_bridge_in_clk_clk),                                          //   input,    width = 1,        clock_sink.clk
		.aresetn                (~dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        reset_sink.reset_n
		.read_cp_valid          (cmd_mux_001_src_valid),                                                     //   input,    width = 1,           read_cp.valid
		.read_cp_ready          (cmd_mux_001_src_ready),                                                     //  output,    width = 1,                  .ready
		.read_cp_data           (cmd_mux_001_src_data),                                                      //   input,  width = 696,                  .data
		.read_cp_channel        (cmd_mux_001_src_channel),                                                   //   input,    width = 2,                  .channel
		.read_cp_startofpacket  (cmd_mux_001_src_startofpacket),                                             //   input,    width = 1,                  .startofpacket
		.read_cp_endofpacket    (cmd_mux_001_src_endofpacket),                                               //   input,    width = 1,                  .endofpacket
		.write_cp_ready         (cmd_mux_src_ready),                                                         //  output,    width = 1,          write_cp.ready
		.write_cp_valid         (cmd_mux_src_valid),                                                         //   input,    width = 1,                  .valid
		.write_cp_data          (cmd_mux_src_data),                                                          //   input,  width = 696,                  .data
		.write_cp_channel       (cmd_mux_src_channel),                                                       //   input,    width = 2,                  .channel
		.write_cp_startofpacket (cmd_mux_src_startofpacket),                                                 //   input,    width = 1,                  .startofpacket
		.write_cp_endofpacket   (cmd_mux_src_endofpacket),                                                   //   input,    width = 1,                  .endofpacket
		.read_rp_ready          (hps_sub_sys_acp_0_s0_agent_read_rp_ready),                                  //   input,    width = 1,           read_rp.ready
		.read_rp_valid          (hps_sub_sys_acp_0_s0_agent_read_rp_valid),                                  //  output,    width = 1,                  .valid
		.read_rp_data           (hps_sub_sys_acp_0_s0_agent_read_rp_data),                                   //  output,  width = 696,                  .data
		.read_rp_startofpacket  (hps_sub_sys_acp_0_s0_agent_read_rp_startofpacket),                          //  output,    width = 1,                  .startofpacket
		.read_rp_endofpacket    (hps_sub_sys_acp_0_s0_agent_read_rp_endofpacket),                            //  output,    width = 1,                  .endofpacket
		.write_rp_ready         (hps_sub_sys_acp_0_s0_agent_write_rp_ready),                                 //   input,    width = 1,          write_rp.ready
		.write_rp_valid         (hps_sub_sys_acp_0_s0_agent_write_rp_valid),                                 //  output,    width = 1,                  .valid
		.write_rp_data          (hps_sub_sys_acp_0_s0_agent_write_rp_data),                                  //  output,  width = 696,                  .data
		.write_rp_startofpacket (hps_sub_sys_acp_0_s0_agent_write_rp_startofpacket),                         //  output,    width = 1,                  .startofpacket
		.write_rp_endofpacket   (hps_sub_sys_acp_0_s0_agent_write_rp_endofpacket),                           //  output,    width = 1,                  .endofpacket
		.awid                   (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awid),                         //  output,    width = 4, altera_axi_master.awid
		.awaddr                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awaddr),                       //  output,   width = 37,                  .awaddr
		.awlen                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlen),                        //  output,    width = 8,                  .awlen
		.awsize                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awsize),                       //  output,    width = 3,                  .awsize
		.awburst                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awburst),                      //  output,    width = 2,                  .awburst
		.awlock                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awlock),                       //  output,    width = 1,                  .awlock
		.awcache                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awcache),                      //  output,    width = 4,                  .awcache
		.awprot                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awprot),                       //  output,    width = 3,                  .awprot
		.awuser                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awuser),                       //  output,    width = 1,                  .awuser
		.awvalid                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awvalid),                      //  output,    width = 1,                  .awvalid
		.awready                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awready),                      //   input,    width = 1,                  .awready
		.wdata                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wdata),                        //  output,  width = 512,                  .wdata
		.wstrb                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wstrb),                        //  output,   width = 64,                  .wstrb
		.wlast                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wlast),                        //  output,    width = 1,                  .wlast
		.wvalid                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wvalid),                       //  output,    width = 1,                  .wvalid
		.wready                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wready),                       //   input,    width = 1,                  .wready
		.bid                    (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bid),                          //   input,    width = 4,                  .bid
		.bresp                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bresp),                        //   input,    width = 2,                  .bresp
		.bvalid                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bvalid),                       //   input,    width = 1,                  .bvalid
		.bready                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_bready),                       //  output,    width = 1,                  .bready
		.arid                   (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arid),                         //  output,    width = 4,                  .arid
		.araddr                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_araddr),                       //  output,   width = 37,                  .araddr
		.arlen                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlen),                        //  output,    width = 8,                  .arlen
		.arsize                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arsize),                       //  output,    width = 3,                  .arsize
		.arburst                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arburst),                      //  output,    width = 2,                  .arburst
		.arlock                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arlock),                       //  output,    width = 1,                  .arlock
		.arcache                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arcache),                      //  output,    width = 4,                  .arcache
		.arprot                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arprot),                       //  output,    width = 3,                  .arprot
		.aruser                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_aruser),                       //  output,    width = 1,                  .aruser
		.arvalid                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arvalid),                      //  output,    width = 1,                  .arvalid
		.arready                (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arready),                      //   input,    width = 1,                  .arready
		.rid                    (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rid),                          //   input,    width = 4,                  .rid
		.rdata                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rdata),                        //   input,  width = 512,                  .rdata
		.rresp                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rresp),                        //   input,    width = 2,                  .rresp
		.rlast                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rlast),                        //   input,    width = 1,                  .rlast
		.rvalid                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rvalid),                       //   input,    width = 1,                  .rvalid
		.rready                 (hps_sub_sys_acp_0_s0_agent_altera_axi_master_rready),                       //  output,    width = 1,                  .rready
		.wuser                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_wuser),                        //  output,    width = 1,                  .wuser
		.awqos                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awqos),                        //  output,    width = 4,                  .awqos
		.awregion               (hps_sub_sys_acp_0_s0_agent_altera_axi_master_awregion),                     //  output,    width = 4,                  .awregion
		.ruser                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_ruser),                        //   input,    width = 1,                  .ruser
		.buser                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_buser),                        //   input,    width = 1,                  .buser
		.arqos                  (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arqos),                        //  output,    width = 4,                  .arqos
		.arregion               (hps_sub_sys_acp_0_s0_agent_altera_axi_master_arregion),                     //  output,    width = 4,                  .arregion
		.awuser_addrchk         (),                                                                          // (terminated),                                 
		.awuser_sai             (),                                                                          // (terminated),                                 
		.wuser_datachk          (),                                                                          // (terminated),                                 
		.wuser_data             (),                                                                          // (terminated),                                 
		.wuser_poison           (),                                                                          // (terminated),                                 
		.aruser_addrchk         (),                                                                          // (terminated),                                 
		.aruser_sai             (),                                                                          // (terminated),                                 
		.ruser_datachk          (64'b0000000000000000000000000000000000000000000000000000000000000000),      // (terminated),                                 
		.ruser_data             (1'b0),                                                                      // (terminated),                                 
		.ruser_poison           (8'b00000000),                                                               // (terminated),                                 
		.wid                    (),                                                                          // (terminated),                                 
		.arsnoop                (),                                                                          // (terminated),                                 
		.ardomain               (),                                                                          // (terminated),                                 
		.arbar                  (),                                                                          // (terminated),                                 
		.awsnoop                (),                                                                          // (terminated),                                 
		.awdomain               (),                                                                          // (terminated),                                 
		.awbar                  (),                                                                          // (terminated),                                 
		.awunique               ()                                                                           // (terminated),                                 
	);

	qsys_top_altera_merlin_router_1921_7a3ltra router (
		.sink_ready         (dma_subsys_dma_ss_master_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_dma_ss_master_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_dma_ss_master_m0_agent_cp_data),                                //   input,  width = 696,          .data
		.sink_startofpacket (dma_subsys_dma_ss_master_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_dma_ss_master_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                         //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                         //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                          //  output,  width = 696,          .data
		.src_channel        (router_src_channel),                                                       //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_qcsuy2y router_001 (
		.sink_ready         (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_data),                                //   input,  width = 156,          .data
		.sink_startofpacket (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_ext_hps_m_master_expanded_master_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                                     //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                                      //  output,  width = 156,          .data
		.src_channel        (router_001_src_channel),                                                                   //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                                //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_ag77fna router_002 (
		.sink_ready         (hps_sub_sys_acp_0_s0_agent_write_rp_ready),                                //  output,    width = 1,      sink.ready
		.sink_valid         (hps_sub_sys_acp_0_s0_agent_write_rp_valid),                                //   input,    width = 1,          .valid
		.sink_data          (hps_sub_sys_acp_0_s0_agent_write_rp_data),                                 //   input,  width = 696,          .data
		.sink_startofpacket (hps_sub_sys_acp_0_s0_agent_write_rp_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (hps_sub_sys_acp_0_s0_agent_write_rp_endofpacket),                          //   input,    width = 1,          .endofpacket
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                                      //  output,  width = 696,          .data
		.src_channel        (router_002_src_channel),                                                   //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_ag77fna router_003 (
		.sink_ready         (hps_sub_sys_acp_0_s0_agent_read_rp_ready),                                 //  output,    width = 1,      sink.ready
		.sink_valid         (hps_sub_sys_acp_0_s0_agent_read_rp_valid),                                 //   input,    width = 1,          .valid
		.sink_data          (hps_sub_sys_acp_0_s0_agent_read_rp_data),                                  //   input,  width = 696,          .data
		.sink_startofpacket (hps_sub_sys_acp_0_s0_agent_read_rp_startofpacket),                         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (hps_sub_sys_acp_0_s0_agent_read_rp_endofpacket),                           //   input,    width = 1,          .endofpacket
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                                      //  output,  width = 696,          .data
		.src_channel        (router_003_src_channel),                                                   //  output,    width = 2,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_traffic_limiter_1921_bdzuu2i #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (658),
		.PKT_DEST_ID_L                        (658),
		.PKT_SRC_ID_H                         (657),
		.PKT_SRC_ID_L                         (657),
		.PKT_BYTE_CNT_H                       (633),
		.PKT_BYTE_CNT_L                       (619),
		.PKT_BYTEEN_H                         (575),
		.PKT_BYTEEN_L                         (512),
		.PKT_TRANS_POSTED                     (614),
		.PKT_TRANS_WRITE                      (615),
		.PKT_TRANS_SEQ_H                      (695),
		.PKT_TRANS_SEQ_L                      (689),
		.MAX_OUTSTANDING_RESPONSES            (17),
		.PIPELINED                            (0),
		.ST_DATA_W                            (696),
		.ST_CHANNEL_W                         (2),
		.VALID_WIDTH                          (2),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (1),
		.SUPPORTS_POSTED_WRITES               (0),
		.SUPPORTS_NONPOSTED_WRITES            (1),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) dma_subsys_dma_ss_master_m0_limiter (
		.clk                    (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset                  (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                         //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                         //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                          //   input,  width = 696,          .data
		.cmd_sink_channel       (router_src_channel),                                                       //   input,    width = 2,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                 //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                   //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (dma_subsys_dma_ss_master_m0_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (dma_subsys_dma_ss_master_m0_limiter_cmd_src_data),                         //  output,  width = 696,          .data
		.cmd_src_channel        (dma_subsys_dma_ss_master_m0_limiter_cmd_src_channel),                      //  output,    width = 2,          .channel
		.cmd_src_startofpacket  (dma_subsys_dma_ss_master_m0_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (dma_subsys_dma_ss_master_m0_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                        //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                        //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                      //   input,    width = 2,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                         //   input,  width = 696,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (dma_subsys_dma_ss_master_m0_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (dma_subsys_dma_ss_master_m0_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (dma_subsys_dma_ss_master_m0_limiter_rsp_src_data),                         //  output,  width = 696,          .data
		.rsp_src_channel        (dma_subsys_dma_ss_master_m0_limiter_rsp_src_channel),                      //  output,    width = 2,          .channel
		.rsp_src_startofpacket  (dma_subsys_dma_ss_master_m0_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (dma_subsys_dma_ss_master_m0_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (dma_subsys_dma_ss_master_m0_limiter_cmd_valid_data)                        //  output,    width = 2, cmd_valid.data
	);

	qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (118),
		.PKT_DEST_ID_L                        (118),
		.PKT_SRC_ID_H                         (117),
		.PKT_SRC_ID_L                         (117),
		.PKT_BYTE_CNT_H                       (93),
		.PKT_BYTE_CNT_L                       (79),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (74),
		.PKT_TRANS_WRITE                      (75),
		.PKT_TRANS_SEQ_H                      (155),
		.PKT_TRANS_SEQ_L                      (149),
		.MAX_OUTSTANDING_RESPONSES            (21),
		.PIPELINED                            (0),
		.ST_DATA_W                            (156),
		.ST_CHANNEL_W                         (2),
		.VALID_WIDTH                          (1),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (1),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) dma_subsys_ext_hps_m_master_expanded_master_limiter (
		.clk                    (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset                  (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                                                     //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                                                     //   input,    width = 1,          .valid
		.cmd_sink_data          (router_001_src_data),                                                                      //   input,  width = 156,          .data
		.cmd_sink_channel       (router_001_src_channel),                                                                   //   input,    width = 2,          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                                             //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                                               //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_data),                         //  output,  width = 156,          .data
		.cmd_src_channel        (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_channel),                      //  output,    width = 2,          .channel
		.cmd_src_startofpacket  (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_valid),                        //  output,    width = 1,          .valid
		.rsp_sink_ready         (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_ready),                  //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_valid),                  //   input,    width = 1,          .valid
		.rsp_sink_channel       (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_channel),                //   input,    width = 2,          .channel
		.rsp_sink_data          (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_data),                   //   input,  width = 156,          .data
		.rsp_sink_startofpacket (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_startofpacket),          //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_endofpacket),            //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_data),                         //  output,  width = 156,          .data
		.rsp_src_channel        (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_channel),                      //  output,    width = 2,          .channel
		.rsp_src_startofpacket  (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (dma_subsys_ext_hps_m_master_expanded_master_limiter_rsp_src_endofpacket)                   //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_4vlon3q cmd_demux (
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,        clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (dma_subsys_dma_ss_master_m0_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (dma_subsys_dma_ss_master_m0_limiter_cmd_src_channel),                      //   input,    width = 2,           .channel
		.sink_data          (dma_subsys_dma_ss_master_m0_limiter_cmd_src_data),                         //   input,  width = 696,           .data
		.sink_startofpacket (dma_subsys_dma_ss_master_m0_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (dma_subsys_dma_ss_master_m0_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (dma_subsys_dma_ss_master_m0_limiter_cmd_valid_data),                       //   input,    width = 2, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                     //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                     //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                                      //  output,  width = 696,           .data
		.src0_channel       (cmd_demux_src0_channel),                                                   //  output,    width = 2,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                             //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                     //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                     //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                                      //  output,  width = 696,           .data
		.src1_channel       (cmd_demux_src1_channel),                                                   //  output,    width = 2,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                             //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                                                //  output,    width = 1,           .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy cmd_demux_001 (
		.clk                (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_ready),                  //  output,    width = 1,      sink.ready
		.sink_channel       (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_channel),                //   input,    width = 2,          .channel
		.sink_data          (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_data),                   //   input,  width = 696,          .data
		.sink_startofpacket (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_startofpacket),          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_endofpacket),            //   input,    width = 1,          .endofpacket
		.sink_valid         (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_valid),                  //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                                                 //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                                                                  //  output,  width = 696,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                                               //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                                                 //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_001_src1_data),                                                                  //  output,  width = 696,          .data
		.src1_channel       (cmd_demux_001_src1_channel),                                                               //  output,    width = 2,          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                                                            //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_vr43bja cmd_mux (
		.clk                 (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                                         //  output,  width = 696,          .data
		.src_channel         (cmd_mux_src_channel),                                                      //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                                   //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src0_data),                                                      //   input,  width = 696,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (crosser_out_ready),                                                        //  output,    width = 1,     sink1.ready
		.sink1_valid         (crosser_out_valid),                                                        //   input,    width = 1,          .valid
		.sink1_channel       (crosser_out_channel),                                                      //   input,    width = 2,          .channel
		.sink1_data          (crosser_out_data),                                                         //   input,  width = 696,          .data
		.sink1_startofpacket (crosser_out_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (crosser_out_endofpacket)                                                   //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_vr43bja cmd_mux_001 (
		.clk                 (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                     //  output,  width = 696,          .data
		.src_channel         (cmd_mux_001_src_channel),                                                  //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                                   //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src1_data),                                                      //   input,  width = 696,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (crosser_001_out_ready),                                                    //  output,    width = 1,     sink1.ready
		.sink1_valid         (crosser_001_out_valid),                                                    //   input,    width = 1,          .valid
		.sink1_channel       (crosser_001_out_channel),                                                  //   input,    width = 2,          .channel
		.sink1_data          (crosser_001_out_data),                                                     //   input,  width = 696,          .data
		.sink1_startofpacket (crosser_001_out_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (crosser_001_out_endofpacket)                                               //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy rsp_demux (
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                                   //   input,    width = 2,          .channel
		.sink_data          (router_002_src_data),                                                      //   input,  width = 696,          .data
		.sink_startofpacket (router_002_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                      //  output,  width = 696,          .data
		.src0_channel       (rsp_demux_src0_channel),                                                   //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                               //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                                     //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                                     //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                                      //  output,  width = 696,          .data
		.src1_channel       (rsp_demux_src1_channel),                                                   //  output,    width = 2,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy rsp_demux_001 (
		.clk                (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                                                   //   input,    width = 2,          .channel
		.sink_data          (router_003_src_data),                                                      //   input,  width = 696,          .data
		.sink_startofpacket (router_003_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                  //  output,  width = 696,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                               //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                                                  //  output,  width = 696,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                               //  output,    width = 2,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_zoozktq rsp_mux (
		.clk                 (dma_subsys_acp_bridge_in_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_dma_ss_master_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                         //  output,  width = 696,          .data
		.src_channel         (rsp_mux_src_channel),                                                      //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                   //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src0_data),                                                      //   input,  width = 696,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                               //   input,    width = 2,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                  //   input,  width = 696,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_zoozktq rsp_mux_001 (
		.clk                 (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset               (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                                    //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                                    //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                                                     //  output,  width = 696,          .data
		.src_channel         (rsp_mux_001_src_channel),                                                                  //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_002_out_ready),                                                                    //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_002_out_valid),                                                                    //   input,    width = 1,          .valid
		.sink0_channel       (crosser_002_out_channel),                                                                  //   input,    width = 2,          .channel
		.sink0_data          (crosser_002_out_data),                                                                     //   input,  width = 696,          .data
		.sink0_startofpacket (crosser_002_out_startofpacket),                                                            //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_002_out_endofpacket),                                                              //   input,    width = 1,          .endofpacket
		.sink1_ready         (crosser_003_out_ready),                                                                    //  output,    width = 1,     sink1.ready
		.sink1_valid         (crosser_003_out_valid),                                                                    //   input,    width = 1,          .valid
		.sink1_channel       (crosser_003_out_channel),                                                                  //   input,    width = 2,          .channel
		.sink1_data          (crosser_003_out_data),                                                                     //   input,  width = 696,          .data
		.sink1_startofpacket (crosser_003_out_startofpacket),                                                            //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (crosser_003_out_endofpacket)                                                               //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_width_adapter_1940_33xal7i #(
		.IN_PKT_ADDR_H                 (72),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (93),
		.IN_PKT_BYTE_CNT_L             (79),
		.IN_PKT_TRANS_COMPRESSED_READ  (73),
		.IN_PKT_TRANS_WRITE            (75),
		.IN_PKT_BURSTWRAP_H            (104),
		.IN_PKT_BURSTWRAP_L            (94),
		.IN_PKT_BURST_SIZE_H           (107),
		.IN_PKT_BURST_SIZE_L           (105),
		.IN_PKT_RESPONSE_STATUS_H      (128),
		.IN_PKT_RESPONSE_STATUS_L      (127),
		.IN_PKT_TRANS_EXCLUSIVE        (78),
		.IN_PKT_BURST_TYPE_H           (109),
		.IN_PKT_BURST_TYPE_L           (108),
		.IN_PKT_ORI_BURST_SIZE_L       (129),
		.IN_PKT_ORI_BURST_SIZE_H       (131),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (156),
		.OUT_PKT_ADDR_H                (612),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (633),
		.OUT_PKT_BYTE_CNT_L            (619),
		.OUT_PKT_TRANS_COMPRESSED_READ (613),
		.OUT_PKT_BURST_SIZE_H          (647),
		.OUT_PKT_BURST_SIZE_L          (645),
		.OUT_PKT_RESPONSE_STATUS_H     (668),
		.OUT_PKT_RESPONSE_STATUS_L     (667),
		.OUT_PKT_TRANS_EXCLUSIVE       (618),
		.OUT_PKT_BURST_TYPE_H          (649),
		.OUT_PKT_BURST_TYPE_L          (648),
		.OUT_PKT_ORI_BURST_SIZE_L      (669),
		.OUT_PKT_ORI_BURST_SIZE_H      (671),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (687),
		.OUT_PKT_SOP_OOO               (688),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (696),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter (
		.clk                  (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset                (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_valid),                        //   input,    width = 1,      sink.valid
		.in_channel           (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_channel),                      //   input,    width = 2,          .channel
		.in_startofpacket     (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_startofpacket),                //   input,    width = 1,          .startofpacket
		.in_endofpacket       (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_endofpacket),                  //   input,    width = 1,          .endofpacket
		.in_ready             (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_ready),                        //  output,    width = 1,          .ready
		.in_data              (dma_subsys_ext_hps_m_master_expanded_master_limiter_cmd_src_data),                         //   input,  width = 156,          .data
		.out_endofpacket      (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_data),                   //  output,  width = 696,          .data
		.out_channel          (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                                    // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1940_mgyhula #(
		.IN_PKT_ADDR_H                 (612),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (633),
		.IN_PKT_BYTE_CNT_L             (619),
		.IN_PKT_TRANS_COMPRESSED_READ  (613),
		.IN_PKT_TRANS_WRITE            (615),
		.IN_PKT_BURSTWRAP_H            (644),
		.IN_PKT_BURSTWRAP_L            (634),
		.IN_PKT_BURST_SIZE_H           (647),
		.IN_PKT_BURST_SIZE_L           (645),
		.IN_PKT_RESPONSE_STATUS_H      (668),
		.IN_PKT_RESPONSE_STATUS_L      (667),
		.IN_PKT_TRANS_EXCLUSIVE        (618),
		.IN_PKT_BURST_TYPE_H           (649),
		.IN_PKT_BURST_TYPE_L           (648),
		.IN_PKT_ORI_BURST_SIZE_L       (669),
		.IN_PKT_ORI_BURST_SIZE_H       (671),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (696),
		.OUT_PKT_ADDR_H                (72),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (93),
		.OUT_PKT_BYTE_CNT_L            (79),
		.OUT_PKT_TRANS_COMPRESSED_READ (73),
		.OUT_PKT_BURST_SIZE_H          (107),
		.OUT_PKT_BURST_SIZE_L          (105),
		.OUT_PKT_RESPONSE_STATUS_H     (128),
		.OUT_PKT_RESPONSE_STATUS_L     (127),
		.OUT_PKT_TRANS_EXCLUSIVE       (78),
		.OUT_PKT_BURST_TYPE_H          (109),
		.OUT_PKT_BURST_TYPE_L          (108),
		.OUT_PKT_ORI_BURST_SIZE_L      (129),
		.OUT_PKT_ORI_BURST_SIZE_H      (131),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (147),
		.OUT_PKT_SOP_OOO               (148),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (156),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter (
		.clk                  (sys_manager_clk_100_out_clk_clk),                                                          //   input,    width = 1,       clk.clk
		.reset                (dma_subsys_ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (rsp_mux_001_src_valid),                                                                    //   input,    width = 1,      sink.valid
		.in_channel           (rsp_mux_001_src_channel),                                                                  //   input,    width = 2,          .channel
		.in_startofpacket     (rsp_mux_001_src_startofpacket),                                                            //   input,    width = 1,          .startofpacket
		.in_endofpacket       (rsp_mux_001_src_endofpacket),                                                              //   input,    width = 1,          .endofpacket
		.in_ready             (rsp_mux_001_src_ready),                                                                    //  output,    width = 1,          .ready
		.in_data              (rsp_mux_001_src_data),                                                                     //   input,  width = 696,          .data
		.out_endofpacket      (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_data),                   //  output,  width = 156,          .data
		.out_channel          (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                                    // (terminated),                         
	);

	qsys_top_hs_clk_xer_1940_jv2gq6y #(
		.DATA_WIDTH          (696),
		.BITS_PER_SYMBOL     (696),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser (
		.in_clk            (sys_manager_clk_100_out_clk_clk),                             //   input,    width = 1,        in_clk.clk
		.in_reset          (crosser_in_clk_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (dma_subsys_acp_bridge_in_clk_clk),                            //   input,    width = 1,       out_clk.clk
		.out_reset         (dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                                    //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_001_src0_valid),                                    //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),                            //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),                              //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_001_src0_channel),                                  //   input,    width = 2,              .channel
		.in_data           (cmd_demux_001_src0_data),                                     //   input,  width = 696,              .data
		.out_ready         (crosser_out_ready),                                           //   input,    width = 1,           out.ready
		.out_valid         (crosser_out_valid),                                           //  output,    width = 1,              .valid
		.out_startofpacket (crosser_out_startofpacket),                                   //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                     //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_out_channel),                                         //  output,    width = 2,              .channel
		.out_data          (crosser_out_data),                                            //  output,  width = 696,              .data
		.in_empty          (1'b0),                                                        // (terminated),                             
		.in_error          (1'b0),                                                        // (terminated),                             
		.out_empty         (),                                                            // (terminated),                             
		.out_error         ()                                                             // (terminated),                             
	);

	qsys_top_hs_clk_xer_1940_jv2gq6y #(
		.DATA_WIDTH          (696),
		.BITS_PER_SYMBOL     (696),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_001 (
		.in_clk            (sys_manager_clk_100_out_clk_clk),                             //   input,    width = 1,        in_clk.clk
		.in_reset          (crosser_in_clk_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (dma_subsys_acp_bridge_in_clk_clk),                            //   input,    width = 1,       out_clk.clk
		.out_reset         (dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_001_src1_ready),                                    //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_001_src1_valid),                                    //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_001_src1_startofpacket),                            //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_001_src1_endofpacket),                              //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_001_src1_channel),                                  //   input,    width = 2,              .channel
		.in_data           (cmd_demux_001_src1_data),                                     //   input,  width = 696,              .data
		.out_ready         (crosser_001_out_ready),                                       //   input,    width = 1,           out.ready
		.out_valid         (crosser_001_out_valid),                                       //  output,    width = 1,              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                               //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                                 //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_001_out_channel),                                     //  output,    width = 2,              .channel
		.out_data          (crosser_001_out_data),                                        //  output,  width = 696,              .data
		.in_empty          (1'b0),                                                        // (terminated),                             
		.in_error          (1'b0),                                                        // (terminated),                             
		.out_empty         (),                                                            // (terminated),                             
		.out_error         ()                                                             // (terminated),                             
	);

	qsys_top_hs_clk_xer_1940_jv2gq6y #(
		.DATA_WIDTH          (696),
		.BITS_PER_SYMBOL     (696),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_002 (
		.in_clk            (dma_subsys_acp_bridge_in_clk_clk),                            //   input,    width = 1,        in_clk.clk
		.in_reset          (dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (sys_manager_clk_100_out_clk_clk),                             //   input,    width = 1,       out_clk.clk
		.out_reset         (crosser_in_clk_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_src1_ready),                                        //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_src1_valid),                                        //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                                //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                                  //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_src1_channel),                                      //   input,    width = 2,              .channel
		.in_data           (rsp_demux_src1_data),                                         //   input,  width = 696,              .data
		.out_ready         (crosser_002_out_ready),                                       //   input,    width = 1,           out.ready
		.out_valid         (crosser_002_out_valid),                                       //  output,    width = 1,              .valid
		.out_startofpacket (crosser_002_out_startofpacket),                               //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                                 //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_002_out_channel),                                     //  output,    width = 2,              .channel
		.out_data          (crosser_002_out_data),                                        //  output,  width = 696,              .data
		.in_empty          (1'b0),                                                        // (terminated),                             
		.in_error          (1'b0),                                                        // (terminated),                             
		.out_empty         (),                                                            // (terminated),                             
		.out_error         ()                                                             // (terminated),                             
	);

	qsys_top_hs_clk_xer_1940_jv2gq6y #(
		.DATA_WIDTH          (696),
		.BITS_PER_SYMBOL     (696),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_003 (
		.in_clk            (dma_subsys_acp_bridge_in_clk_clk),                            //   input,    width = 1,        in_clk.clk
		.in_reset          (dma_subsys_dma_rst_100_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (sys_manager_clk_100_out_clk_clk),                             //   input,    width = 1,       out_clk.clk
		.out_reset         (crosser_in_clk_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_001_src1_ready),                                    //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_001_src1_valid),                                    //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_001_src1_startofpacket),                            //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_001_src1_endofpacket),                              //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_001_src1_channel),                                  //   input,    width = 2,              .channel
		.in_data           (rsp_demux_001_src1_data),                                     //   input,  width = 696,              .data
		.out_ready         (crosser_003_out_ready),                                       //   input,    width = 1,           out.ready
		.out_valid         (crosser_003_out_valid),                                       //  output,    width = 1,              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                               //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                                 //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_003_out_channel),                                     //  output,    width = 2,              .channel
		.out_data          (crosser_003_out_data),                                        //  output,  width = 696,              .data
		.in_empty          (1'b0),                                                        // (terminated),                             
		.in_error          (1'b0),                                                        // (terminated),                             
		.out_empty         (),                                                            // (terminated),                             
		.out_error         ()                                                             // (terminated),                             
	);

endmodule
