ARM GAS  /tmp/cceZdaFo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart4_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/cceZdaFo.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 73 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 73 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 73 3 view .LVU3
ARM GAS  /tmp/cceZdaFo.s 			page 3


  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 73 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 73 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 74 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 74 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 74 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 74 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 74 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 81 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB131:
ARM GAS  /tmp/cceZdaFo.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 90 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
  98              		.loc 1 91 3 view .LVU15
  99              		.loc 1 91 15 is_stmt 0 view .LVU16
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 91 5 view .LVU17
 102 0002 0E4B     		ldr	r3, .L12
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L11
 105 0008 7047     		bx	lr
 106              	.L11:
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 107              		.loc 1 90 1 view .LVU18
 108 000a 00B5     		push	{lr}
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 000c 83B0     		sub	sp, sp, #12
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 16
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 115              		.loc 1 97 5 is_stmt 1 view .LVU19
 116              	.LBB4:
 117              		.loc 1 97 5 view .LVU20
 118 000e 0021     		movs	r1, #0
 119 0010 0191     		str	r1, [sp, #4]
 120              		.loc 1 97 5 view .LVU21
 121 0012 03F59C33 		add	r3, r3, #79872
 122 0016 5A6C     		ldr	r2, [r3, #68]
 123 0018 42F00102 		orr	r2, r2, #1
 124 001c 5A64     		str	r2, [r3, #68]
 125              		.loc 1 97 5 view .LVU22
 126 001e 5B6C     		ldr	r3, [r3, #68]
 127 0020 03F00103 		and	r3, r3, #1
 128 0024 0193     		str	r3, [sp, #4]
 129              		.loc 1 97 5 view .LVU23
 130 0026 019B     		ldr	r3, [sp, #4]
 131              	.LBE4:
 132              		.loc 1 97 5 view .LVU24
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
ARM GAS  /tmp/cceZdaFo.s 			page 5


  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 133              		.loc 1 99 5 view .LVU25
 134 0028 0A46     		mov	r2, r1
 135 002a 1920     		movs	r0, #25
 136              	.LVL1:
 137              		.loc 1 99 5 is_stmt 0 view .LVU26
 138 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL2:
 100:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 140              		.loc 1 100 5 is_stmt 1 view .LVU27
 141 0030 1920     		movs	r0, #25
 142 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL3:
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 104:Core/Src/stm32f4xx_hal_msp.c ****   }
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c **** }
 144              		.loc 1 106 1 is_stmt 0 view .LVU28
 145 0036 03B0     		add	sp, sp, #12
 146              	.LCFI4:
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0038 5DF804FB 		ldr	pc, [sp], #4
 150              	.L13:
 151              		.align	2
 152              	.L12:
 153 003c 00000140 		.word	1073807360
 154              		.cfi_endproc
 155              	.LFE131:
 157              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_TIM_Encoder_MspInit
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	HAL_TIM_Encoder_MspInit:
 165              	.LVL4:
 166              	.LFB132:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c **** /**
 109:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 110:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 111:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 112:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 113:Core/Src/stm32f4xx_hal_msp.c **** */
 114:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 115:Core/Src/stm32f4xx_hal_msp.c **** {
 167              		.loc 1 115 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 32
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		.loc 1 115 1 is_stmt 0 view .LVU30
 172 0000 00B5     		push	{lr}
 173              	.LCFI5:
 174              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cceZdaFo.s 			page 6


 175              		.cfi_offset 14, -4
 176 0002 89B0     		sub	sp, sp, #36
 177              	.LCFI6:
 178              		.cfi_def_cfa_offset 40
 116:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 179              		.loc 1 116 3 is_stmt 1 view .LVU31
 180              		.loc 1 116 20 is_stmt 0 view .LVU32
 181 0004 0023     		movs	r3, #0
 182 0006 0393     		str	r3, [sp, #12]
 183 0008 0493     		str	r3, [sp, #16]
 184 000a 0593     		str	r3, [sp, #20]
 185 000c 0693     		str	r3, [sp, #24]
 186 000e 0793     		str	r3, [sp, #28]
 117:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 187              		.loc 1 117 3 is_stmt 1 view .LVU33
 188              		.loc 1 117 18 is_stmt 0 view .LVU34
 189 0010 0368     		ldr	r3, [r0]
 190              		.loc 1 117 5 view .LVU35
 191 0012 B3F1804F 		cmp	r3, #1073741824
 192 0016 02D0     		beq	.L17
 193              	.LVL5:
 194              	.L14:
 118:Core/Src/stm32f4xx_hal_msp.c ****   {
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 127:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 128:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 129:Core/Src/stm32f4xx_hal_msp.c ****     */
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 195              		.loc 1 142 1 view .LVU36
 196 0018 09B0     		add	sp, sp, #36
 197              	.LCFI7:
 198              		.cfi_remember_state
 199              		.cfi_def_cfa_offset 4
 200              		@ sp needed
 201 001a 5DF804FB 		ldr	pc, [sp], #4
 202              	.LVL6:
 203              	.L17:
 204              	.LCFI8:
ARM GAS  /tmp/cceZdaFo.s 			page 7


 205              		.cfi_restore_state
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 206              		.loc 1 123 5 is_stmt 1 view .LVU37
 207              	.LBB5:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 208              		.loc 1 123 5 view .LVU38
 209 001e 0021     		movs	r1, #0
 210 0020 0191     		str	r1, [sp, #4]
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 211              		.loc 1 123 5 view .LVU39
 212 0022 03F50E33 		add	r3, r3, #145408
 213 0026 1A6C     		ldr	r2, [r3, #64]
 214 0028 42F00102 		orr	r2, r2, #1
 215 002c 1A64     		str	r2, [r3, #64]
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 216              		.loc 1 123 5 view .LVU40
 217 002e 1A6C     		ldr	r2, [r3, #64]
 218 0030 02F00102 		and	r2, r2, #1
 219 0034 0192     		str	r2, [sp, #4]
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 123 5 view .LVU41
 221 0036 019A     		ldr	r2, [sp, #4]
 222              	.LBE5:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 223              		.loc 1 123 5 view .LVU42
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 224              		.loc 1 125 5 view .LVU43
 225              	.LBB6:
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 226              		.loc 1 125 5 view .LVU44
 227 0038 0291     		str	r1, [sp, #8]
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 228              		.loc 1 125 5 view .LVU45
 229 003a 1A6B     		ldr	r2, [r3, #48]
 230 003c 42F00102 		orr	r2, r2, #1
 231 0040 1A63     		str	r2, [r3, #48]
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 232              		.loc 1 125 5 view .LVU46
 233 0042 1B6B     		ldr	r3, [r3, #48]
 234 0044 03F00103 		and	r3, r3, #1
 235 0048 0293     		str	r3, [sp, #8]
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 236              		.loc 1 125 5 view .LVU47
 237 004a 029B     		ldr	r3, [sp, #8]
 238              	.LBE6:
 125:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 239              		.loc 1 125 5 view .LVU48
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240              		.loc 1 130 5 view .LVU49
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241              		.loc 1 130 25 is_stmt 0 view .LVU50
 242 004c 0323     		movs	r3, #3
 243 004e 0393     		str	r3, [sp, #12]
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 131 5 is_stmt 1 view .LVU51
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 131 26 is_stmt 0 view .LVU52
ARM GAS  /tmp/cceZdaFo.s 			page 8


 246 0050 0223     		movs	r3, #2
 247 0052 0493     		str	r3, [sp, #16]
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248              		.loc 1 132 5 is_stmt 1 view .LVU53
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 249              		.loc 1 133 5 view .LVU54
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250              		.loc 1 134 5 view .LVU55
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 251              		.loc 1 134 31 is_stmt 0 view .LVU56
 252 0054 0123     		movs	r3, #1
 253 0056 0793     		str	r3, [sp, #28]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 135 5 is_stmt 1 view .LVU57
 255 0058 03A9     		add	r1, sp, #12
 256 005a 0248     		ldr	r0, .L18
 257              	.LVL7:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 258              		.loc 1 135 5 is_stmt 0 view .LVU58
 259 005c FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL8:
 261              		.loc 1 142 1 view .LVU59
 262 0060 DAE7     		b	.L14
 263              	.L19:
 264 0062 00BF     		.align	2
 265              	.L18:
 266 0064 00000240 		.word	1073872896
 267              		.cfi_endproc
 268              	.LFE132:
 270              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 271              		.align	1
 272              		.global	HAL_TIM_PWM_MspInit
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	HAL_TIM_PWM_MspInit:
 278              	.LVL9:
 279              	.LFB133:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** /**
 145:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 146:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 147:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 148:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f4xx_hal_msp.c **** */
 150:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 151:Core/Src/stm32f4xx_hal_msp.c **** {
 280              		.loc 1 151 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 8
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 285              		.loc 1 152 3 view .LVU61
 286              		.loc 1 152 14 is_stmt 0 view .LVU62
 287 0000 0268     		ldr	r2, [r0]
 288              		.loc 1 152 5 view .LVU63
ARM GAS  /tmp/cceZdaFo.s 			page 9


 289 0002 094B     		ldr	r3, .L27
 290 0004 9A42     		cmp	r2, r3
 291 0006 00D0     		beq	.L26
 292 0008 7047     		bx	lr
 293              	.L26:
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 294              		.loc 1 151 1 view .LVU64
 295 000a 82B0     		sub	sp, sp, #8
 296              	.LCFI9:
 297              		.cfi_def_cfa_offset 8
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 298              		.loc 1 158 5 is_stmt 1 view .LVU65
 299              	.LBB7:
 300              		.loc 1 158 5 view .LVU66
 301 000c 0023     		movs	r3, #0
 302 000e 0193     		str	r3, [sp, #4]
 303              		.loc 1 158 5 view .LVU67
 304 0010 064B     		ldr	r3, .L27+4
 305 0012 1A6C     		ldr	r2, [r3, #64]
 306 0014 42F00202 		orr	r2, r2, #2
 307 0018 1A64     		str	r2, [r3, #64]
 308              		.loc 1 158 5 view .LVU68
 309 001a 1B6C     		ldr	r3, [r3, #64]
 310 001c 03F00203 		and	r3, r3, #2
 311 0020 0193     		str	r3, [sp, #4]
 312              		.loc 1 158 5 view .LVU69
 313 0022 019B     		ldr	r3, [sp, #4]
 314              	.LBE7:
 315              		.loc 1 158 5 view .LVU70
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c ****   }
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** }
 316              		.loc 1 164 1 is_stmt 0 view .LVU71
 317 0024 02B0     		add	sp, sp, #8
 318              	.LCFI10:
 319              		.cfi_def_cfa_offset 0
 320              		@ sp needed
 321 0026 7047     		bx	lr
 322              	.L28:
 323              		.align	2
 324              	.L27:
 325 0028 00040040 		.word	1073742848
 326 002c 00380240 		.word	1073887232
 327              		.cfi_endproc
 328              	.LFE133:
 330              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_TIM_MspPostInit
 333              		.syntax unified
ARM GAS  /tmp/cceZdaFo.s 			page 10


 334              		.thumb
 335              		.thumb_func
 337              	HAL_TIM_MspPostInit:
 338              	.LVL10:
 339              	.LFB134:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 167:Core/Src/stm32f4xx_hal_msp.c **** {
 340              		.loc 1 167 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 24
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		.loc 1 167 1 is_stmt 0 view .LVU73
 345 0000 00B5     		push	{lr}
 346              	.LCFI11:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 14, -4
 349 0002 87B0     		sub	sp, sp, #28
 350              	.LCFI12:
 351              		.cfi_def_cfa_offset 32
 168:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 352              		.loc 1 168 3 is_stmt 1 view .LVU74
 353              		.loc 1 168 20 is_stmt 0 view .LVU75
 354 0004 0023     		movs	r3, #0
 355 0006 0193     		str	r3, [sp, #4]
 356 0008 0293     		str	r3, [sp, #8]
 357 000a 0393     		str	r3, [sp, #12]
 358 000c 0493     		str	r3, [sp, #16]
 359 000e 0593     		str	r3, [sp, #20]
 169:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 360              		.loc 1 169 3 is_stmt 1 view .LVU76
 361              		.loc 1 169 10 is_stmt 0 view .LVU77
 362 0010 0268     		ldr	r2, [r0]
 363              		.loc 1 169 5 view .LVU78
 364 0012 0E4B     		ldr	r3, .L33
 365 0014 9A42     		cmp	r2, r3
 366 0016 02D0     		beq	.L32
 367              	.LVL11:
 368              	.L29:
 170:Core/Src/stm32f4xx_hal_msp.c ****   {
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 178:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
ARM GAS  /tmp/cceZdaFo.s 			page 11


 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 190:Core/Src/stm32f4xx_hal_msp.c ****   }
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** }
 369              		.loc 1 192 1 view .LVU79
 370 0018 07B0     		add	sp, sp, #28
 371              	.LCFI13:
 372              		.cfi_remember_state
 373              		.cfi_def_cfa_offset 4
 374              		@ sp needed
 375 001a 5DF804FB 		ldr	pc, [sp], #4
 376              	.LVL12:
 377              	.L32:
 378              	.LCFI14:
 379              		.cfi_restore_state
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 380              		.loc 1 175 5 is_stmt 1 view .LVU80
 381              	.LBB8:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 382              		.loc 1 175 5 view .LVU81
 383 001e 0023     		movs	r3, #0
 384 0020 0093     		str	r3, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 385              		.loc 1 175 5 view .LVU82
 386 0022 0B4B     		ldr	r3, .L33+4
 387 0024 1A6B     		ldr	r2, [r3, #48]
 388 0026 42F00102 		orr	r2, r2, #1
 389 002a 1A63     		str	r2, [r3, #48]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 390              		.loc 1 175 5 view .LVU83
 391 002c 1B6B     		ldr	r3, [r3, #48]
 392 002e 03F00103 		and	r3, r3, #1
 393 0032 0093     		str	r3, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 394              		.loc 1 175 5 view .LVU84
 395 0034 009B     		ldr	r3, [sp]
 396              	.LBE8:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 397              		.loc 1 175 5 view .LVU85
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 180 5 view .LVU86
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399              		.loc 1 180 25 is_stmt 0 view .LVU87
 400 0036 C023     		movs	r3, #192
 401 0038 0193     		str	r3, [sp, #4]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 181 5 is_stmt 1 view .LVU88
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 403              		.loc 1 181 26 is_stmt 0 view .LVU89
 404 003a 0223     		movs	r3, #2
 405 003c 0293     		str	r3, [sp, #8]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 406              		.loc 1 182 5 is_stmt 1 view .LVU90
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 407              		.loc 1 183 5 view .LVU91
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cceZdaFo.s 			page 12


 408              		.loc 1 184 5 view .LVU92
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 409              		.loc 1 184 31 is_stmt 0 view .LVU93
 410 003e 0593     		str	r3, [sp, #20]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 411              		.loc 1 185 5 is_stmt 1 view .LVU94
 412 0040 01A9     		add	r1, sp, #4
 413 0042 0448     		ldr	r0, .L33+8
 414              	.LVL13:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 415              		.loc 1 185 5 is_stmt 0 view .LVU95
 416 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 417              	.LVL14:
 418              		.loc 1 192 1 view .LVU96
 419 0048 E6E7     		b	.L29
 420              	.L34:
 421 004a 00BF     		.align	2
 422              	.L33:
 423 004c 00040040 		.word	1073742848
 424 0050 00380240 		.word	1073887232
 425 0054 00000240 		.word	1073872896
 426              		.cfi_endproc
 427              	.LFE134:
 429              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 430              		.align	1
 431              		.global	HAL_TIM_Base_MspDeInit
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	HAL_TIM_Base_MspDeInit:
 437              	.LVL15:
 438              	.LFB135:
 193:Core/Src/stm32f4xx_hal_msp.c **** /**
 194:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 195:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 196:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 197:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32f4xx_hal_msp.c **** */
 199:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 200:Core/Src/stm32f4xx_hal_msp.c **** {
 439              		.loc 1 200 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		.loc 1 200 1 is_stmt 0 view .LVU98
 444 0000 08B5     		push	{r3, lr}
 445              	.LCFI15:
 446              		.cfi_def_cfa_offset 8
 447              		.cfi_offset 3, -8
 448              		.cfi_offset 14, -4
 201:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 449              		.loc 1 201 3 is_stmt 1 view .LVU99
 450              		.loc 1 201 15 is_stmt 0 view .LVU100
 451 0002 0268     		ldr	r2, [r0]
 452              		.loc 1 201 5 view .LVU101
 453 0004 064B     		ldr	r3, .L39
 454 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/cceZdaFo.s 			page 13


 455 0008 00D0     		beq	.L38
 456              	.LVL16:
 457              	.L35:
 202:Core/Src/stm32f4xx_hal_msp.c ****   {
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 210:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c ****   }
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c **** }
 458              		.loc 1 216 1 view .LVU102
 459 000a 08BD     		pop	{r3, pc}
 460              	.LVL17:
 461              	.L38:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 207 5 is_stmt 1 view .LVU103
 463 000c 054A     		ldr	r2, .L39+4
 464 000e 536C     		ldr	r3, [r2, #68]
 465 0010 23F00103 		bic	r3, r3, #1
 466 0014 5364     		str	r3, [r2, #68]
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 467              		.loc 1 210 5 view .LVU104
 468 0016 1920     		movs	r0, #25
 469              	.LVL18:
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 470              		.loc 1 210 5 is_stmt 0 view .LVU105
 471 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 472              	.LVL19:
 473              		.loc 1 216 1 view .LVU106
 474 001c F5E7     		b	.L35
 475              	.L40:
 476 001e 00BF     		.align	2
 477              	.L39:
 478 0020 00000140 		.word	1073807360
 479 0024 00380240 		.word	1073887232
 480              		.cfi_endproc
 481              	.LFE135:
 483              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_TIM_Encoder_MspDeInit
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	HAL_TIM_Encoder_MspDeInit:
 491              	.LVL20:
 492              	.LFB136:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c **** /**
 219:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
ARM GAS  /tmp/cceZdaFo.s 			page 14


 220:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 221:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 222:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 223:Core/Src/stm32f4xx_hal_msp.c **** */
 224:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 225:Core/Src/stm32f4xx_hal_msp.c **** {
 493              		.loc 1 225 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		.loc 1 225 1 is_stmt 0 view .LVU108
 498 0000 08B5     		push	{r3, lr}
 499              	.LCFI16:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 3, -8
 502              		.cfi_offset 14, -4
 226:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 503              		.loc 1 226 3 is_stmt 1 view .LVU109
 504              		.loc 1 226 18 is_stmt 0 view .LVU110
 505 0002 0368     		ldr	r3, [r0]
 506              		.loc 1 226 5 view .LVU111
 507 0004 B3F1804F 		cmp	r3, #1073741824
 508 0008 00D0     		beq	.L44
 509              	.LVL21:
 510              	.L41:
 227:Core/Src/stm32f4xx_hal_msp.c ****   {
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 235:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 236:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 237:Core/Src/stm32f4xx_hal_msp.c ****     */
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 243:Core/Src/stm32f4xx_hal_msp.c ****   }
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c **** }
 511              		.loc 1 245 1 view .LVU112
 512 000a 08BD     		pop	{r3, pc}
 513              	.LVL22:
 514              	.L44:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 515              		.loc 1 232 5 is_stmt 1 view .LVU113
 516 000c 044A     		ldr	r2, .L45
 517 000e 136C     		ldr	r3, [r2, #64]
 518 0010 23F00103 		bic	r3, r3, #1
 519 0014 1364     		str	r3, [r2, #64]
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 520              		.loc 1 238 5 view .LVU114
 521 0016 0321     		movs	r1, #3
ARM GAS  /tmp/cceZdaFo.s 			page 15


 522 0018 0248     		ldr	r0, .L45+4
 523              	.LVL23:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 238 5 is_stmt 0 view .LVU115
 525 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 526              	.LVL24:
 527              		.loc 1 245 1 view .LVU116
 528 001e F4E7     		b	.L41
 529              	.L46:
 530              		.align	2
 531              	.L45:
 532 0020 00380240 		.word	1073887232
 533 0024 00000240 		.word	1073872896
 534              		.cfi_endproc
 535              	.LFE136:
 537              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 538              		.align	1
 539              		.global	HAL_TIM_PWM_MspDeInit
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	HAL_TIM_PWM_MspDeInit:
 545              	.LVL25:
 546              	.LFB137:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c **** /**
 248:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 249:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 250:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 251:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 252:Core/Src/stm32f4xx_hal_msp.c **** */
 253:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 254:Core/Src/stm32f4xx_hal_msp.c **** {
 547              		.loc 1 254 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 255:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 552              		.loc 1 255 3 view .LVU118
 553              		.loc 1 255 14 is_stmt 0 view .LVU119
 554 0000 0268     		ldr	r2, [r0]
 555              		.loc 1 255 5 view .LVU120
 556 0002 054B     		ldr	r3, .L50
 557 0004 9A42     		cmp	r2, r3
 558 0006 00D0     		beq	.L49
 559              	.L47:
 256:Core/Src/stm32f4xx_hal_msp.c ****   {
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 265:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/cceZdaFo.s 			page 16


 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c **** }
 560              		.loc 1 267 1 view .LVU121
 561 0008 7047     		bx	lr
 562              	.L49:
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 563              		.loc 1 261 5 is_stmt 1 view .LVU122
 564 000a 044A     		ldr	r2, .L50+4
 565 000c 136C     		ldr	r3, [r2, #64]
 566 000e 23F00203 		bic	r3, r3, #2
 567 0012 1364     		str	r3, [r2, #64]
 568              		.loc 1 267 1 is_stmt 0 view .LVU123
 569 0014 F8E7     		b	.L47
 570              	.L51:
 571 0016 00BF     		.align	2
 572              	.L50:
 573 0018 00040040 		.word	1073742848
 574 001c 00380240 		.word	1073887232
 575              		.cfi_endproc
 576              	.LFE137:
 578              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 579              		.align	1
 580              		.global	HAL_UART_MspInit
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 585              	HAL_UART_MspInit:
 586              	.LVL26:
 587              	.LFB138:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c **** /**
 270:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 271:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 272:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 273:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 274:Core/Src/stm32f4xx_hal_msp.c **** */
 275:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 276:Core/Src/stm32f4xx_hal_msp.c **** {
 588              		.loc 1 276 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 32
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		.loc 1 276 1 is_stmt 0 view .LVU125
 593 0000 30B5     		push	{r4, r5, lr}
 594              	.LCFI17:
 595              		.cfi_def_cfa_offset 12
 596              		.cfi_offset 4, -12
 597              		.cfi_offset 5, -8
 598              		.cfi_offset 14, -4
 599 0002 89B0     		sub	sp, sp, #36
 600              	.LCFI18:
 601              		.cfi_def_cfa_offset 48
 277:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 602              		.loc 1 277 3 is_stmt 1 view .LVU126
 603              		.loc 1 277 20 is_stmt 0 view .LVU127
 604 0004 0023     		movs	r3, #0
 605 0006 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cceZdaFo.s 			page 17


 606 0008 0493     		str	r3, [sp, #16]
 607 000a 0593     		str	r3, [sp, #20]
 608 000c 0693     		str	r3, [sp, #24]
 609 000e 0793     		str	r3, [sp, #28]
 278:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART4)
 610              		.loc 1 278 3 is_stmt 1 view .LVU128
 611              		.loc 1 278 11 is_stmt 0 view .LVU129
 612 0010 0268     		ldr	r2, [r0]
 613              		.loc 1 278 5 view .LVU130
 614 0012 284B     		ldr	r3, .L58
 615 0014 9A42     		cmp	r2, r3
 616 0016 01D0     		beq	.L56
 617              	.LVL27:
 618              	.L52:
 279:Core/Src/stm32f4xx_hal_msp.c ****   {
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 284:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 287:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 288:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> UART4_TX
 289:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> UART4_RX
 290:Core/Src/stm32f4xx_hal_msp.c ****     */
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 DMA Init */
 299:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4_RX Init */
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Instance = DMA1_Stream2;
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 307:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 308:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 309:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 310:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 311:Core/Src/stm32f4xx_hal_msp.c ****     {
 312:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 313:Core/Src/stm32f4xx_hal_msp.c ****     }
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 interrupt Init */
 318:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 321:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cceZdaFo.s 			page 18


 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 323:Core/Src/stm32f4xx_hal_msp.c ****   }
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c **** }
 619              		.loc 1 325 1 view .LVU131
 620 0018 09B0     		add	sp, sp, #36
 621              	.LCFI19:
 622              		.cfi_remember_state
 623              		.cfi_def_cfa_offset 12
 624              		@ sp needed
 625 001a 30BD     		pop	{r4, r5, pc}
 626              	.LVL28:
 627              	.L56:
 628              	.LCFI20:
 629              		.cfi_restore_state
 630              		.loc 1 325 1 view .LVU132
 631 001c 0446     		mov	r4, r0
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 284 5 is_stmt 1 view .LVU133
 633              	.LBB9:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 634              		.loc 1 284 5 view .LVU134
 635 001e 0025     		movs	r5, #0
 636 0020 0195     		str	r5, [sp, #4]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 637              		.loc 1 284 5 view .LVU135
 638 0022 03F5F633 		add	r3, r3, #125952
 639 0026 1A6C     		ldr	r2, [r3, #64]
 640 0028 42F40022 		orr	r2, r2, #524288
 641 002c 1A64     		str	r2, [r3, #64]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 642              		.loc 1 284 5 view .LVU136
 643 002e 1A6C     		ldr	r2, [r3, #64]
 644 0030 02F40022 		and	r2, r2, #524288
 645 0034 0192     		str	r2, [sp, #4]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 646              		.loc 1 284 5 view .LVU137
 647 0036 019A     		ldr	r2, [sp, #4]
 648              	.LBE9:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 649              		.loc 1 284 5 view .LVU138
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 650              		.loc 1 286 5 view .LVU139
 651              	.LBB10:
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 652              		.loc 1 286 5 view .LVU140
 653 0038 0295     		str	r5, [sp, #8]
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 654              		.loc 1 286 5 view .LVU141
 655 003a 1A6B     		ldr	r2, [r3, #48]
 656 003c 42F00402 		orr	r2, r2, #4
 657 0040 1A63     		str	r2, [r3, #48]
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 658              		.loc 1 286 5 view .LVU142
 659 0042 1B6B     		ldr	r3, [r3, #48]
 660 0044 03F00403 		and	r3, r3, #4
 661 0048 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cceZdaFo.s 			page 19


 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 662              		.loc 1 286 5 view .LVU143
 663 004a 029B     		ldr	r3, [sp, #8]
 664              	.LBE10:
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 665              		.loc 1 286 5 view .LVU144
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 666              		.loc 1 291 5 view .LVU145
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 667              		.loc 1 291 25 is_stmt 0 view .LVU146
 668 004c 4FF44063 		mov	r3, #3072
 669 0050 0393     		str	r3, [sp, #12]
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 670              		.loc 1 292 5 is_stmt 1 view .LVU147
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 671              		.loc 1 292 26 is_stmt 0 view .LVU148
 672 0052 0223     		movs	r3, #2
 673 0054 0493     		str	r3, [sp, #16]
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 674              		.loc 1 293 5 is_stmt 1 view .LVU149
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 675              		.loc 1 293 26 is_stmt 0 view .LVU150
 676 0056 0123     		movs	r3, #1
 677 0058 0593     		str	r3, [sp, #20]
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 678              		.loc 1 294 5 is_stmt 1 view .LVU151
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 679              		.loc 1 294 27 is_stmt 0 view .LVU152
 680 005a 0323     		movs	r3, #3
 681 005c 0693     		str	r3, [sp, #24]
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 682              		.loc 1 295 5 is_stmt 1 view .LVU153
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 683              		.loc 1 295 31 is_stmt 0 view .LVU154
 684 005e 0823     		movs	r3, #8
 685 0060 0793     		str	r3, [sp, #28]
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 296 5 is_stmt 1 view .LVU155
 687 0062 03A9     		add	r1, sp, #12
 688 0064 1448     		ldr	r0, .L58+4
 689              	.LVL29:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 690              		.loc 1 296 5 is_stmt 0 view .LVU156
 691 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 692              	.LVL30:
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 693              		.loc 1 300 5 is_stmt 1 view .LVU157
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 694              		.loc 1 300 28 is_stmt 0 view .LVU158
 695 006a 1448     		ldr	r0, .L58+8
 696 006c 144B     		ldr	r3, .L58+12
 697 006e 0360     		str	r3, [r0]
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 698              		.loc 1 301 5 is_stmt 1 view .LVU159
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 699              		.loc 1 301 32 is_stmt 0 view .LVU160
 700 0070 4FF00063 		mov	r3, #134217728
ARM GAS  /tmp/cceZdaFo.s 			page 20


 701 0074 4360     		str	r3, [r0, #4]
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 702              		.loc 1 302 5 is_stmt 1 view .LVU161
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 703              		.loc 1 302 34 is_stmt 0 view .LVU162
 704 0076 8560     		str	r5, [r0, #8]
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 705              		.loc 1 303 5 is_stmt 1 view .LVU163
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 706              		.loc 1 303 34 is_stmt 0 view .LVU164
 707 0078 C560     		str	r5, [r0, #12]
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 708              		.loc 1 304 5 is_stmt 1 view .LVU165
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 709              		.loc 1 304 31 is_stmt 0 view .LVU166
 710 007a 4FF48063 		mov	r3, #1024
 711 007e 0361     		str	r3, [r0, #16]
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 712              		.loc 1 305 5 is_stmt 1 view .LVU167
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 713              		.loc 1 305 44 is_stmt 0 view .LVU168
 714 0080 4561     		str	r5, [r0, #20]
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 715              		.loc 1 306 5 is_stmt 1 view .LVU169
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 716              		.loc 1 306 41 is_stmt 0 view .LVU170
 717 0082 8561     		str	r5, [r0, #24]
 307:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 718              		.loc 1 307 5 is_stmt 1 view .LVU171
 307:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 719              		.loc 1 307 29 is_stmt 0 view .LVU172
 720 0084 4FF48073 		mov	r3, #256
 721 0088 C361     		str	r3, [r0, #28]
 308:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 722              		.loc 1 308 5 is_stmt 1 view .LVU173
 308:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 723              		.loc 1 308 33 is_stmt 0 view .LVU174
 724 008a 0562     		str	r5, [r0, #32]
 309:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 725              		.loc 1 309 5 is_stmt 1 view .LVU175
 309:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 726              		.loc 1 309 33 is_stmt 0 view .LVU176
 727 008c 4562     		str	r5, [r0, #36]
 310:Core/Src/stm32f4xx_hal_msp.c ****     {
 728              		.loc 1 310 5 is_stmt 1 view .LVU177
 310:Core/Src/stm32f4xx_hal_msp.c ****     {
 729              		.loc 1 310 9 is_stmt 0 view .LVU178
 730 008e FFF7FEFF 		bl	HAL_DMA_Init
 731              	.LVL31:
 310:Core/Src/stm32f4xx_hal_msp.c ****     {
 732              		.loc 1 310 8 view .LVU179
 733 0092 58B9     		cbnz	r0, .L57
 734              	.L54:
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 735              		.loc 1 315 5 is_stmt 1 view .LVU180
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 736              		.loc 1 315 5 view .LVU181
ARM GAS  /tmp/cceZdaFo.s 			page 21


 737 0094 094B     		ldr	r3, .L58+8
 738 0096 6363     		str	r3, [r4, #52]
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 739              		.loc 1 315 5 view .LVU182
 740 0098 9C63     		str	r4, [r3, #56]
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 741              		.loc 1 315 5 view .LVU183
 318:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 742              		.loc 1 318 5 view .LVU184
 743 009a 0022     		movs	r2, #0
 744 009c 1146     		mov	r1, r2
 745 009e 3420     		movs	r0, #52
 746 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 747              	.LVL32:
 319:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 748              		.loc 1 319 5 view .LVU185
 749 00a4 3420     		movs	r0, #52
 750 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 751              	.LVL33:
 752              		.loc 1 325 1 is_stmt 0 view .LVU186
 753 00aa B5E7     		b	.L52
 754              	.L57:
 312:Core/Src/stm32f4xx_hal_msp.c ****     }
 755              		.loc 1 312 7 is_stmt 1 view .LVU187
 756 00ac FFF7FEFF 		bl	Error_Handler
 757              	.LVL34:
 758 00b0 F0E7     		b	.L54
 759              	.L59:
 760 00b2 00BF     		.align	2
 761              	.L58:
 762 00b4 004C0040 		.word	1073761280
 763 00b8 00080240 		.word	1073874944
 764 00bc 00000000 		.word	hdma_uart4_rx
 765 00c0 40600240 		.word	1073897536
 766              		.cfi_endproc
 767              	.LFE138:
 769              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 770              		.align	1
 771              		.global	HAL_UART_MspDeInit
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	HAL_UART_MspDeInit:
 777              	.LVL35:
 778              	.LFB139:
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 327:Core/Src/stm32f4xx_hal_msp.c **** /**
 328:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 329:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 330:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 331:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 332:Core/Src/stm32f4xx_hal_msp.c **** */
 333:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 334:Core/Src/stm32f4xx_hal_msp.c **** {
 779              		.loc 1 334 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cceZdaFo.s 			page 22


 782              		@ frame_needed = 0, uses_anonymous_args = 0
 335:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART4)
 783              		.loc 1 335 3 view .LVU189
 784              		.loc 1 335 11 is_stmt 0 view .LVU190
 785 0000 0268     		ldr	r2, [r0]
 786              		.loc 1 335 5 view .LVU191
 787 0002 0B4B     		ldr	r3, .L67
 788 0004 9A42     		cmp	r2, r3
 789 0006 00D0     		beq	.L66
 790 0008 7047     		bx	lr
 791              	.L66:
 334:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART4)
 792              		.loc 1 334 1 view .LVU192
 793 000a 10B5     		push	{r4, lr}
 794              	.LCFI21:
 795              		.cfi_def_cfa_offset 8
 796              		.cfi_offset 4, -8
 797              		.cfi_offset 14, -4
 798 000c 0446     		mov	r4, r0
 336:Core/Src/stm32f4xx_hal_msp.c ****   {
 337:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 340:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 341:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 799              		.loc 1 341 5 is_stmt 1 view .LVU193
 800 000e 094A     		ldr	r2, .L67+4
 801 0010 136C     		ldr	r3, [r2, #64]
 802 0012 23F40023 		bic	r3, r3, #524288
 803 0016 1364     		str	r3, [r2, #64]
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 343:Core/Src/stm32f4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 344:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> UART4_TX
 345:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> UART4_RX
 346:Core/Src/stm32f4xx_hal_msp.c ****     */
 347:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 804              		.loc 1 347 5 view .LVU194
 805 0018 4FF44061 		mov	r1, #3072
 806 001c 0648     		ldr	r0, .L67+8
 807              	.LVL36:
 808              		.loc 1 347 5 is_stmt 0 view .LVU195
 809 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 810              	.LVL37:
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 349:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 DMA DeInit */
 350:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 811              		.loc 1 350 5 is_stmt 1 view .LVU196
 812 0022 606B     		ldr	r0, [r4, #52]
 813 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 814              	.LVL38:
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****     /* UART4 interrupt DeInit */
 353:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART4_IRQn);
 815              		.loc 1 353 5 view .LVU197
 816 0028 3420     		movs	r0, #52
 817 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 818              	.LVL39:
ARM GAS  /tmp/cceZdaFo.s 			page 23


 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 357:Core/Src/stm32f4xx_hal_msp.c ****   }
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c **** }
 819              		.loc 1 359 1 is_stmt 0 view .LVU198
 820 002e 10BD     		pop	{r4, pc}
 821              	.LVL40:
 822              	.L68:
 823              		.loc 1 359 1 view .LVU199
 824              		.align	2
 825              	.L67:
 826 0030 004C0040 		.word	1073761280
 827 0034 00380240 		.word	1073887232
 828 0038 00080240 		.word	1073874944
 829              		.cfi_endproc
 830              	.LFE139:
 832              		.text
 833              	.Letext0:
 834              		.file 2 "/mnt/c/VSARM/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.
 835              		.file 3 "/mnt/c/VSARM/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 836              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 837              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 838              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 839              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 840              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 841              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 842              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 843              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/cceZdaFo.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cceZdaFo.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cceZdaFo.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cceZdaFo.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cceZdaFo.s:85     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cceZdaFo.s:91     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cceZdaFo.s:153    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/cceZdaFo.s:158    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cceZdaFo.s:164    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cceZdaFo.s:266    .text.HAL_TIM_Encoder_MspInit:0000000000000064 $d
     /tmp/cceZdaFo.s:271    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cceZdaFo.s:277    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cceZdaFo.s:325    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/cceZdaFo.s:331    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cceZdaFo.s:337    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cceZdaFo.s:423    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/cceZdaFo.s:430    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cceZdaFo.s:436    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cceZdaFo.s:478    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/cceZdaFo.s:484    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cceZdaFo.s:490    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cceZdaFo.s:532    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/cceZdaFo.s:538    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cceZdaFo.s:544    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cceZdaFo.s:573    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/cceZdaFo.s:579    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cceZdaFo.s:585    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cceZdaFo.s:762    .text.HAL_UART_MspInit:00000000000000b4 $d
     /tmp/cceZdaFo.s:770    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cceZdaFo.s:776    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cceZdaFo.s:826    .text.HAL_UART_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
HAL_DMA_Init
Error_Handler
hdma_uart4_rx
HAL_DMA_DeInit
