<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_asysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_asysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__asysctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_asysctl.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the ASYSCTL registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_ASYSCTL_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_ASYSCTL_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the ASYSCTL register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#abfa69a6a13599d64a72726204e004eb2">   21</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_INTOSC1TRIM     0x20U        // Internal Oscillator 1 Trim</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a9aa4d8f74a3a5fb55ccce0980d5ffec8">   23</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_INTOSC2TRIM     0x22U        // Internal Oscillator 2 Trim</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ae037b8a1cbda6b9fbf595eba25f51206">   25</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_TSNSCTL         0x26U        // Temperature Sensor Control</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a626b1a0a9b3a3dc21bd5605eb24f7064">   27</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_LOCK            0x2EU        // Lock Register</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a8bbbf201a4f52a548d562771211fa30b">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_O_ANAREFTRIMA     0x36U        // Analog Reference Trim A</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a64f2d74930c9f1b99d0e50ef225d3246">   30</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_ANAREFTRIMB     0x38U        // Analog Reference Trim B</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a197f906bf1b72a8522bd8a466586a1b1">   32</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_ANAREFTRIMC     0x3AU        // Analog Reference Trim C</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a99ae8a0dd08e835d7d90d58fe6bf9066">   34</a></span>&#160;<span class="preprocessor">#define ASYSCTL_O_ANAREFTRIMD     0x3CU        // Analog Reference Trim D</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// The following are defines for the bit fields in the INTOSC1TRIM register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a22300311f0dcb1f7f2cb8a4cf3aef25d">   42</a></span>&#160;<span class="preprocessor">#define ASYSCTL_INTOSC1TRIM_VALFINETRIM_S  0U</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a32f85b8dbba69b6591baffd244190980">   43</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_INTOSC1TRIM_VALFINETRIM_M  0xFFFU       // Oscillator Value Fine Trim</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bits</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// The following are defines for the bit fields in the INTOSC2TRIM register</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a204d8b44607135f4befe8bd21f13e0d4">   51</a></span>&#160;<span class="preprocessor">#define ASYSCTL_INTOSC2TRIM_VALFINETRIM_S  0U</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a6c1320f276f38c2987bc62ae11f6b516">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_INTOSC2TRIM_VALFINETRIM_M  0xFFFU       // Oscillator Value Fine Trim</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bits</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// The following are defines for the bit fields in the TSNSCTL register</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a8a4801091caed1a447394e9982dba9c2">   60</a></span>&#160;<span class="preprocessor">#define ASYSCTL_TSNSCTL_ENABLE    0x1U         // Temperature Sensor Enable</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// The following are defines for the bit fields in the LOCK register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#afa3798ce54015d9b1ce76f16c4623be2">   67</a></span>&#160;<span class="preprocessor">#define ASYSCTL_LOCK_TSNSCTL      0x8U         // Temperature Sensor Control</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register Lock</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// The following are defines for the bit fields in the ANAREFTRIMA register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ae5677ec25b09d796acc20ee70525d31b">   75</a></span>&#160;<span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_BGVALTRIM_S  0U</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a0a39a958fba41a1774263bdc815651be">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_BGVALTRIM_M  0x3FU        // Bandgap Value Trim</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ad3838b26bb37163f72e916b11a644c06">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_BGSLOPETRIM_S  6U</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ac2fe44b8e624d95430f9452f34a53f76">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_BGSLOPETRIM_M  0x7C0U       // Bandgap Slope Trim</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a36ad514f2246f8868013bed0c159555a">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_IREFTRIM_S  11U</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ab6d901de5b5a87747165b793fbd55c64">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMA_IREFTRIM_M  0xF800U      // Reference Current Trim</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// The following are defines for the bit fields in the ANAREFTRIMB register</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#afa3b214012f7c2f86caea8d3faa129e5">   87</a></span>&#160;<span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_BGVALTRIM_S  0U</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ad4e16b78191476f9a97acd0441dc8660">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_BGVALTRIM_M  0x3FU        // Bandgap Value Trim</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ab81a0f49d9deb73b2402f0cd9e3b3331">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_BGSLOPETRIM_S  6U</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a8bbcc4f463bd8f1617f6510e9ab98cb0">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_BGSLOPETRIM_M  0x7C0U       // Bandgap Slope Trim</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a18a0887504edcbf3fee62d8636dce856">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_IREFTRIM_S  11U</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ae986b84a41d45e530ae49b1bcd090c0a">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMB_IREFTRIM_M  0xF800U      // Reference Current Trim</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// The following are defines for the bit fields in the ANAREFTRIMC register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a04b43ad5ef088c82c3a9c9a2e9ddf7bf">   99</a></span>&#160;<span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_BGVALTRIM_S  0U</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#aab812b11f0be174c11a732bb6f72ae34">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_BGVALTRIM_M  0x3FU        // Bandgap Value Trim</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a6aaaf4c959f829c0a110b51bd26afdfe">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_BGSLOPETRIM_S  6U</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#ac2bbcb8a1be5ef1a4b4d8b3164a16687">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_BGSLOPETRIM_M  0x7C0U       // Bandgap Slope Trim</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a0ea64717269eca6da0bbc4ba19233f88">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_IREFTRIM_S  11U</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a58e47740cec4d843fbf537cc4289519a">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMC_IREFTRIM_M  0xF800U      // Reference Current Trim</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// The following are defines for the bit fields in the ANAREFTRIMD register</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#acf4b1f8a4dc9d1bc754e0d87f3629d02">  111</a></span>&#160;<span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_BGVALTRIM_S  0U</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a10a21d33e5f8a293434b701f37522980">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_BGVALTRIM_M  0x3FU        // Bandgap Value Trim</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a149c6e5a4e20d1ca0896e77bcac7165e">  113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_BGSLOPETRIM_S  6U</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a52c045139f98fdc3d4faf3adb439cda8">  114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_BGSLOPETRIM_M  0x7C0U       // Bandgap Slope Trim</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a4eadfac946544453a4c59e1fad34dbb0">  115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_IREFTRIM_S  11U</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__asysctl_8h.html#a5bbea981e8a714def4513ad0fe9772cf">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASYSCTL_ANAREFTRIMD_IREFTRIM_M  0xF800U      // Reference Current Trim</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
