

================================================================
== Vivado HLS Report for 'linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s'
================================================================
* Date:           Tue Oct 25 22:21:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     0.000|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_0    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_1    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_2    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_3    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_4    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_5    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_6    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|ap_return_7    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> | return value |
|data_0_V_read  |  in |   23|   ap_none  |                     data_0_V_read                     |    scalar    |
|data_1_V_read  |  in |   23|   ap_none  |                     data_1_V_read                     |    scalar    |
|data_2_V_read  |  in |   23|   ap_none  |                     data_2_V_read                     |    scalar    |
|data_3_V_read  |  in |   23|   ap_none  |                     data_3_V_read                     |    scalar    |
|data_4_V_read  |  in |   23|   ap_none  |                     data_4_V_read                     |    scalar    |
|data_5_V_read  |  in |   23|   ap_none  |                     data_5_V_read                     |    scalar    |
|data_6_V_read  |  in |   23|   ap_none  |                     data_6_V_read                     |    scalar    |
|data_7_V_read  |  in |   23|   ap_none  |                     data_7_V_read                     |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_7 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_7_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_7 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_6_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_7 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_5_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_7 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_4_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_8 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 6 'read' 'data_3_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_8 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 7 'read' 'data_2_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_8 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 8 'read' 'data_1_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_8 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 9 'read' 'data_0_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 10 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 12 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_0_V_read_8, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 13 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i52 %res_0_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 14 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_1_V_read_8, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 15 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i52 %res_1_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 16 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_2_V_read_8, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 17 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i52 %res_2_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 18 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_3_V_read_8, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 19 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i52 %res_3_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 20 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_4_V_read_7, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 21 'bitconcatenate' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i52 %res_4_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 22 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_5_V_read_7, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 23 'bitconcatenate' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i52 %res_5_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 24 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_6_V_read_7, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 25 'bitconcatenate' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i52 %res_6_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 26 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_7_V_read_7, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 27 'bitconcatenate' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i52 %res_7_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 28 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } undef, i64 %sext_ln728, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 29 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv, i64 %sext_ln728_12, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 30 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_1, i64 %sext_ln728_13, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 31 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_2, i64 %sext_ln728_14, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 32 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_3, i64 %sext_ln728_15, 4" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 33 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_4, i64 %sext_ln728_16, 5" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 34 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_5, i64 %sext_ln728_17, 6" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 35 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_6, i64 %sext_ln728_18, 7" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 36 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "ret { i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_V_read_7      (read           ) [ 00]
data_6_V_read_7      (read           ) [ 00]
data_5_V_read_7      (read           ) [ 00]
data_4_V_read_7      (read           ) [ 00]
data_3_V_read_8      (read           ) [ 00]
data_2_V_read_8      (read           ) [ 00]
data_1_V_read_8      (read           ) [ 00]
data_0_V_read_8      (read           ) [ 00]
tmp                  (specregionbegin) [ 00]
specpipeline_ln52    (specpipeline   ) [ 00]
empty                (specregionend  ) [ 00]
res_0_V_write_assign (bitconcatenate ) [ 00]
sext_ln728           (sext           ) [ 00]
res_1_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_12        (sext           ) [ 00]
res_2_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_13        (sext           ) [ 00]
res_3_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_14        (sext           ) [ 00]
res_4_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_15        (sext           ) [ 00]
res_5_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_16        (sext           ) [ 00]
res_6_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_17        (sext           ) [ 00]
res_7_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_18        (sext           ) [ 00]
mrv                  (insertvalue    ) [ 00]
mrv_1                (insertvalue    ) [ 00]
mrv_2                (insertvalue    ) [ 00]
mrv_3                (insertvalue    ) [ 00]
mrv_4                (insertvalue    ) [ 00]
mrv_5                (insertvalue    ) [ 00]
mrv_6                (insertvalue    ) [ 00]
mrv_7                (insertvalue    ) [ 00]
ret_ln61             (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i23.i29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="data_7_V_read_7_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="23" slack="0"/>
<pin id="42" dir="0" index="1" bw="23" slack="0"/>
<pin id="43" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_7/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_6_V_read_7_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="23" slack="0"/>
<pin id="48" dir="0" index="1" bw="23" slack="0"/>
<pin id="49" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_7/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_5_V_read_7_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="23" slack="0"/>
<pin id="54" dir="0" index="1" bw="23" slack="0"/>
<pin id="55" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_7/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_4_V_read_7_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="23" slack="0"/>
<pin id="60" dir="0" index="1" bw="23" slack="0"/>
<pin id="61" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_3_V_read_8_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="23" slack="0"/>
<pin id="67" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_8/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_8_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="23" slack="0"/>
<pin id="72" dir="0" index="1" bw="23" slack="0"/>
<pin id="73" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_1_V_read_8_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="23" slack="0"/>
<pin id="78" dir="0" index="1" bw="23" slack="0"/>
<pin id="79" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_8/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_0_V_read_8_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="23" slack="0"/>
<pin id="84" dir="0" index="1" bw="23" slack="0"/>
<pin id="85" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="res_0_V_write_assign_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="52" slack="0"/>
<pin id="90" dir="0" index="1" bw="23" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln728_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="52" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="res_1_V_write_assign_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="52" slack="0"/>
<pin id="102" dir="0" index="1" bw="23" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln728_12_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="52" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_2_V_write_assign_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="52" slack="0"/>
<pin id="114" dir="0" index="1" bw="23" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln728_13_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="52" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="res_3_V_write_assign_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="52" slack="0"/>
<pin id="126" dir="0" index="1" bw="23" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln728_14_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="52" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_14/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="res_4_V_write_assign_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="52" slack="0"/>
<pin id="138" dir="0" index="1" bw="23" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_4_V_write_assign/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln728_15_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="52" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="res_5_V_write_assign_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="52" slack="0"/>
<pin id="150" dir="0" index="1" bw="23" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_5_V_write_assign/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln728_16_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="52" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_16/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="res_6_V_write_assign_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="52" slack="0"/>
<pin id="162" dir="0" index="1" bw="23" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_6_V_write_assign/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln728_17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="52" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="res_7_V_write_assign_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="52" slack="0"/>
<pin id="174" dir="0" index="1" bw="23" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_7_V_write_assign/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln728_18_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="52" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_18/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="512" slack="0"/>
<pin id="186" dir="0" index="1" bw="52" slack="0"/>
<pin id="187" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="512" slack="0"/>
<pin id="192" dir="0" index="1" bw="52" slack="0"/>
<pin id="193" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mrv_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="512" slack="0"/>
<pin id="198" dir="0" index="1" bw="52" slack="0"/>
<pin id="199" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mrv_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="512" slack="0"/>
<pin id="204" dir="0" index="1" bw="52" slack="0"/>
<pin id="205" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mrv_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="512" slack="0"/>
<pin id="210" dir="0" index="1" bw="52" slack="0"/>
<pin id="211" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mrv_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="512" slack="0"/>
<pin id="216" dir="0" index="1" bw="52" slack="0"/>
<pin id="217" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mrv_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="512" slack="0"/>
<pin id="222" dir="0" index="1" bw="52" slack="0"/>
<pin id="223" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mrv_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="0" index="1" bw="52" slack="0"/>
<pin id="229" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="82" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="64" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="96" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="108" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="120" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="132" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="144" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="156" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="168" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="180" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_0_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_1_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_2_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_3_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_4_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_5_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_6_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config6> : data_7_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		sext_ln728 : 1
		sext_ln728_12 : 1
		sext_ln728_13 : 1
		sext_ln728_14 : 1
		sext_ln728_15 : 1
		sext_ln728_16 : 1
		sext_ln728_17 : 1
		sext_ln728_18 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		ret_ln61 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          |  data_7_V_read_7_read_fu_40 |
|          |  data_6_V_read_7_read_fu_46 |
|          |  data_5_V_read_7_read_fu_52 |
|   read   |  data_4_V_read_7_read_fu_58 |
|          |  data_3_V_read_8_read_fu_64 |
|          |  data_2_V_read_8_read_fu_70 |
|          |  data_1_V_read_8_read_fu_76 |
|          |  data_0_V_read_8_read_fu_82 |
|----------|-----------------------------|
|          |  res_0_V_write_assign_fu_88 |
|          | res_1_V_write_assign_fu_100 |
|          | res_2_V_write_assign_fu_112 |
|bitconcatenate| res_3_V_write_assign_fu_124 |
|          | res_4_V_write_assign_fu_136 |
|          | res_5_V_write_assign_fu_148 |
|          | res_6_V_write_assign_fu_160 |
|          | res_7_V_write_assign_fu_172 |
|----------|-----------------------------|
|          |       sext_ln728_fu_96      |
|          |     sext_ln728_12_fu_108    |
|          |     sext_ln728_13_fu_120    |
|   sext   |     sext_ln728_14_fu_132    |
|          |     sext_ln728_15_fu_144    |
|          |     sext_ln728_16_fu_156    |
|          |     sext_ln728_17_fu_168    |
|          |     sext_ln728_18_fu_180    |
|----------|-----------------------------|
|          |          mrv_fu_184         |
|          |         mrv_1_fu_190        |
|          |         mrv_2_fu_196        |
|insertvalue|         mrv_3_fu_202        |
|          |         mrv_4_fu_208        |
|          |         mrv_5_fu_214        |
|          |         mrv_6_fu_220        |
|          |         mrv_7_fu_226        |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
