

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Tue Jul 11 11:48:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.429 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1603|     1603| 16.030 us | 16.030 us |  1603|  1603|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter_Loop  |     1601|     1601|         3|          1|          1|  1600|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     305|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        -|      -|     110|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     110|     434|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_370_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln14_2_fu_387_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln14_fu_361_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln15_1_fu_321_p2      |     +    |      0|  0|  18|          11|           1|
    |add_ln15_3_fu_277_p2      |     +    |      0|  0|  18|          11|           7|
    |add_ln15_fu_201_p2        |     +    |      0|  0|  18|          11|           9|
    |add_ln6_fu_189_p2         |     +    |      0|  0|  18|          11|           1|
    |add_ln9_fu_333_p2         |     +    |      0|  0|  17|          10|           1|
    |c_fu_271_p2               |     +    |      0|  0|  12|           3|           1|
    |f_fu_327_p2               |     +    |      0|  0|  15|           7|           1|
    |r_fu_195_p2               |     +    |      0|  0|  12|           3|           1|
    |and_ln15_fu_257_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_251_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln6_fu_183_p2        |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln9_fu_207_p2        |   icmp   |      0|  0|  13|          10|           9|
    |or_ln15_fu_291_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln15_10_fu_229_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln15_11_fu_237_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_12_fu_283_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln15_13_fu_297_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln15_14_fu_305_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_9_fu_221_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln15_fu_213_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln6_fu_263_p3      |  select  |      0|  0|  11|           1|          11|
    |select_ln9_1_fu_339_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln9_fu_313_p3      |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln15_fu_245_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 305|         135|         144|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_154_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_110_p4  |   9|          2|    3|          6|
    |c_0_reg_150                   |   9|          2|    3|          6|
    |f_0_reg_172                   |   9|          2|    7|         14|
    |i_0_reg_117                   |   9|          2|   11|         22|
    |i_1_reg_139                   |   9|          2|   11|         22|
    |i_2_reg_161                   |   9|          2|   11|         22|
    |indvar_flatten17_reg_95       |   9|          2|   11|         22|
    |indvar_flatten_reg_128        |   9|          2|   10|         20|
    |r_0_reg_106                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 129|         28|   76|        154|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |c_0_reg_150                           |   3|   0|    3|          0|
    |f_0_reg_172                           |   7|   0|    7|          0|
    |i_0_reg_117                           |  11|   0|   11|          0|
    |i_1_reg_139                           |  11|   0|   11|          0|
    |i_2_reg_161                           |  11|   0|   11|          0|
    |icmp_ln6_reg_402                      |   1|   0|    1|          0|
    |icmp_ln6_reg_402_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten17_reg_95               |  11|   0|   11|          0|
    |indvar_flatten_reg_128                |  10|   0|   10|          0|
    |r_0_reg_106                           |   3|   0|    3|          0|
    |select_ln15_11_reg_411                |   3|   0|    3|          0|
    |select_ln15_12_reg_423                |  11|   0|   11|          0|
    |select_ln15_12_reg_423_pp0_iter1_reg  |  11|   0|   11|          0|
    |select_ln15_13_reg_428                |   7|   0|    7|          0|
    |select_ln15_14_reg_433                |   3|   0|    3|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 110|   0|  110|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (1.18ns)   --->   "br label %1" [flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i11 [ 0, %0 ], [ %add_ln6, %Filter_Loop ]" [flat.cpp:6]   --->   Operation 7 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln15_11, %Filter_Loop ]" [flat.cpp:15]   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %select_ln6, %Filter_Loop ]" [flat.cpp:6]   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln9_1, %Filter_Loop ]" [flat.cpp:9]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = phi i11 [ 0, %0 ], [ %select_ln9, %Filter_Loop ]" [flat.cpp:9]   --->   Operation 11 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln15_14, %Filter_Loop ]" [flat.cpp:15]   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = phi i11 [ 0, %0 ], [ %add_ln15_1, %Filter_Loop ]" [flat.cpp:15]   --->   Operation 13 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %f, %Filter_Loop ]"   --->   Operation 14 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.23ns)   --->   "%icmp_ln6 = icmp eq i11 %indvar_flatten17, -448" [flat.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.46ns)   --->   "%add_ln6 = add i11 %indvar_flatten17, 1" [flat.cpp:6]   --->   Operation 16 'add' 'add_ln6' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %Filter_Loop" [flat.cpp:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "%r = add i3 %r_0, 1" [flat.cpp:6]   --->   Operation 18 'add' 'r' <Predicate = (!icmp_ln6)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.46ns)   --->   "%add_ln15 = add i11 %i_0, 320" [flat.cpp:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = (!icmp_ln6)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.19ns)   --->   "%icmp_ln9 = icmp eq i10 %indvar_flatten, 320" [flat.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.71ns)   --->   "%select_ln15 = select i1 %icmp_ln9, i11 %add_ln15, i11 %i_1" [flat.cpp:15]   --->   Operation 21 'select' 'select_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%select_ln15_9 = select i1 %icmp_ln9, i3 0, i3 %c_0" [flat.cpp:15]   --->   Operation 22 'select' 'select_ln15_9' <Predicate = (!icmp_ln6)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_12)   --->   "%select_ln15_10 = select i1 %icmp_ln9, i11 %add_ln15, i11 %i_2" [flat.cpp:15]   --->   Operation 23 'select' 'select_ln15_10' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.65ns)   --->   "%select_ln15_11 = select i1 %icmp_ln9, i3 %r, i3 %r_0" [flat.cpp:15]   --->   Operation 24 'select' 'select_ln15_11' <Predicate = (!icmp_ln6)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%xor_ln15 = xor i1 %icmp_ln9, true" [flat.cpp:15]   --->   Operation 25 'xor' 'xor_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%icmp_ln12 = icmp eq i7 %f_0, -64" [flat.cpp:12]   --->   Operation 26 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln6)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %icmp_ln12, %xor_ln15" [flat.cpp:15]   --->   Operation 27 'and' 'and_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.71ns)   --->   "%select_ln6 = select i1 %icmp_ln9, i11 %add_ln15, i11 %i_0" [flat.cpp:6]   --->   Operation 28 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.18ns)   --->   "%c = add i3 %select_ln15_9, 1" [flat.cpp:9]   --->   Operation 29 'add' 'c' <Predicate = (!icmp_ln6)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.46ns)   --->   "%add_ln15_3 = add i11 %select_ln15, 64" [flat.cpp:15]   --->   Operation 30 'add' 'add_ln15_3' <Predicate = (!icmp_ln6)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln15_12 = select i1 %and_ln15, i11 %add_ln15_3, i11 %select_ln15_10" [flat.cpp:15]   --->   Operation 31 'select' 'select_ln15_12' <Predicate = (!icmp_ln6)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_13)   --->   "%or_ln15 = or i1 %and_ln15, %icmp_ln9" [flat.cpp:15]   --->   Operation 32 'or' 'or_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln15_13 = select i1 %or_ln15, i7 0, i7 %f_0" [flat.cpp:15]   --->   Operation 33 'select' 'select_ln15_13' <Predicate = (!icmp_ln6)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%select_ln15_14 = select i1 %and_ln15, i3 %c, i3 %select_ln15_9" [flat.cpp:15]   --->   Operation 34 'select' 'select_ln15_14' <Predicate = (!icmp_ln6)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.71ns)   --->   "%select_ln9 = select i1 %and_ln15, i11 %add_ln15_3, i11 %select_ln15" [flat.cpp:9]   --->   Operation 35 'select' 'select_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.46ns)   --->   "%add_ln15_1 = add i11 %select_ln15_12, 1" [flat.cpp:15]   --->   Operation 36 'add' 'add_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.38ns)   --->   "%f = add i7 %select_ln15_13, 1" [flat.cpp:12]   --->   Operation 37 'add' 'f' <Predicate = (!icmp_ln6)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.44ns)   --->   "%add_ln9 = add i10 %indvar_flatten, 1" [flat.cpp:9]   --->   Operation 38 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.66ns)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i10 1, i10 %add_ln9" [flat.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln15_11 to i6" [flat.cpp:14]   --->   Operation 40 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln15_11, i2 0)" [flat.cpp:14]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %tmp to i6" [flat.cpp:14]   --->   Operation 42 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i6 %zext_ln14, %zext_ln14_1" [flat.cpp:14]   --->   Operation 43 'add' 'add_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %select_ln15_14 to i6" [flat.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln14_1 = add i6 %add_ln14, %zext_ln15" [flat.cpp:14]   --->   Operation 45 'add' 'add_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln14_1, i6 0)" [flat.cpp:9]   --->   Operation 46 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %select_ln15_13 to i12" [flat.cpp:14]   --->   Operation 47 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.49ns)   --->   "%add_ln14_2 = add i12 %tmp_16_cast, %zext_ln14_2" [flat.cpp:14]   --->   Operation 48 'add' 'add_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i12 %add_ln14_2 to i64" [flat.cpp:14]   --->   Operation 49 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1600 x float]* %max_pool_out, i64 0, i64 %zext_ln14_4" [flat.cpp:14]   --->   Operation 50 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.66ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat.cpp:14]   --->   Operation 51 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Col_Loop_Filter_Loop)"   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str225) nounwind" [flat.cpp:13]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str225)" [flat.cpp:13]   --->   Operation 56 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str326) nounwind" [flat.cpp:14]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (2.66ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat.cpp:14]   --->   Operation 58 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i11 %select_ln15_12 to i64" [flat.cpp:14]   --->   Operation 59 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* %flat_array, i64 0, i64 %zext_ln14_3" [flat.cpp:14]   --->   Operation 60 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.66ns)   --->   "store float %max_pool_out_load, float* %flat_array_addr, align 4" [flat.cpp:14]   --->   Operation 61 'store' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str225, i32 %tmp_9)" [flat.cpp:16]   --->   Operation 62 'specregionend' 'empty_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 63 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [flat.cpp:19]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6            (br               ) [ 011110]
indvar_flatten17  (phi              ) [ 001000]
r_0               (phi              ) [ 001000]
i_0               (phi              ) [ 001000]
indvar_flatten    (phi              ) [ 001000]
i_1               (phi              ) [ 001000]
c_0               (phi              ) [ 001000]
i_2               (phi              ) [ 001000]
f_0               (phi              ) [ 001000]
icmp_ln6          (icmp             ) [ 001110]
add_ln6           (add              ) [ 011110]
br_ln6            (br               ) [ 000000]
r                 (add              ) [ 000000]
add_ln15          (add              ) [ 000000]
icmp_ln9          (icmp             ) [ 000000]
select_ln15       (select           ) [ 000000]
select_ln15_9     (select           ) [ 000000]
select_ln15_10    (select           ) [ 000000]
select_ln15_11    (select           ) [ 011110]
xor_ln15          (xor              ) [ 000000]
icmp_ln12         (icmp             ) [ 000000]
and_ln15          (and              ) [ 000000]
select_ln6        (select           ) [ 011110]
c                 (add              ) [ 000000]
add_ln15_3        (add              ) [ 000000]
select_ln15_12    (select           ) [ 001110]
or_ln15           (or               ) [ 000000]
select_ln15_13    (select           ) [ 001100]
select_ln15_14    (select           ) [ 011110]
select_ln9        (select           ) [ 011110]
add_ln15_1        (add              ) [ 011110]
f                 (add              ) [ 011110]
add_ln9           (add              ) [ 000000]
select_ln9_1      (select           ) [ 011110]
zext_ln14         (zext             ) [ 000000]
tmp               (bitconcatenate   ) [ 000000]
zext_ln14_1       (zext             ) [ 000000]
add_ln14          (add              ) [ 000000]
zext_ln15         (zext             ) [ 000000]
add_ln14_1        (add              ) [ 000000]
tmp_16_cast       (bitconcatenate   ) [ 000000]
zext_ln14_2       (zext             ) [ 000000]
add_ln14_2        (add              ) [ 000000]
zext_ln14_4       (zext             ) [ 000000]
max_pool_out_addr (getelementptr    ) [ 001010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
specloopname_ln13 (specloopname     ) [ 000000]
tmp_9             (specregionbegin  ) [ 000000]
specpipeline_ln14 (specpipeline     ) [ 000000]
max_pool_out_load (load             ) [ 000000]
zext_ln14_3       (zext             ) [ 000000]
flat_array_addr   (getelementptr    ) [ 000000]
store_ln14        (store            ) [ 000000]
empty_7           (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln19          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter_Loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="max_pool_out_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="12" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="flat_array_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln14_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar_flatten17_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten17_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="r_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="1"/>
<pin id="108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvar_flatten_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="1"/>
<pin id="141" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_1_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="1"/>
<pin id="152" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="1"/>
<pin id="163" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_2_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="f_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="f_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln15_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln15_9_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_9/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln15_10_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_10/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln15_11_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="3" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_11/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln15_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln12_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln15_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln15_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln15_12_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_12/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln15_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln15_13_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_13/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln15_14_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_14/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="11" slack="0"/>
<pin id="316" dir="0" index="2" bw="11" slack="0"/>
<pin id="317" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln15_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="f_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln9_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln9_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln14_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln14_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln14_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln15_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln14_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_16_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln14_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln14_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln14_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln14_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="2"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="411" class="1005" name="select_ln15_11_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_11 "/>
</bind>
</comp>

<comp id="418" class="1005" name="select_ln6_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="423" class="1005" name="select_ln15_12_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="2"/>
<pin id="425" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="select_ln15_12 "/>
</bind>
</comp>

<comp id="428" class="1005" name="select_ln15_13_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_13 "/>
</bind>
</comp>

<comp id="433" class="1005" name="select_ln15_14_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_14 "/>
</bind>
</comp>

<comp id="439" class="1005" name="select_ln9_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln15_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="f_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln9_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln9_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="max_pool_out_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="1"/>
<pin id="461" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="99" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="99" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="110" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="121" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="132" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="201" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="143" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="207" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="154" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="207" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="201" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="165" pin="4"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="207" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="195" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="110" pin="4"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="207" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="176" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="245" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="207" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="201" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="121" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="221" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="213" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="257" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="229" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="257" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="207" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="176" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="257" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="271" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="221" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="257" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="277" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="213" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="283" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="297" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="132" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="207" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="347" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="391"><net_src comp="376" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="405"><net_src comp="183" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="189" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="414"><net_src comp="237" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="421"><net_src comp="263" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="426"><net_src comp="283" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="431"><net_src comp="297" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="436"><net_src comp="305" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="442"><net_src comp="313" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="447"><net_src comp="321" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="452"><net_src comp="327" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="457"><net_src comp="339" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="462"><net_src comp="68" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {4 }
 - Input state : 
	Port: flat : max_pool_out | {3 4 }
	Port: flat : flat_array | {}
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		r : 1
		add_ln15 : 1
		icmp_ln9 : 1
		select_ln15 : 2
		select_ln15_9 : 2
		select_ln15_10 : 2
		select_ln15_11 : 2
		xor_ln15 : 2
		icmp_ln12 : 1
		and_ln15 : 2
		select_ln6 : 2
		c : 3
		add_ln15_3 : 3
		select_ln15_12 : 2
		or_ln15 : 2
		select_ln15_13 : 2
		select_ln15_14 : 2
		select_ln9 : 2
		add_ln15_1 : 3
		f : 3
		add_ln9 : 1
		select_ln9_1 : 2
	State 3
		zext_ln14_1 : 1
		add_ln14 : 2
		add_ln14_1 : 3
		tmp_16_cast : 4
		add_ln14_2 : 5
		zext_ln14_4 : 6
		max_pool_out_addr : 7
		max_pool_out_load : 8
	State 4
		flat_array_addr : 1
		store_ln14 : 2
		empty_7 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     add_ln6_fu_189    |    0    |    18   |
|          |        r_fu_195       |    0    |    12   |
|          |    add_ln15_fu_201    |    0    |    18   |
|          |        c_fu_271       |    0    |    12   |
|          |   add_ln15_3_fu_277   |    0    |    18   |
|    add   |   add_ln15_1_fu_321   |    0    |    18   |
|          |        f_fu_327       |    0    |    15   |
|          |     add_ln9_fu_333    |    0    |    17   |
|          |    add_ln14_fu_361    |    0    |    15   |
|          |   add_ln14_1_fu_370   |    0    |    15   |
|          |   add_ln14_2_fu_387   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   select_ln15_fu_213  |    0    |    11   |
|          |  select_ln15_9_fu_221 |    0    |    3    |
|          | select_ln15_10_fu_229 |    0    |    11   |
|          | select_ln15_11_fu_237 |    0    |    3    |
|  select  |   select_ln6_fu_263   |    0    |    11   |
|          | select_ln15_12_fu_283 |    0    |    11   |
|          | select_ln15_13_fu_297 |    0    |    7    |
|          | select_ln15_14_fu_305 |    0    |    3    |
|          |   select_ln9_fu_313   |    0    |    11   |
|          |  select_ln9_1_fu_339  |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln6_fu_183    |    0    |    13   |
|   icmp   |    icmp_ln9_fu_207    |    0    |    13   |
|          |    icmp_ln12_fu_251   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln15_fu_245    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln15_fu_257    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln15_fu_291    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    zext_ln14_fu_347   |    0    |    0    |
|          |   zext_ln14_1_fu_357  |    0    |    0    |
|   zext   |    zext_ln15_fu_367   |    0    |    0    |
|          |   zext_ln14_2_fu_384  |    0    |    0    |
|          |   zext_ln14_4_fu_393  |    0    |    0    |
|          |   zext_ln14_3_fu_398  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_350      |    0    |    0    |
|          |   tmp_16_cast_fu_376  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   301   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln15_1_reg_444   |   11   |
|     add_ln6_reg_406     |   11   |
|       c_0_reg_150       |    3   |
|       f_0_reg_172       |    7   |
|        f_reg_449        |    7   |
|       i_0_reg_117       |   11   |
|       i_1_reg_139       |   11   |
|       i_2_reg_161       |   11   |
|     icmp_ln6_reg_402    |    1   |
| indvar_flatten17_reg_95 |   11   |
|  indvar_flatten_reg_128 |   10   |
|max_pool_out_addr_reg_459|   11   |
|       r_0_reg_106       |    3   |
|  select_ln15_11_reg_411 |    3   |
|  select_ln15_12_reg_423 |   11   |
|  select_ln15_13_reg_428 |    7   |
|  select_ln15_14_reg_433 |    3   |
|    select_ln6_reg_418   |   11   |
|   select_ln9_1_reg_454  |   10   |
|    select_ln9_reg_439   |   11   |
+-------------------------+--------+
|          Total          |   164  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.183  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   301  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   164  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   164  |   310  |
+-----------+--------+--------+--------+
