
*** Running vivado
    with args -log AWGN.vdi -applog -m64 -messageDb vivado.pb -mode batch -source AWGN.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source AWGN.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 637.789 ; gain = 404.797
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 643.031 ; gain = 2.270
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b6064a22

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6064a22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1196.957 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1b6064a22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1196.957 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 646 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1f875cab5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.933 . Memory (MB): peak = 1196.957 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1196.957 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f875cab5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 1196.957 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f875cab5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1196.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1196.957 ; gain = 559.168
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.runs/impl_2/AWGN_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1196.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1196.957 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1196.957 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1196.957 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: ba3cdc5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: ba3cdc5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1820e0cc0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 24ecb9526

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 24ecb9526

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1.2.1 Place Init Design | Checksum: 1a0d8963e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1.2 Build Placer Netlist Model | Checksum: 1a0d8963e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a0d8963e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 1 Placer Initialization | Checksum: 1a0d8963e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21b174097

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21b174097

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a10c5ce4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170fec0cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 170fec0cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 236f62aa0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 236f62aa0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b6fd09cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e2891777

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e2891777

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e2891777

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.578 ; gain = 34.621
Phase 3 Detail Placement | Checksum: 1e2891777

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.578 ; gain = 34.621

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 14dbd4d33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.879 ; gain = 64.922

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.004. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273
Phase 4.1 Post Commit Optimization | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1407e8d1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273
Ending Placer Task | Checksum: 7e4e1525

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.230 ; gain = 65.273
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1262.230 ; gain = 65.273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1262.230 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1262.230 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1262.230 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1262.230 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 670c2ed4 ConstDB: 0 ShapeSum: 1741e651 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c03b586a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1648.109 ; gain = 385.879

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c03b586a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1648.109 ; gain = 385.879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c03b586a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1648.109 ; gain = 385.879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c03b586a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1648.109 ; gain = 385.879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c21f7843

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1660.102 ; gain = 397.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.960  | TNS=0.000  | WHS=0.126  | THS=0.000  |

Phase 2 Router Initialization | Checksum: e79b9df4

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f362b3e4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19b285a37

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18ef14c4e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871
Phase 4 Rip-up And Reroute | Checksum: 18ef14c4e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d356aedb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.424  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d356aedb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d356aedb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871
Phase 5 Delay and Skew Optimization | Checksum: 1d356aedb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ed168395

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.424  | TNS=0.000  | WHS=0.372  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ed168395

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871
Phase 6 Post Hold Fix | Checksum: ed168395

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0967408 %
  Global Horizontal Routing Utilization  = 0.0584358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 177637354

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 177637354

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e9b8884

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.424  | TNS=0.000  | WHS=0.372  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16e9b8884

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1660.102 ; gain = 397.871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1660.102 ; gain = 397.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1660.102 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Compy/Desktop/TexasLDPC/AWGN/AWGN.runs/impl_2/AWGN_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 14:58:08 2016...
