verilog xil_defaultlib --include "/home/mpv/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/abef/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/drivers/conv_v1_7/src" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/drivers/conv_w2_v1_7/src" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_919a_one_0.v" \

sv xil_defaultlib --include "/home/mpv/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/abef/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/drivers/conv_v1_7/src" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/drivers/conv_w2_v1_7/src" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_919a_arsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_919a_rsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_919a_awsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_919a_wsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_919a_bsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_919a_s00mmu_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_919a_s00tr_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_919a_s00sic_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_919a_s00a2s_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_919a_sarn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_919a_srn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_919a_s01mmu_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_919a_s01tr_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_919a_s01sic_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_919a_s01a2s_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_919a_sawn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_919a_swn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_919a_sbn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_919a_m00s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_919a_m00arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_919a_m00rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_919a_m00awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_919a_m00wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_919a_m00bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_919a_m00e_0.sv" \

verilog xil_defaultlib --include "/home/mpv/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/abef/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/drivers/conv_v1_7/src" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/drivers/conv_w2_v1_7/src" \
"../../../bd/system/ip/system_smartconnect_0_0/sim/system_smartconnect_0_0.v" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/sim/bd_515b.v" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_515b_one_0.v" \

sv xil_defaultlib --include "/home/mpv/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/abef/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/drivers/conv_v1_7/src" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/drivers/conv_w2_v1_7/src" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_515b_arsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_515b_rsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_515b_awsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_515b_wsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_515b_bsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_515b_s00mmu_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_515b_s00tr_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_515b_s00sic_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_515b_s00a2s_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_515b_sarn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_515b_srn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_515b_s01mmu_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_515b_s01tr_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_515b_s01sic_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_515b_s01a2s_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_515b_sawn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_515b_swn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_515b_sbn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_515b_m00s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_515b_m00arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_515b_m00rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_515b_m00awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_515b_m00wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_515b_m00bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_515b_m00e_0.sv" \

verilog xil_defaultlib --include "/home/mpv/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/abef/hdl" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/drivers/conv_v1_7/src" --include "../../../../zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/drivers/conv_w2_v1_7/src" \
"../../../bd/system/ip/system_smartconnect_0_1/sim/system_smartconnect_0_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
