<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: minimal || operator simulation test (without result verification)
rc: 0 (means success: 1)
tags: 11.4.7
incdirs: /tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv</a>
defines: 
time_elapsed: 0.320s
ram usage: 28356 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpc1z6wbug/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>: Implicit port type (wire) for &#34;c&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpc1z6wbug/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpc1z6wbug/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpc1z6wbug/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv</a>, line:7, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiPort:
   \_port: (a), line:7
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:7
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:7
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:7
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (c), line:7
     |vpiName:c
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:7
         |vpiName:c
         |vpiFullName:work@top.c
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:27
       |vpiOperand:
       \_ref_obj: (a), line:8
         |vpiName:a
         |vpiFullName:work@top.a
       |vpiOperand:
       \_ref_obj: (b), line:8
         |vpiName:b
         |vpiFullName:work@top.b
     |vpiLhs:
     \_ref_obj: (c), line:8
       |vpiName:c
       |vpiFullName:work@top.c
       |vpiActual:
       \_logic_net: (c), line:7
   |vpiNet:
   \_logic_net: (a), line:7
   |vpiNet:
   \_logic_net: (b), line:7
   |vpiNet:
   \_logic_net: (c), line:7
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv</a>, line:7
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (a), line:7, parent:work@top
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:7, parent:work@top
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:7, parent:work@top
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:7, parent:work@top
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (c), line:7, parent:work@top
     |vpiName:c
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:7, parent:work@top
         |vpiName:c
         |vpiFullName:work@top.c
   |vpiNet:
   \_logic_net: (a), line:7, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:7, parent:work@top
   |vpiNet:
   \_logic_net: (c), line:7, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \work_top of type 32
Object:  of type 8
Object: \c of type 608
Object: \c of type 36
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234e120] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x233d4f0] str=&#39;\a&#39; input port=1
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x23499a0] str=&#39;\b&#39; input port=2
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x2349ba0] str=&#39;\c&#39; output reg port=3
      AST_ASSIGN &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2351f10]
        AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352050] str=&#39;\c&#39;
        AST_LOGIC_OR &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352620]
          AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352760] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x23529a0] str=&#39;\b&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\c&#39; is assigned in a continuous assignment at <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x234e120] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x233d4f0] str=&#39;\a&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x23499a0] str=&#39;\b&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&gt; [0x2349ba0] str=&#39;\c&#39; output reg basic_prep port=3 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2351f10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352050 -&gt; 0x2349ba0] str=&#39;\c&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352620] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x2352760 -&gt; 0x233d4f0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&gt; [0x23529a0 -&gt; 0x23499a0] str=&#39;\b&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $logic_or                       1

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;c&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_or$<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 4 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_or$<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&#34;
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top(a, b, c);
  (* src = &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34; *)
  input a;
  (* src = &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34; *)
  input b;
  (* src = &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:7</a>.0-7.0&#34; *)
  output c;
  assign _0_ = a || (* src = &#34;<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_or_logical_operator.sv:8</a>.0-8.0&#34; *) b;
  assign c = _0_;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: bc151f3d1b, CPU: user 0.00s system 0.00s, MEM: 12.71 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>