<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCInstrInfo.h source code [llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ImmInstrInfo,llvm::LoadImmediateInfo,llvm::PPCII::PPC970_Unit,llvm::PPCInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCInstrInfo.h.html'>PPCInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H">LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H">LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCRegisterInfo.h.html">"PPCRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="20">20</th><td><u>#include <span class='error' title="&apos;PPCGenInstrInfo.inc&apos; file not found">"PPCGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i class="doc">/// PPCII - This namespace holds all of the PowerPC target-specific</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// per-instruction flags.  These must match the corresponding definitions in</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// PPC.td and PPCInstrFormats.td.</i></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">PPCII</span> {</td></tr>
<tr><th id="28">28</th><td><b>enum</b> {</td></tr>
<tr><th id="29">29</th><td>  <i>// PPC970 Instruction Flags.  These flags describe the characteristics of the</i></td></tr>
<tr><th id="30">30</th><td><i>  // PowerPC 970 (aka G5) dispatch groups and how they are formed out of</i></td></tr>
<tr><th id="31">31</th><td><i>  // raw machine instructions.</i></td></tr>
<tr><th id="32">32</th><td><i></i></td></tr>
<tr><th id="33">33</th><td><i>  /// PPC970_First - This instruction starts a new dispatch group, so it will</i></td></tr>
<tr><th id="34">34</th><td><i>  /// always be the first one in the group.</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_First" title='llvm::PPCII::PPC970_First' data-ref="llvm::PPCII::PPC970_First">PPC970_First</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i class="doc">/// PPC970_Single - This instruction starts a new dispatch group and</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// terminates it, so it will be the sole instruction in the group.</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Single" title='llvm::PPCII::PPC970_Single' data-ref="llvm::PPCII::PPC970_Single">PPC970_Single</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// PPC970_Cracked - This instruction is cracked into two pieces, requiring</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// two dispatch pipes to be available to issue.</i></td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Cracked" title='llvm::PPCII::PPC970_Cracked' data-ref="llvm::PPCII::PPC970_Cracked">PPC970_Cracked</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// an instruction is issued to.</i></td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</dfn> = <var>3</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Mask" title='llvm::PPCII::PPC970_Mask' data-ref="llvm::PPCII::PPC970_Mask">PPC970_Mask</dfn> = <var>0x07</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a></td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td><b>enum</b> <dfn class="type def" id="llvm::PPCII::PPC970_Unit" title='llvm::PPCII::PPC970_Unit' data-ref="llvm::PPCII::PPC970_Unit">PPC970_Unit</dfn> {</td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// These are the various PPC970 execution unit pipelines.  Each instruction</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// is one of these.</i></td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_Pseudo" title='llvm::PPCII::PPC970_Unit::PPC970_Pseudo' data-ref="llvm::PPCII::PPC970_Unit::PPC970_Pseudo">PPC970_Pseudo</dfn> = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Pseudo instruction</i></td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_FXU" title='llvm::PPCII::PPC970_Unit::PPC970_FXU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_FXU">PPC970_FXU</dfn>    = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Fixed Point (aka Integer/ALU) Unit</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_LSU" title='llvm::PPCII::PPC970_Unit::PPC970_LSU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_LSU">PPC970_LSU</dfn>    = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Load Store Unit</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_FPU" title='llvm::PPCII::PPC970_Unit::PPC970_FPU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_FPU">PPC970_FPU</dfn>    = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Floating Point Unit</i></td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_CRU" title='llvm::PPCII::PPC970_Unit::PPC970_CRU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_CRU">PPC970_CRU</dfn>    = <var>4</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Control Register Unit</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_VALU" title='llvm::PPCII::PPC970_Unit::PPC970_VALU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_VALU">PPC970_VALU</dfn>   = <var>5</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Vector ALU</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_VPERM" title='llvm::PPCII::PPC970_Unit::PPC970_VPERM' data-ref="llvm::PPCII::PPC970_Unit::PPC970_VPERM">PPC970_VPERM</dfn>  = <var>6</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>,   <i>// Vector Permute Unit</i></td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Unit::PPC970_BRU" title='llvm::PPCII::PPC970_Unit::PPC970_BRU' data-ref="llvm::PPCII::PPC970_Unit::PPC970_BRU">PPC970_BRU</dfn>    = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift">PPC970_Shift</a>    <i>// Branch Unit</i></td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>enum</b> {</td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// Shift count to bypass PPC970 flags</i></td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::PPCII::NewDef_Shift" title='llvm::PPCII::NewDef_Shift' data-ref="llvm::PPCII::NewDef_Shift">NewDef_Shift</dfn> = <var>6</var>,</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// This instruction is an X-Form memory operation.</i></td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::PPCII::XFormMemOp" title='llvm::PPCII::XFormMemOp' data-ref="llvm::PPCII::XFormMemOp">XFormMemOp</dfn> = <var>0x1</var> &lt;&lt; (<a class="enum" href="#llvm::PPCII::NewDef_Shift" title='llvm::PPCII::NewDef_Shift' data-ref="llvm::PPCII::NewDef_Shift">NewDef_Shift</a>+<var>1</var>)</td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td>} <i>// end namespace PPCII</i></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>// Instructions that have an immediate form might be convertible to that</i></td></tr>
<tr><th id="73">73</th><td><i>// form if the correct input is a result of a load immediate. In order to</i></td></tr>
<tr><th id="74">74</th><td><i>// know whether the transformation is special, we might need to know some</i></td></tr>
<tr><th id="75">75</th><td><i>// of the details of the two forms.</i></td></tr>
<tr><th id="76">76</th><td><b>struct</b> <dfn class="type def" id="llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</dfn> {</td></tr>
<tr><th id="77">77</th><td>  <i>// Is the immediate field in the immediate form signed or unsigned?</i></td></tr>
<tr><th id="78">78</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm">SignedImm</dfn> : <var>1</var>;</td></tr>
<tr><th id="79">79</th><td>  <i>// Does the immediate need to be a multiple of some value?</i></td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf">ImmMustBeMultipleOf</dfn> : <var>5</var>;</td></tr>
<tr><th id="81">81</th><td>  <i>// Is R0/X0 treated specially by the original r+r instruction?</i></td></tr>
<tr><th id="82">82</th><td><i>  // If so, in which operand?</i></td></tr>
<tr><th id="83">83</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig">ZeroIsSpecialOrig</dfn> : <var>3</var>;</td></tr>
<tr><th id="84">84</th><td>  <i>// Is R0/X0 treated specially by the new r+i instruction?</i></td></tr>
<tr><th id="85">85</th><td><i>  // If so, in which operand?</i></td></tr>
<tr><th id="86">86</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew">ZeroIsSpecialNew</dfn> : <var>3</var>;</td></tr>
<tr><th id="87">87</th><td>  <i>// Is the operation commutative?</i></td></tr>
<tr><th id="88">88</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative">IsCommutative</dfn> : <var>1</var>;</td></tr>
<tr><th id="89">89</th><td>  <i>// The operand number to check for add-immediate def.</i></td></tr>
<tr><th id="90">90</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding">OpNoForForwarding</dfn> : <var>3</var>;</td></tr>
<tr><th id="91">91</th><td>  <i>// The operand number for the immediate.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo">ImmOpNo</dfn> : <var>3</var>;</td></tr>
<tr><th id="93">93</th><td>  <i>// The opcode of the new instruction.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode">ImmOpcode</dfn> : <var>16</var>;</td></tr>
<tr><th id="95">95</th><td>  <i>// The size of the immediate.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth">ImmWidth</dfn> : <var>5</var>;</td></tr>
<tr><th id="97">97</th><td>  <i>// The immediate should be truncated to N bits.</i></td></tr>
<tr><th id="98">98</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo">TruncateImmTo</dfn> : <var>5</var>;</td></tr>
<tr><th id="99">99</th><td>  <i>// Is the instruction summing the operand</i></td></tr>
<tr><th id="100">100</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands">IsSummingOperands</dfn> : <var>1</var>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>// Information required to convert an instruction to just a materialized</i></td></tr>
<tr><th id="104">104</th><td><i>// immediate.</i></td></tr>
<tr><th id="105">105</th><td><b>struct</b> <dfn class="type def" id="llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo">LoadImmediateInfo</dfn> {</td></tr>
<tr><th id="106">106</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm">Imm</dfn> : <var>16</var>;</td></tr>
<tr><th id="107">107</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit">Is64Bit</dfn> : <var>1</var>;</td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR">SetCR</dfn> : <var>1</var>;</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>class</b> <dfn class="type" id="llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</dfn>;</td></tr>
<tr><th id="112">112</th><td><b>class</b> <dfn class="type def" id="llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</dfn> : <b>public</b> PPCGenInstrInfo {</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="decl" id="llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a> <dfn class="decl" id="llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="149MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="149MF">MF</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150SrcReg" title='SrcReg' data-type='unsigned int' data-ref="150SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="151isKill" title='isKill' data-type='bool' data-ref="151isKill">isKill</dfn>,</td></tr>
<tr><th id="117">117</th><td>                           <em>int</em> <dfn class="local col2 decl" id="152FrameIdx" title='FrameIdx' data-type='int' data-ref="152FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="153RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="153RC">RC</dfn>,</td></tr>
<tr><th id="118">118</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="154NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="154NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="155MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="155MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="156DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="156DL">DL</dfn>,</td></tr>
<tr><th id="120">120</th><td>                            <em>unsigned</em> <dfn class="local col7 decl" id="157DestReg" title='DestReg' data-type='unsigned int' data-ref="157DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="158FrameIdx" title='FrameIdx' data-type='int' data-ref="158FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="121">121</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="159RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="159RC">RC</dfn>,</td></tr>
<tr><th id="122">122</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="160NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="160NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// If the inst has imm-form and one of its operand is produced by a LI,</i></td></tr>
<tr><th id="125">125</th><td><i>  // put the imm into the inst directly and remove the LI if possible.</i></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l">transformToImmFormFedByLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="161MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col2 decl" id="162III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="162III">III</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                 <em>unsigned</em> <dfn class="local col3 decl" id="163ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="163ConstantOpNo">ConstantOpNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="164DefMI">DefMI</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="165Imm" title='Imm' data-type='int64_t' data-ref="165Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td>  <i>// If the inst has imm-form and one of its operand is produced by an</i></td></tr>
<tr><th id="130">130</th><td><i>  // add-immediate, try to transform it when possible.</i></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="166MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col7 decl" id="167III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="167III">III</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="168ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="168ConstantOpNo">ConstantOpNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="169DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="169DefMI">DefMI</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                  <em>bool</em> <dfn class="local col0 decl" id="170KillDefMI" title='KillDefMI' data-type='bool' data-ref="170KillDefMI">KillDefMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td>  <i>// Try to find that, if the instruction 'MI' contains any operand that</i></td></tr>
<tr><th id="135">135</th><td><i>  // could be forwarded from some inst that feeds it. If yes, return the</i></td></tr>
<tr><th id="136">136</th><td><i>  // Def of that operand. And OpNoForForwarding is the operand index in</i></td></tr>
<tr><th id="137">137</th><td><i>  // the 'MI' for that 'Def'. If we see another use of this Def between</i></td></tr>
<tr><th id="138">138</th><td><i>  // the Def and the MI, SeenIntermediateUse becomes 'true'.</i></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="171MI">MI</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col2 decl" id="172OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int &amp;' data-ref="172OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                   <em>bool</em> &amp;<dfn class="local col3 decl" id="173SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="173SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// Can the user MI have it's source at index \p OpNoForForwarding</i></td></tr>
<tr><th id="144">144</th><td><i>  // forwarded from an add-immediate that feeds it?</i></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="174MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="174MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col5 decl" id="175III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="175III">III</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                   <em>unsigned</em> <dfn class="local col6 decl" id="176OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="176OpNoForForwarding">OpNoForForwarding</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="177DefMI">DefMI</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                   <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col8 decl" id="178III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="178III">III</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="179ImmMO" title='ImmMO' data-type='llvm::MachineOperand *&amp;' data-ref="179ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col0 decl" id="180RegMO" title='RegMO' data-type='llvm::MachineOperand *&amp;' data-ref="180RegMO">RegMO</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERl">isImmElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="181ImmMO" title='ImmMO' data-type='const llvm::MachineOperand &amp;' data-ref="181ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="152">152</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="182DefMI">DefMI</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                 <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col3 decl" id="183III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="183III">III</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="184Imm" title='Imm' data-type='int64_t &amp;' data-ref="184Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="185RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="185RegMO">RegMO</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="186DefMI">DefMI</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="187MI">MI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="188KillDefMI" title='KillDefMI' data-type='bool' data-ref="188KillDefMI">KillDefMI</dfn>,</td></tr>
<tr><th id="158">158</th><td>                                 <em>bool</em> &amp;<dfn class="local col9 decl" id="189IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool &amp;' data-ref="189IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn>) <em>const</em>;</td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</dfn>() <em>const</em>;</td></tr>
<tr><th id="160">160</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</dfn>() <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm12PPCInstrInfo6anchorEv" title='llvm::PPCInstrInfo::anchor' data-ref="_ZN4llvm12PPCInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><b>protected</b>:</td></tr>
<tr><th id="164">164</th><td>  <i class="doc">/// Commutes the operands in the given instruction.</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or for</i></td></tr>
<tr><th id="168">168</th><td><i class="doc">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// For example, we can commute rlwimi instructions, but only if the</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// rotate amt is zero.  We also have to munge the immediates a bit.</i></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::PPCInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="190MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="191NewMI" title='NewMI' data-type='bool' data-ref="191NewMI">NewMI</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="192OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="192OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="193OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="193OpIdx2">OpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><b>public</b>:</td></tr>
<tr><th id="179">179</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" title='llvm::PPCInstrInfo::PPCInstrInfo' data-ref="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE">PPCInstrInfo</dfn>(<a class="type" href="#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col4 decl" id="194STI" title='STI' data-type='llvm::PPCSubtarget &amp;' data-ref="194STI">STI</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="185">185</th><td>  <em>const</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> RI; }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="195Opcode" title='Opcode' data-type='unsigned int' data-ref="195Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> get(Opcode).TSFlags &amp; PPCII::XFormMemOp;</td></tr>
<tr><th id="189">189</th><td>  }</td></tr>
<tr><th id="190">190</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj" title='llvm::PPCInstrInfo::isSameClassPhysRegCopy' data-ref="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj">isSameClassPhysRegCopy</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="196Opcode" title='Opcode' data-type='unsigned int' data-ref="196Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="191">191</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="197CopyOpcodes" title='CopyOpcodes' data-type='unsigned int []' data-ref="197CopyOpcodes">CopyOpcodes</dfn>[] =</td></tr>
<tr><th id="192">192</th><td>      { PPC::OR, PPC::OR8, PPC::FMR, PPC::VOR, PPC::XXLOR, PPC::XXLORf,</td></tr>
<tr><th id="193">193</th><td>        PPC::XSCPSGNDP, PPC::MCRF, PPC::QVFMR, PPC::QVFMRs, PPC::QVFMRb,</td></tr>
<tr><th id="194">194</th><td>        PPC::CROR, PPC::EVOR, -<var>1U</var> };</td></tr>
<tr><th id="195">195</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="198i" title='i' data-type='int' data-ref="198i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#197CopyOpcodes" title='CopyOpcodes' data-ref="197CopyOpcodes">CopyOpcodes</a>[<a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>] != -<var>1U</var>; <a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>++)</td></tr>
<tr><th id="196">196</th><td>      <b>if</b> (<a class="local col6 ref" href="#196Opcode" title='Opcode' data-ref="196Opcode">Opcode</a> == <a class="local col7 ref" href="#197CopyOpcodes" title='CopyOpcodes' data-ref="197CopyOpcodes">CopyOpcodes</a>[<a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>])</td></tr>
<tr><th id="197">197</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="202">202</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col9 decl" id="199STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="199STI">STI</dfn>,</td></tr>
<tr><th id="203">203</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col0 decl" id="200DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="200DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="205">205</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="201II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="201II">II</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col2 decl" id="202DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="202DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="203ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="203ItinData">ItinData</dfn>,</td></tr>
<tr><th id="209">209</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="204MI">MI</dfn>,</td></tr>
<tr><th id="210">210</th><td>                           <em>unsigned</em> *<dfn class="local col5 decl" id="205PredCost" title='PredCost' data-type='unsigned int *' data-ref="205PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="206ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="206ItinData">ItinData</dfn>,</td></tr>
<tr><th id="213">213</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="207DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="208DefIdx" title='DefIdx' data-type='unsigned int' data-ref="208DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="214">214</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="209UseMI">UseMI</dfn>,</td></tr>
<tr><th id="215">215</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="210UseIdx" title='UseIdx' data-type='unsigned int' data-ref="210UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="216">216</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="211ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="211ItinData">ItinData</dfn>,</td></tr>
<tr><th id="217">217</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="212DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="212DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="213DefIdx" title='DefIdx' data-type='unsigned int' data-ref="213DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="218">218</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="214UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="214UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="215UseIdx" title='UseIdx' data-type='unsigned int' data-ref="215UseIdx">UseIdx</dfn>) <em>const</em> override {</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> PPCGenInstrInfo::getOperandLatency(ItinData, DefNode, DefIdx,</td></tr>
<tr><th id="220">220</th><td>                                              UseNode, UseIdx);</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col6 decl" id="216SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="216SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="224">224</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="217DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="217DefMI">DefMI</dfn>,</td></tr>
<tr><th id="225">225</th><td>                        <em>unsigned</em> <dfn class="local col8 decl" id="218DefIdx" title='DefIdx' data-type='unsigned int' data-ref="218DefIdx">DefIdx</dfn>) <em>const</em> override {</td></tr>
<tr><th id="226">226</th><td>    <i>// Machine LICM should hoist all instructions in low-register-pressure</i></td></tr>
<tr><th id="227">227</th><td><i>    // situations; none are sufficiently free to justify leaving in a loop</i></td></tr>
<tr><th id="228">228</th><td><i>    // body.</i></td></tr>
<tr><th id="229">229</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo18useMachineCombinerEv" title='llvm::PPCInstrInfo::useMachineCombiner' data-ref="_ZNK4llvm12PPCInstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override {</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// output in the &lt;Pattern&gt; array.</i></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::PPCInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="240">240</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="219Root">Root</dfn>,</td></tr>
<tr><th id="241">241</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col0 decl" id="220P" title='P' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="220P">P</dfn>) <em>const</em> override;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="221Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::PPCInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="222MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="222MI">MI</dfn>,</td></tr>
<tr><th id="246">246</th><td>                             <em>unsigned</em> &amp;<dfn class="local col3 decl" id="223SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="223SrcReg">SrcReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="224DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="224DstReg">DstReg</dfn>,</td></tr>
<tr><th id="247">247</th><td>                             <em>unsigned</em> &amp;<dfn class="local col5 decl" id="225SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="225SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="226MI">MI</dfn>,</td></tr>
<tr><th id="249">249</th><td>                               <em>int</em> &amp;<dfn class="local col7 decl" id="227FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="227FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="250">250</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::PPCInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="228MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="228MI">MI</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                         <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col9 decl" id="229AA" title='AA' data-type='AliasAnalysis *' data-ref="229AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="230MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="230MI">MI</dfn>,</td></tr>
<tr><th id="253">253</th><td>                              <em>int</em> &amp;<dfn class="local col1 decl" id="231FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="231FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::PPCInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="233SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="233SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="256">256</th><td>                             <em>unsigned</em> &amp;<dfn class="local col4 decl" id="234SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="234SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCInstrInfo::insertNoop' data-ref="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="235MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="235MBB">MBB</dfn>,</td></tr>
<tr><th id="259">259</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="236MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="236MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::PPCInstrInfo::analyzeBranch' data-ref="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="237MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="238TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="238TBB">TBB</dfn>,</td></tr>
<tr><th id="264">264</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="239FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="239FBB">FBB</dfn>,</td></tr>
<tr><th id="265">265</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="240Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="240Cond">Cond</dfn>,</td></tr>
<tr><th id="266">266</th><td>                     <em>bool</em> <dfn class="local col1 decl" id="241AllowModify" title='AllowModify' data-type='bool' data-ref="241AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::PPCInstrInfo::removeBranch' data-ref="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="242MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="242MBB">MBB</dfn>,</td></tr>
<tr><th id="268">268</th><td>                        <em>int</em> *<dfn class="local col3 decl" id="243BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="243BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="269">269</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::PPCInstrInfo::insertBranch' data-ref="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="244MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="244MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="245TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="245TBB">TBB</dfn>,</td></tr>
<tr><th id="270">270</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="246FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="246FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="247Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="247Cond">Cond</dfn>,</td></tr>
<tr><th id="271">271</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="248DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="248DL">DL</dfn>,</td></tr>
<tr><th id="272">272</th><td>                        <em>int</em> *<dfn class="local col9 decl" id="249BytesAdded" title='BytesAdded' data-type='int *' data-ref="249BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>// Select analysis.</i></td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::PPCInstrInfo::canInsertSelect' data-ref="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="250Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="250Cond">Cond</dfn>,</td></tr>
<tr><th id="276">276</th><td>                       <em>unsigned</em>, <em>unsigned</em>, <em>int</em> &amp;, <em>int</em> &amp;, <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="277">277</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_842452" title='llvm::PPCInstrInfo::insertSelect' data-ref="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_842452">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="251MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="251MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="252MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="252MI">MI</dfn>,</td></tr>
<tr><th id="278">278</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="253DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="253DL">DL</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="254DstReg" title='DstReg' data-type='unsigned int' data-ref="254DstReg">DstReg</dfn>,</td></tr>
<tr><th id="279">279</th><td>                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="255Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="255Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="256TrueReg" title='TrueReg' data-type='unsigned int' data-ref="256TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="280">280</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="257FalseReg" title='FalseReg' data-type='unsigned int' data-ref="257FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::PPCInstrInfo::copyPhysReg' data-ref="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="258MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="258MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="259I" title='I' data-type='MachineBasicBlock::iterator' data-ref="259I">I</dfn>,</td></tr>
<tr><th id="283">283</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="260DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="260DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="261DestReg" title='DestReg' data-type='unsigned int' data-ref="261DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="262SrcReg" title='SrcReg' data-type='unsigned int' data-ref="262SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="284">284</th><td>                   <em>bool</em> <dfn class="local col3 decl" id="263KillSrc" title='KillSrc' data-type='bool' data-ref="263KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC16522947" title='llvm::PPCInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC16522947">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="264MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="264MBB">MBB</dfn>,</td></tr>
<tr><th id="287">287</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="265MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="265MBBI">MBBI</dfn>,</td></tr>
<tr><th id="288">288</th><td>                           <em>unsigned</em> <dfn class="local col6 decl" id="266SrcReg" title='SrcReg' data-type='unsigned int' data-ref="266SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="267isKill" title='isKill' data-type='bool' data-ref="267isKill">isKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="268FrameIndex" title='FrameIndex' data-type='int' data-ref="268FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="289">289</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="269RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="269RC">RC</dfn>,</td></tr>
<tr><th id="290">290</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="270TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="270TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC8873350" title='llvm::PPCInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC8873350">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="271MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="271MBB">MBB</dfn>,</td></tr>
<tr><th id="293">293</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="272MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="272MBBI">MBBI</dfn>,</td></tr>
<tr><th id="294">294</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="273DestReg" title='DestReg' data-type='unsigned int' data-ref="273DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="274FrameIndex" title='FrameIndex' data-type='int' data-ref="274FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="295">295</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="275RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="275RC">RC</dfn>,</td></tr>
<tr><th id="296">296</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="276TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="276TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="277Reg" title='Reg' data-type='unsigned int' data-ref="277Reg">Reg</dfn>,</td></tr>
<tr><th id="299">299</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="278RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="278RC">RC</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEjPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getLoadOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEjPKNS_19TargetRegisterClassE">getLoadOpcodeForSpill</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="279Reg" title='Reg' data-type='unsigned int' data-ref="279Reg">Reg</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="280RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="280RC">RC</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <em>bool</em></td></tr>
<tr><th id="305">305</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="281Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="281Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::FoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="282UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="282UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="283DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="284Reg" title='Reg' data-type='unsigned int' data-ref="284Reg">Reg</dfn>,</td></tr>
<tr><th id="308">308</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="285MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="285MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// If conversion by predication (only supported by some branch instructions).</i></td></tr>
<tr><th id="311">311</th><td><i>  // All of the profitability checks always return true; it is always</i></td></tr>
<tr><th id="312">312</th><td><i>  // profitable to use the predicated branches.</i></td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="286MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="286MBB">MBB</dfn>,</td></tr>
<tr><th id="314">314</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="287NumCycles" title='NumCycles' data-type='unsigned int' data-ref="287NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="288ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="288ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="315">315</th><td>                          <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col9 decl" id="289Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="289Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="290TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="290TMBB">TMBB</dfn>,</td></tr>
<tr><th id="320">320</th><td>                           <em>unsigned</em> <dfn class="local col1 decl" id="291NumT" title='NumT' data-type='unsigned int' data-ref="291NumT">NumT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="292ExtraT" title='ExtraT' data-type='unsigned int' data-ref="292ExtraT">ExtraT</dfn>,</td></tr>
<tr><th id="321">321</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="293FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="293FMBB">FMBB</dfn>,</td></tr>
<tr><th id="322">322</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="294NumF" title='NumF' data-type='unsigned int' data-ref="294NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="295ExtraF" title='ExtraF' data-type='unsigned int' data-ref="295ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="323">323</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="296Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="296Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="297MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="297MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="298NumCycles" title='NumCycles' data-type='unsigned int' data-ref="298NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col9 decl" id="299Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="299Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::PPCInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm12PPCInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="300TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="300TMBB">TMBB</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="301FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="301FMBB">FMBB</dfn>) <em>const</em> override {</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <i>// Predication support.</i></td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicated' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="302MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12PPCInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="303MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="303MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="304MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="304MI">MI</dfn>,</td></tr>
<tr><th id="341">341</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="305Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="305Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::PPCInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="306Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="306Pred1">Pred1</dfn>,</td></tr>
<tr><th id="344">344</th><td>                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="307Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="307Pred2">Pred2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERi" title='llvm::PPCInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERi">DefinesPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="308MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="308MI">MI</dfn>,</td></tr>
<tr><th id="347">347</th><td>                        std::vector&lt;MachineOperand&gt; &amp;<dfn class="local col9 decl" id="309Pred" title='Pred' data-type='int &amp;' data-ref="309Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicable' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="310MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="310MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Comparison optimization.</i></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::PPCInstrInfo::analyzeCompare' data-ref="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="311MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="311MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="312SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="312SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="354">354</th><td>                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="313SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="313SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="314Mask" title='Mask' data-type='int &amp;' data-ref="314Mask">Mask</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="315Value" title='Value' data-type='int &amp;' data-ref="315Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="316CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="316CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="317SrcReg" title='SrcReg' data-type='unsigned int' data-ref="317SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="357">357</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="318SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="318SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col9 decl" id="319Mask" title='Mask' data-type='int' data-ref="319Mask">Mask</dfn>, <em>int</em> <dfn class="local col0 decl" id="320Value" title='Value' data-type='int' data-ref="320Value">Value</dfn>,</td></tr>
<tr><th id="358">358</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="321MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="321MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">  /// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="363">363</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="322MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="322MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" title='llvm::PPCInstrInfo::getNoop' data-ref="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="323NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="323NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="368">368</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="324TF" title='TF' data-type='unsigned int' data-ref="324TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="371">371</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="374">374</th><td>  <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</i></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="325MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="325MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i>// Lower pseudo instructions after register allocation.</i></td></tr>
<tr><th id="380">380</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="326MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="326MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="327Reg" title='Reg' data-type='unsigned int' data-ref="327Reg">Reg</dfn>) {</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> Reg &gt;= PPC::VF0 &amp;&amp; Reg &lt;= PPC::VF31;</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12PPCInstrInfo12isVRRegisterEj" title='llvm::PPCInstrInfo::isVRRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVRRegisterEj">isVRRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="328Reg" title='Reg' data-type='unsigned int' data-ref="328Reg">Reg</dfn>) {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> Reg &gt;= PPC::V0 &amp;&amp; Reg &lt;= PPC::V31;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="329RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="329RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="389">389</th><td>  <em>static</em> <em>int</em> <dfn class="decl" id="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" title='llvm::PPCInstrInfo::getRecordFormOpcode' data-ref="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj">getRecordFormOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="330Opcode" title='Opcode' data-type='unsigned int' data-ref="330Opcode">Opcode</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="331MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="331MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="332MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="332MI">MI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="333SignExt" title='SignExt' data-type='bool' data-ref="333SignExt">SignExt</dfn>,</td></tr>
<tr><th id="394">394</th><td>                            <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="334PhiDepth" title='PhiDepth' data-type='const unsigned int' data-ref="334PhiDepth">PhiDepth</dfn>) <em>const</em>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i class="doc">/// Return true if the output of the instruction is always a sign-extended,</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  /// i.e. 0 to 31-th bits are same as 32-th bit.</i></td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isSignExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj">isSignExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="335MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="335MI">MI</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="336depth" title='depth' data-type='const unsigned int' data-ref="336depth">depth</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(<a class="local col5 ref" href="#335MI" title='MI' data-ref="335MI">MI</a>, <b>true</b>, <a class="local col6 ref" href="#336depth" title='depth' data-ref="336depth">depth</a>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <i class="doc">/// Return true if the output of the instruction is always zero-extended,</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// i.e. 0 to 31-th bits are all zeros</i></td></tr>
<tr><th id="404">404</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="337MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="337MI">MI</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="338depth" title='depth' data-type='const unsigned int' data-ref="338depth">depth</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="405">405</th><td>   <b>return</b> <a class="member" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(<a class="local col7 ref" href="#337MI" title='MI' data-ref="337MI">MI</a>, <b>false</b>, <a class="local col8 ref" href="#338depth" title='depth' data-ref="338depth">depth</a>);</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="339MI">MI</dfn>,</td></tr>
<tr><th id="409">409</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> **<dfn class="local col0 decl" id="340KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="340KilledDef">KilledDef</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i class="doc">/// Fixup killed/dead flag for register<span class="command"> \p</span> <span class="arg">RegNo</span> between instructions <span class="command">[\p</span></i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  /// <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI].</span> Some PostRA transformations may violate register</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  /// killed/dead flags semantics, this function can be called to fix up. Before</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// calling this function,</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// 1. Ensure that<span class="command"> \p</span> <span class="arg">RegNo</span> liveness is killed after instruction<span class="command"> \p</span> <span class="arg">EndMI.</span></i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// 2. Ensure that there is no new definition between <span class="command">(\p</span> <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI)</span></i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  ///    and possible definition for<span class="command"> \p</span> <span class="arg">RegNo</span> is<span class="command"> \p</span> <span class="arg">StartMI</span> or<span class="command"> \p</span> <span class="arg">EndMI.</span></i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  /// 3. Ensure that all instructions between <span class="command">[\p</span> <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI]</span> are in same</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  ///    basic block.</i></td></tr>
<tr><th id="420">420</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillERNS_12MachineInstrES2_j">fixupIsDeadOrKill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="341StartMI" title='StartMI' data-type='llvm::MachineInstr &amp;' data-ref="341StartMI">StartMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342EndMI" title='EndMI' data-type='llvm::MachineInstr &amp;' data-ref="342EndMI">EndMI</dfn>,</td></tr>
<tr><th id="421">421</th><td>                         <em>unsigned</em> <dfn class="local col3 decl" id="343RegNo" title='RegNo' data-type='unsigned int' data-ref="343RegNo">RegNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="422">422</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="344MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="344MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo">LoadImmediateInfo</a> &amp;<dfn class="local col5 decl" id="345LII" title='LII' data-type='const llvm::LoadImmediateInfo &amp;' data-ref="345LII">LII</dfn>) <em>const</em>;</td></tr>
<tr><th id="423">423</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="346MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="346MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="347OpNo" title='OpNo' data-type='unsigned int' data-ref="347OpNo">OpNo</dfn>,</td></tr>
<tr><th id="424">424</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="348Imm" title='Imm' data-type='int64_t' data-ref="348Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormERKNS_12MachineInstrERNS_12ImmInstrInfoEb">instrHasImmForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="349MI">MI</dfn>, <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col0 decl" id="350III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="350III">III</dfn>,</td></tr>
<tr><th id="427">427</th><td>                       <em>bool</em> <dfn class="local col1 decl" id="351PostRA" title='PostRA' data-type='bool' data-ref="351PostRA">PostRA</dfn>) <em>const</em>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i class="doc">/// getRegNumForOperand - some operands use different numbering schemes</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">  /// for the same registers. For example, a VSX instruction may have any of</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">  /// register number needed for the opcode/operand number combination.</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  /// The operand number argument will be useful when we need to extend this</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">  /// to instructions that use both Altivec and VSX numbering (for different</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// operands).</i></td></tr>
<tr><th id="437">437</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" title='llvm::PPCInstrInfo::getRegNumForOperand' data-ref="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj">getRegNumForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="352Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="352Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="353Reg" title='Reg' data-type='unsigned int' data-ref="353Reg">Reg</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="354OpNo" title='OpNo' data-type='unsigned int' data-ref="354OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="439">439</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col5 decl" id="355regClass" title='regClass' data-type='int16_t' data-ref="355regClass">regClass</dfn> = <a class="local col2 ref" href="#352Desc" title='Desc' data-ref="352Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#354OpNo" title='OpNo' data-ref="354OpNo">OpNo</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="440">440</th><td>    <b>switch</b> (<a class="local col5 ref" href="#355regClass" title='regClass' data-ref="355regClass">regClass</a>) {</td></tr>
<tr><th id="441">441</th><td>      <i>// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</i></td></tr>
<tr><th id="442">442</th><td><i>      // VSX32-VSX63 during encoding/disassembling</i></td></tr>
<tr><th id="443">443</th><td>      <b>case</b> PPC::VSSRCRegClassID:</td></tr>
<tr><th id="444">444</th><td>      <b>case</b> PPC::VSFRCRegClassID:</td></tr>
<tr><th id="445">445</th><td>        <b>if</b> (isVFRegister(Reg))</td></tr>
<tr><th id="446">446</th><td>          <b>return</b> PPC::VSX32 + (Reg - PPC::VF0);</td></tr>
<tr><th id="447">447</th><td>        <b>break</b>;</td></tr>
<tr><th id="448">448</th><td>      <i>// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</i></td></tr>
<tr><th id="449">449</th><td><i>      // VSX32-VSX63 during encoding/disassembling</i></td></tr>
<tr><th id="450">450</th><td>      <b>case</b> PPC::VSRCRegClassID:</td></tr>
<tr><th id="451">451</th><td>        <b>if</b> (isVRRegister(Reg))</td></tr>
<tr><th id="452">452</th><td>          <b>return</b> PPC::VSX32 + (Reg - PPC::V0);</td></tr>
<tr><th id="453">453</th><td>        <b>break</b>;</td></tr>
<tr><th id="454">454</th><td>      <i>// Other RegClass doesn't need mapping</i></td></tr>
<tr><th id="455">455</th><td>      <b>default</b>:</td></tr>
<tr><th id="456">456</th><td>        <b>break</b>;</td></tr>
<tr><th id="457">457</th><td>    }</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <a class="local col3 ref" href="#353Reg" title='Reg' data-ref="353Reg">Reg</a>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i class="doc">/// Check<span class="command"> \p</span> <span class="arg">Opcode</span> is BDNZ (Decrement CTR and branch if it is still nonzero).</i></td></tr>
<tr><th id="462">462</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="356Opcode" title='Opcode' data-type='unsigned int' data-ref="356Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// Find the hardware loop instruction used to set-up the specified loop.</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// On PPC, we have two instructions used to set-up the hardware loop</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// instructions to indicate the end of a loop.</i></td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockE">findLoopInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="357PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="357PreHeader">PreHeader</dfn>) <em>const</em>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <i class="doc">/// Analyze the loop code to find the loop induction variable and compare used</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// to compute the number of iterations. Currently, we analyze loop that are</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  /// controlled using hardware loops.  In this case, the induction variable</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  /// instruction is null.  For all other cases, this function returns true,</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// which means we're unable to analyze it.<span class="command"> \p</span> <span class="arg">IndVarInst</span> and<span class="command"> \p</span> <span class="arg">CmpInst</span> will</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// return new values when we can analyze the readonly loop<span class="command"> \p</span> <span class="arg">L,</span> otherwise,</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  /// nothing got changed</i></td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::PPCInstrInfo::analyzeLoop' data-ref="_ZNK4llvm12PPCInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col8 decl" id="358L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="358L">L</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col9 decl" id="359IndVarInst" title='IndVarInst' data-type='llvm::MachineInstr *&amp;' data-ref="359IndVarInst">IndVarInst</dfn>,</td></tr>
<tr><th id="478">478</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="360CmpInst" title='CmpInst' data-type='llvm::MachineInstr *&amp;' data-ref="360CmpInst">CmpInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="479">479</th><td>  <i class="doc">/// Generate code to reduce the loop iteration by one and check if the loop</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// is finished.  Return the value/register of the new loop count.  We need</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// this function when peeling off one or more iterations of a loop. This</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">  /// function assumes the last iteration is peeled first.</i></td></tr>
<tr><th id="483">483</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12PPCInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::PPCInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm12PPCInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="361MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="361MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="362PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="362PreHeader">PreHeader</dfn>,</td></tr>
<tr><th id="484">484</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="363IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="363IndVar">IndVar</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="364Cmp" title='Cmp' data-type='llvm::MachineInstr &amp;' data-ref="364Cmp">Cmp</dfn>,</td></tr>
<tr><th id="485">485</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="365Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="365Cond">Cond</dfn>,</td></tr>
<tr><th id="486">486</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="366PrevInsts" title='PrevInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="366PrevInsts">PrevInsts</dfn>,</td></tr>
<tr><th id="487">487</th><td>                           <em>unsigned</em> <dfn class="local col7 decl" id="367Iter" title='Iter' data-type='unsigned int' data-ref="367Iter">Iter</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="368MaxIter" title='MaxIter' data-type='unsigned int' data-ref="368MaxIter">MaxIter</dfn>) <em>const</em> override;</td></tr>
<tr><th id="488">488</th><td>};</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="493">493</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MCTargetDesc/PPCInstPrinter.cpp.html'>llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
