;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13/2/2019 11:55:22
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EFB9  	GOTO        370
_interrupt:
;CPComunicacion.c,259 :: 		void interrupt(void){
0x0008	0xF017C000  	MOVFF       R0, 23
0x000C	0xF016C00C  	MOVFF       R12, 22
0x0010	0xF015C00D  	MOVFF       R13, 21
;CPComunicacion.c,262 :: 		if (PIR1.SSP1IF){
0x0014	0xA69E      	BTFSS       PIR1, 3 
0x0016	0xD009      	BRA         L_interrupt40
;CPComunicacion.c,264 :: 		PIR1.SSP1IF = 0;                                //Limpia la bandera de interrupcion por SPI
0x0018	0x969E      	BCF         PIR1, 3 
;CPComunicacion.c,265 :: 		buffer = SSPBUF;                                //Guarda el contenido del bufeer (lectura)
0x001A	0xF02CCFC9  	MOVFF       SSPBUF, _buffer
;CPComunicacion.c,266 :: 		AUX = 1;
0x001E	0x8681      	BSF         RB3_bit, BitPos(RB3_bit+0) 
;CPComunicacion.c,267 :: 		Delay_us(2);
0x0020	0x0E03      	MOVLW       3
0x0022	0x6E0D      	MOVWF       R13, 0
L_interrupt41:
0x0024	0x2E0D      	DECFSZ      R13, 1, 0
0x0026	0xD7FE      	BRA         L_interrupt41
;CPComunicacion.c,268 :: 		AUX = 0;
0x0028	0x9681      	BCF         RB3_bit, BitPos(RB3_bit+0) 
;CPComunicacion.c,291 :: 		}
L_interrupt40:
;CPComunicacion.c,295 :: 		if (INTCON.INT0IF==1){
0x002A	0xA2F2      	BTFSS       INTCON, 1 
0x002C	0xD013      	BRA         L_interrupt42
;CPComunicacion.c,296 :: 		INTCON.INT0IF = 0;                                //Limpia la badera de interrupcion externa
0x002E	0x92F2      	BCF         INTCON, 1 
;CPComunicacion.c,298 :: 		if (banBoton==0){
0x0030	0x501F      	MOVF        _banBoton, 0 
0x0032	0x0A00      	XORLW       0
0x0034	0xE10F      	BNZ         L_interrupt43
;CPComunicacion.c,299 :: 		UART1_Write(0x2A);
0x0036	0x0E2A      	MOVLW       42
0x0038	0x6E3E      	MOVWF       FARG_UART1_Write_data_ 
0x003A	0xD86A      	RCALL       _UART1_Write
;CPComunicacion.c,300 :: 		RInt = 1;                                          //Envia el pulso para generar la interrupcion externa en la RPi
0x003C	0x8282      	BSF         RC1_bit, BitPos(RC1_bit+0) 
;CPComunicacion.c,301 :: 		Delay_ms(1);
0x003E	0x0E07      	MOVLW       7
0x0040	0x6E0C      	MOVWF       R12, 0
0x0042	0x0E7D      	MOVLW       125
0x0044	0x6E0D      	MOVWF       R13, 0
L_interrupt44:
0x0046	0x2E0D      	DECFSZ      R13, 1, 0
0x0048	0xD7FE      	BRA         L_interrupt44
0x004A	0x2E0C      	DECFSZ      R12, 1, 0
0x004C	0xD7FC      	BRA         L_interrupt44
;CPComunicacion.c,302 :: 		RInt = 0;
0x004E	0x9282      	BCF         RC1_bit, BitPos(RC1_bit+0) 
;CPComunicacion.c,303 :: 		banBoton = 1;
0x0050	0x0E01      	MOVLW       1
0x0052	0x6E1F      	MOVWF       _banBoton 
;CPComunicacion.c,304 :: 		}
L_interrupt43:
;CPComunicacion.c,305 :: 		}
L_interrupt42:
;CPComunicacion.c,307 :: 		}
L_end_interrupt:
L__interrupt60:
0x0054	0xF000C017  	MOVFF       23, R0
0x0058	0xF00CC016  	MOVFF       22, R12
0x005C	0xF00DC015  	MOVFF       21, R13
0x0060	0x0011      	RETFIE      1
; end of _interrupt
_UART1_Init:
;__Lib_UART_c67b67.c,20 :: 		
;__Lib_UART_c67b67.c,23 :: 		
0x0062	0x0E10      	MOVLW       _UART1_Write
0x0064	0x6E24      	MOVWF       _UART_Wr_Ptr 
0x0066	0x0E01      	MOVLW       hi_addr(_UART1_Write)
0x0068	0x6E25      	MOVWF       _UART_Wr_Ptr+1 
0x006A	0x0E3E      	MOVLW       FARG_UART1_Write_data_
0x006C	0x6E26      	MOVWF       _UART_Wr_Ptr+2 
0x006E	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0070	0x6E27      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67b67.c,24 :: 		
0x0072	0x0EFF      	MOVLW       _UART1_Read
0x0074	0x6E20      	MOVWF       _UART_Rd_Ptr 
0x0076	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x0078	0x6E21      	MOVWF       _UART_Rd_Ptr+1 
0x007A	0x0E00      	MOVLW       0
0x007C	0x6E22      	MOVWF       _UART_Rd_Ptr+2 
0x007E	0x0E00      	MOVLW       0
0x0080	0x6E23      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67b67.c,25 :: 		
0x0082	0x0EFF      	MOVLW       _UART1_Data_Ready
0x0084	0x6E28      	MOVWF       _UART_Rdy_Ptr 
0x0086	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x0088	0x6E29      	MOVWF       _UART_Rdy_Ptr+1 
0x008A	0x0E00      	MOVLW       0
0x008C	0x6E2A      	MOVWF       _UART_Rdy_Ptr+2 
0x008E	0x0E00      	MOVLW       0
0x0090	0x6E2B      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67b67.c,26 :: 		
0x0092	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x0094	0x6E2D      	MOVWF       _UART_Tx_Idle_Ptr 
0x0096	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x0098	0x6E2E      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x009A	0x0E00      	MOVLW       0
0x009C	0x6E2F      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x009E	0x0E00      	MOVLW       0
0x00A0	0x6E30      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67b67.c,28 :: 		
0x00A2	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67b67.c,29 :: 		
0x00A4	0x0E90      	MOVLW       144
0x00A6	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67b67.c,30 :: 		
0x00A8	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67b67.c,31 :: 		
0x00AA	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67b67.c,33 :: 		
L_UART1_Init0:
0x00AC	0xAA9E      	BTFSS       PIR1, 5 
0x00AE	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67b67.c,34 :: 		
0x00B0	0xF000CFAE  	MOVFF       RCREG, R0
0x00B4	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67b67.c,35 :: 		
L_end_UART1_Init:
0x00B6	0x0012      	RETURN      0
; end of _UART1_Init
_SPI1_Init_Advanced:
;__Lib_SPI_c345b123.c,43 :: 		
;__Lib_SPI_c345b123.c,44 :: 		
0x00B8	0x9AC6      	BCF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,45 :: 		
0x00BA	0x0EFF      	MOVLW       _SPI1_Read
0x00BC	0x6E36      	MOVWF       _SPI_Rd_Ptr 
0x00BE	0x0EFF      	MOVLW       hi_addr(_SPI1_Read)
0x00C0	0x6E37      	MOVWF       _SPI_Rd_Ptr+1 
0x00C2	0x0EFF      	MOVLW       FARG_SPI1_Read_buffer
0x00C4	0x6E38      	MOVWF       _SPI_Rd_Ptr+2 
0x00C6	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x00C8	0x6E39      	MOVWF       _SPI_Rd_Ptr+3 
;__Lib_SPI_c345b123.c,46 :: 		
0x00CA	0x0EFF      	MOVLW       _SPI1_Write
0x00CC	0x6E32      	MOVWF       _SPI_Wr_Ptr 
0x00CE	0x0EFF      	MOVLW       hi_addr(_SPI1_Write)
0x00D0	0x6E33      	MOVWF       _SPI_Wr_Ptr+1 
0x00D2	0x0EFF      	MOVLW       FARG_SPI1_Write_data_
0x00D4	0x6E34      	MOVWF       _SPI_Wr_Ptr+2 
0x00D6	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x00D8	0x6E35      	MOVWF       _SPI_Wr_Ptr+3 
;__Lib_SPI_c345b123.c,48 :: 		
0x00DA	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;__Lib_SPI_c345b123.c,49 :: 		
0x00DC	0x503A      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x00DE	0x0A04      	XORLW       4
0x00E0	0xE102      	BNZ         L_SPI1_Init_Advanced0
0x00E2	0x8694      	BSF         TRISC3_bit, BitPos(TRISC3_bit+0) 
0x00E4	0xD001      	BRA         L_SPI1_Init_Advanced1
L_SPI1_Init_Advanced0:
;__Lib_SPI_c345b123.c,50 :: 		
0x00E6	0x9694      	BCF         TRISC3_bit, BitPos(TRISC3_bit+0) 
L_SPI1_Init_Advanced1:
;__Lib_SPI_c345b123.c,51 :: 		
0x00E8	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;__Lib_SPI_c345b123.c,53 :: 		
0x00EA	0x6AC6      	CLRF        SSP1CON1 
;__Lib_SPI_c345b123.c,54 :: 		
0x00EC	0x503A      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x00EE	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,55 :: 		
0x00F0	0x503C      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 0 
0x00F2	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,56 :: 		
0x00F4	0x503B      	MOVF        FARG_SPI1_Init_Advanced_data_sample, 0 
0x00F6	0x12C7      	IORWF       SSP1STAT, 1 
;__Lib_SPI_c345b123.c,58 :: 		
0x00F8	0x523C      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 1 
0x00FA	0xE005      	BZ          L_SPI1_Init_Advanced2
;__Lib_SPI_c345b123.c,59 :: 		
0x00FC	0x503D      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 0 
0x00FE	0x0A00      	XORLW       0
0x0100	0xB4D8      	BTFSC       STATUS, 2 
;__Lib_SPI_c345b123.c,60 :: 		
0x0102	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced3:
;__Lib_SPI_c345b123.c,61 :: 		
0x0104	0xD003      	BRA         L_SPI1_Init_Advanced4
L_SPI1_Init_Advanced2:
;__Lib_SPI_c345b123.c,63 :: 		
0x0106	0x523D      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 1 
0x0108	0xA4D8      	BTFSS       STATUS, 2 
;__Lib_SPI_c345b123.c,64 :: 		
0x010A	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced5:
;__Lib_SPI_c345b123.c,65 :: 		
L_SPI1_Init_Advanced4:
;__Lib_SPI_c345b123.c,66 :: 		
0x010C	0x8AC6      	BSF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,67 :: 		
L_end_SPI1_Init_Advanced:
0x010E	0x0012      	RETURN      0
; end of _SPI1_Init_Advanced
_UART1_Write:
;__Lib_UART_c67b67.c,63 :: 		
;__Lib_UART_c67b67.c,64 :: 		
L_UART1_Write3:
0x0110	0xB2AC      	BTFSC       TXSTA, 1 
0x0112	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67b67.c,65 :: 		
0x0114	0x0000      	NOP
0x0116	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67b67.c,66 :: 		
0x0118	0xFFADC03E  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67b67.c,67 :: 		
L_end_UART1_Write:
0x011C	0x0012      	RETURN      0
; end of _UART1_Write
_ConfiguracionPrincipal:
;CPComunicacion.c,74 :: 		void ConfiguracionPrincipal(){
;CPComunicacion.c,76 :: 		ANSELB = 0;                                        //Configura PORTB como digital
0x011E	0x010F      	MOVLB       15
0x0120	0x6B39      	CLRF        ANSELB, 1
;CPComunicacion.c,77 :: 		ANSELC = 0;                                        //Configura PORTC como digital
0x0122	0x6B3A      	CLRF        ANSELC, 1
;CPComunicacion.c,79 :: 		TRISB1_bit = 1;                                    //Configura el pin B1 como entrada
0x0124	0x8293      	BSF         TRISB1_bit, BitPos(TRISB1_bit+0) 
;CPComunicacion.c,80 :: 		TRISB3_bit = 0;                                    //Configura el pin B3 como salida
0x0126	0x9693      	BCF         TRISB3_bit, BitPos(TRISB3_bit+0) 
;CPComunicacion.c,81 :: 		TRISB4_bit = 0;                                    //Configura el pin B4 como salida
0x0128	0x9893      	BCF         TRISB4_bit, BitPos(TRISB4_bit+0) 
;CPComunicacion.c,82 :: 		TRISC1_bit = 0;                                    //Configura el pin C1 como salida
0x012A	0x9294      	BCF         TRISC1_bit, BitPos(TRISC1_bit+0) 
;CPComunicacion.c,83 :: 		TRISC2_bit = 0;                                    //Configura el pin C2 como salida
0x012C	0x9494      	BCF         TRISC2_bit, BitPos(TRISC2_bit+0) 
;CPComunicacion.c,85 :: 		INTCON.GIE = 1;                                    //Habilita las interrupciones globales
0x012E	0x8EF2      	BSF         INTCON, 7 
;CPComunicacion.c,86 :: 		INTCON.PEIE = 1;                                   //Habilita las interrupciones perifericas
0x0130	0x8CF2      	BSF         INTCON, 6 
;CPComunicacion.c,89 :: 		PIE1.RC1IE = 1;                                    //Habilita la interrupcion en UART1 receive
0x0132	0x8A9D      	BSF         PIE1, 5 
;CPComunicacion.c,90 :: 		UART1_Init(19200);                                 //Inicializa el UART1 a 19200 bps
0x0134	0x86B8      	BSF         BAUDCON, 3, 0
0x0136	0x0E01      	MOVLW       1
0x0138	0x6EB0      	MOVWF       SPBRGH 
0x013A	0x0E03      	MOVLW       3
0x013C	0x6EAF      	MOVWF       SPBRG 
0x013E	0x84AC      	BSF         TXSTA, 2, 0
0x0140	0xDF90      	RCALL       _UART1_Init
;CPComunicacion.c,93 :: 		SPI1_Init_Advanced(_SPI_SLAVE_SS_ENABLE,_SPI_DATA_SAMPLE_END,_SPI_CLK_IDLE_HIGH,_SPI_HIGH_2_LOW);
0x0142	0x0E04      	MOVLW       4
0x0144	0x6E3A      	MOVWF       FARG_SPI1_Init_Advanced_master 
0x0146	0x0E80      	MOVLW       128
0x0148	0x6E3B      	MOVWF       FARG_SPI1_Init_Advanced_data_sample 
0x014A	0x0E10      	MOVLW       16
0x014C	0x6E3C      	MOVWF       FARG_SPI1_Init_Advanced_clock_idle 
0x014E	0x6A3D      	CLRF        FARG_SPI1_Init_Advanced_transmit_edge 
0x0150	0xDFB3      	RCALL       _SPI1_Init_Advanced
;CPComunicacion.c,94 :: 		PIE1.SSP1IE = 1;                                   //Habilita la interrupcion por SPI
0x0152	0x869D      	BSF         PIE1, 3 
;CPComunicacion.c,100 :: 		Delay_ms(100);                                     //Espera hasta que se estabilicen los cambios
0x0154	0x0E03      	MOVLW       3
0x0156	0x6E0B      	MOVWF       R11, 0
0x0158	0x0E8A      	MOVLW       138
0x015A	0x6E0C      	MOVWF       R12, 0
0x015C	0x0E55      	MOVLW       85
0x015E	0x6E0D      	MOVWF       R13, 0
L_ConfiguracionPrincipal0:
0x0160	0x2E0D      	DECFSZ      R13, 1, 0
0x0162	0xD7FE      	BRA         L_ConfiguracionPrincipal0
0x0164	0x2E0C      	DECFSZ      R12, 1, 0
0x0166	0xD7FC      	BRA         L_ConfiguracionPrincipal0
0x0168	0x2E0B      	DECFSZ      R11, 1, 0
0x016A	0xD7FA      	BRA         L_ConfiguracionPrincipal0
0x016C	0x0000      	NOP
0x016E	0x0000      	NOP
;CPComunicacion.c,102 :: 		}
L_end_ConfiguracionPrincipal:
0x0170	0x0012      	RETURN      0
; end of _ConfiguracionPrincipal
_main:
;CPComunicacion.c,311 :: 		void main() {
;CPComunicacion.c,313 :: 		ConfiguracionPrincipal();
0x0172	0xDFD5      	RCALL       _ConfiguracionPrincipal
;CPComunicacion.c,314 :: 		RE_DE = 0;                                               //Establece el Max485-1 en modo de lectura;
0x0174	0x9482      	BCF         RC2_bit, BitPos(RC2_bit+0) 
;CPComunicacion.c,315 :: 		RInt = 0;
0x0176	0x9282      	BCF         RC1_bit, BitPos(RC1_bit+0) 
;CPComunicacion.c,316 :: 		i1=0;
0x0178	0x6A1C      	CLRF        _i1 
;CPComunicacion.c,317 :: 		contadorTOD = 0;                                         //Inicia el contador de Time-Out-Dispositivo
0x017A	0x6A1B      	CLRF        _contadorTOD 
;CPComunicacion.c,318 :: 		contadorNACK = 0;                                        //Inicia el contador de NACK
0x017C	0x6A1E      	CLRF        _contadorNACK 
;CPComunicacion.c,319 :: 		banTI=0;                                                 //Limpia la bandera de inicio de trama
0x017E	0x6A1D      	CLRF        _banTI 
;CPComunicacion.c,320 :: 		banTC=0;                                                 //Limpia la bandera de trama completa
0x0180	0x6A1A      	CLRF        _banTC 
;CPComunicacion.c,321 :: 		banTF=0;                                                 //Limpia la bandera de final de trama
0x0182	0x6A19      	CLRF        _banTF 
;CPComunicacion.c,322 :: 		banEsc = 0;
0x0184	0x6A18      	CLRF        _banEsc 
;CPComunicacion.c,323 :: 		banBoton = 0;
0x0186	0x6A1F      	CLRF        _banBoton 
;CPComunicacion.c,325 :: 		AUX = 0;
0x0188	0x9681      	BCF         RB3_bit, BitPos(RB3_bit+0) 
;CPComunicacion.c,326 :: 		t1Size = 0;
0x018A	0x6A31      	CLRF        _t1Size 
;CPComunicacion.c,328 :: 		while(1){
L_main45:
;CPComunicacion.c,339 :: 		}
0x018C	0xD7FF      	BRA         L_main45
;CPComunicacion.c,341 :: 		}
L_end_main:
0x018E	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [90]    _interrupt
0x0062      [86]    _UART1_Init
0x00B8      [88]    _SPI1_Init_Advanced
0x0110      [14]    _UART1_Write
0x011E      [84]    _ConfiguracionPrincipal
0x0172      [30]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    UART2_Init_tmp_L0
0x0000       [1]    R0
0x0000       [1]    SPI2_Write_tmp_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0001       [1]    R1
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0002       [1]    CalcularCRC_ucCounter_L0
0x0002       [1]    R2
0x0003       [2]    CalcularCRC_CRC16_L0
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0018       [1]    _banEsc
0x0019       [1]    _banTF
0x001A       [1]    _banTC
0x001B       [1]    _contadorTOD
0x001C       [1]    _i1
0x001D       [1]    _banTI
0x001E       [1]    _contadorNACK
0x001F       [1]    _banBoton
0x0020       [4]    _UART_Rd_Ptr
0x0024       [4]    _UART_Wr_Ptr
0x0028       [4]    _UART_Rdy_Ptr
0x002C       [1]    _buffer
0x002D       [4]    _UART_Tx_Idle_Ptr
0x0031       [1]    _t1Size
0x0032       [4]    _SPI_Wr_Ptr
0x0036       [4]    _SPI_Rd_Ptr
0x003A       [1]    FARG_SPI1_Init_Advanced_master
0x003B       [1]    FARG_SPI1_Init_Advanced_data_sample
0x003C       [1]    FARG_SPI1_Init_Advanced_clock_idle
0x003D       [1]    FARG_SPI1_Init_Advanced_transmit_edge
0x003E       [1]    FARG_UART1_Write_data_
0x0F39       [1]    ANSELB
0x0F3A       [1]    ANSELC
0x0F81       [0]    AUX
0x0F81       [0]    RB3_bit
0x0F82       [0]    RInt
0x0F82       [0]    RE_DE
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC1_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB3_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [0]    TRISC1_bit
0x0F9D       [1]    PIE1
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FC6       [1]    SSP1CON1
0x0FC7       [1]    SSP1STAT
0x0FC9       [1]    SSPBUF
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
