

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2'
================================================================
* Date:           Thu Dec 18 21:18:28 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1034|     1034|  10.340 us|  10.340 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_43_2  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 14 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten41"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln41 = store i6 0, i6 %y" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 17 'store' 'store_ln41' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln43 = store i6 0, i6 %x" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 18 'store' 'store_ln43' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i11 %indvar_flatten41" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 20 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten41_load, i11 1024" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 21 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%add_ln41_1 = add i11 %indvar_flatten41_load, i11 1" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 22 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc22, void %for.end24.exitStub" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 23 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%add_ln41 = add i6 %y_load, i6 1" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 26 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%icmp_ln43 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 27 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i6 0, i6 %x_load" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 28 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.31ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i6 %add_ln41, i6 %y_load" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 29 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %select_ln41_1" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 30 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.92ns)   --->   "%mul_ln41 = mul i13 %zext_ln41, i13 86" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 31 'mul' 'mul_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [10/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 32 'urem' 'urem_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i6 %select_ln41" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 33 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln41, i32 1, i32 4" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 34 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_48_cast = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln41, i32 8, i32 11" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 35 'partselect' 'tmp_48_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%add_ln43 = add i6 %select_ln41, i6 1" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 36 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%store_ln41 = store i11 %add_ln41_1, i11 %indvar_flatten41" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 37 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.47>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln41 = store i6 %select_ln41_1, i6 %y" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 38 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.47>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%store_ln43 = store i6 %add_ln43, i6 %x" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 39 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.47>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body4" [../HS_hls/src/pyramidal_hs.cpp:43]   --->   Operation 40 'br' 'br_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 41 [9/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 41 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 42 [8/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 42 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 43 [7/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 43 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 44 [6/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 44 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 45 [5/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 45 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 46 [4/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 46 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 47 [3/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 47 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 48 [2/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 48 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_48_cast, i4 %lshr_ln1" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %tmp_s" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 50 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 51 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_52 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 52 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_53 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 53 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_54 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 54 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_55 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 55 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_56 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 56 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_57 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 57 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_58 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 58 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_59 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 59 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_60 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 60 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_61 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 61 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_62 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln46" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 62 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 63 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 64 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_64 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_52" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 64 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_64' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 65 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_65 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_53" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 65 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_65' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 66 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_66 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_54" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 66 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_66' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 67 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_67 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_55" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 67 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_67' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 68 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_68 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_56" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 68 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_68' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 69 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_69 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_57" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 69 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_69' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 70 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_70 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_58" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 70 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_70' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 71 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_71 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_59" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 71 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_71' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 72 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_72 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_60" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 72 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_72' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 73 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_73 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_61" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 73 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_73' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 74 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_74 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_62" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 74 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_74' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 139 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.47>

State 10 <SV = 9> <Delay = 3.73>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_43_2_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/10] (1.32ns)   --->   "%urem_ln41 = urem i6 %select_ln41_1, i6 3" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 77 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i2 %urem_ln41" [../HS_hls/src/pyramidal_hs.cpp:41]   --->   Operation 78 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramidal_hs.cpp:45]   --->   Operation 79 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 80 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 81 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_64 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_52" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 81 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_64' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_64" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 82 'trunc' 'trunc_ln46' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 83 'trunc' 'trunc_ln46_1' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.39ns)   --->   "%select_ln46 = select i1 %trunc_ln43, i15 %trunc_ln46, i15 %trunc_ln46_1" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 84 'select' 'select_ln46' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 85 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_65 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_53" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 85 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_65' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 86 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_66 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_54" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 86 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_66' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_66" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 87 'trunc' 'trunc_ln46_2' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_65" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 88 'trunc' 'trunc_ln46_3' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.39ns)   --->   "%select_ln46_1 = select i1 %trunc_ln43, i15 %trunc_ln46_2, i15 %trunc_ln46_3" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 89 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_67 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_55" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 90 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_67' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 91 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_68 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_56" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 91 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_68' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_68" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 92 'trunc' 'trunc_ln46_4' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln46_5 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_67" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 93 'trunc' 'trunc_ln46_5' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.39ns)   --->   "%select_ln46_2 = select i1 %trunc_ln43, i15 %trunc_ln46_4, i15 %trunc_ln46_5" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 94 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.47ns)   --->   "%tmp_8 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.3i15.i15.i2, i2 0, i15 %select_ln46, i2 1, i15 %select_ln46_1, i2 2, i15 %select_ln46_2, i15 0, i2 %trunc_ln41" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 95 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_8, i1 0" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 96 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_69 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_57" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 97 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_69' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 98 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_70 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_58" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 98 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_70' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_70" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 99 'trunc' 'trunc_ln47' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_69" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 100 'trunc' 'trunc_ln47_1' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.39ns)   --->   "%select_ln47 = select i1 %trunc_ln43, i15 %trunc_ln47, i15 %trunc_ln47_1" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 101 'select' 'select_ln47' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_71 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_59" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 102 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_71' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 103 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_72 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_60" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 103 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_72' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_72" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 104 'trunc' 'trunc_ln47_2' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_71" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 105 'trunc' 'trunc_ln47_3' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.39ns)   --->   "%select_ln47_1 = select i1 %trunc_ln43, i15 %trunc_ln47_2, i15 %trunc_ln47_3" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 106 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_73 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_61" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 107 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_73' <Predicate = (!trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 108 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_74 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_62" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 108 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_74' <Predicate = (trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_74" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 109 'trunc' 'trunc_ln47_4' <Predicate = (trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln47_5 = trunc i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_73" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 110 'trunc' 'trunc_ln47_5' <Predicate = (!trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln47_2 = select i1 %trunc_ln43, i15 %trunc_ln47_4, i15 %trunc_ln47_5" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 111 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.47ns)   --->   "%tmp_9 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.3i15.i15.i2, i2 0, i15 %select_ln47, i2 1, i15 %select_ln47_1, i2 2, i15 %select_ln47_2, i15 0, i2 %trunc_ln41" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 112 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_9, i1 0" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 113 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.64ns)   --->   "%switch_ln46 = switch i2 %trunc_ln41, void %V1.i1.i195.case.2, i2 0, void %V1.i1.i195.case.0, i2 1, void %V1.i1.i195.case.1" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 114 'switch' 'switch_ln46' <Predicate = true> <Delay = 0.64>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln43, void %V1.i1.i45202.case.0158, void %V1.i1.i45202.case.1159" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 115 'br' 'br_ln46' <Predicate = (trunc_ln41 == 1)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_53" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 116 'store' 'store_ln46' <Predicate = (trunc_ln41 == 1 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 117 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_59" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 117 'store' 'store_ln47' <Predicate = (trunc_ln41 == 1 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit157" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 118 'br' 'br_ln47' <Predicate = (trunc_ln41 == 1 & !trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_54" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 119 'store' 'store_ln46' <Predicate = (trunc_ln41 == 1 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 120 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_60" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 120 'store' 'store_ln47' <Predicate = (trunc_ln41 == 1 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit157" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 121 'br' 'br_ln47' <Predicate = (trunc_ln41 == 1 & trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 122 'br' 'br_ln47' <Predicate = (trunc_ln41 == 1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln43, void %V1.i1.i45202.case.0154, void %V1.i1.i45202.case.1155" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 123 'br' 'br_ln46' <Predicate = (trunc_ln41 == 0)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 124 'store' 'store_ln46' <Predicate = (trunc_ln41 == 0 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 125 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_57" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 125 'store' 'store_ln47' <Predicate = (trunc_ln41 == 0 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit153" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 126 'br' 'br_ln47' <Predicate = (trunc_ln41 == 0 & !trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_52" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 127 'store' 'store_ln46' <Predicate = (trunc_ln41 == 0 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 128 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_58" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 128 'store' 'store_ln47' <Predicate = (trunc_ln41 == 0 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit153" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 129 'br' 'br_ln47' <Predicate = (trunc_ln41 == 0 & trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 130 'br' 'br_ln47' <Predicate = (trunc_ln41 == 0)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln43, void %V1.i1.i45202.case.0162, void %V1.i1.i45202.case.1163" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 131 'br' 'br_ln46' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_55" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 132 'store' 'store_ln46' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 133 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_61" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 133 'store' 'store_ln47' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & !trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit161" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 134 'br' 'br_ln47' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & !trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln46 = store i16 %shl_ln1, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_56" [../HS_hls/src/pyramidal_hs.cpp:46]   --->   Operation 135 'store' 'store_ln46' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 136 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln47 = store i16 %shl_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_62" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 136 'store' 'store_ln47' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & trunc_ln43)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit161" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 137 'br' 'br_ln47' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1 & trunc_ln43)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln47 = br void %V1.i1.i45202.exit" [../HS_hls/src/pyramidal_hs.cpp:47]   --->   Operation 138 'br' 'br_ln47' <Predicate = (trunc_ln41 != 0 & trunc_ln41 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.686ns
The critical path consists of the following:
	'store' operation ('store_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) of constant 0 6 bit on local variable 'y', ../HS_hls/src/pyramidal_hs.cpp:41 [17]  (0.478 ns)
	'load' operation 6 bit ('y_load', ../HS_hls/src/pyramidal_hs.cpp:41) on local variable 'y', ../HS_hls/src/pyramidal_hs.cpp:41 [27]  (0.000 ns)
	'add' operation 6 bit ('add_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [28]  (0.975 ns)
	'select' operation 6 bit ('select_ln41_1', ../HS_hls/src/pyramidal_hs.cpp:41) [33]  (0.313 ns)
	'mul' operation 13 bit ('mul_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [35]  (1.920 ns)

 <State 2>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 3>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 4>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 5>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 6>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 7>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 8>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', ../HS_hls/src/pyramidal_hs.cpp:41) [36]  (1.327 ns)

 <State 9>: 1.428ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_51', ../HS_hls/src/pyramidal_hs.cpp:46) [44]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63', ../HS_hls/src/pyramidal_hs.cpp:46) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35' [56]  (1.428 ns)

 <State 10>: 3.731ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_63', ../HS_hls/src/pyramidal_hs.cpp:46) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35' [56]  (1.428 ns)
	'select' operation 15 bit ('select_ln46', ../HS_hls/src/pyramidal_hs.cpp:46) [60]  (0.396 ns)
	'sparsemux' operation 15 bit ('tmp_8', ../HS_hls/src/pyramidal_hs.cpp:46) [71]  (0.478 ns)
	'store' operation ('store_ln46', ../HS_hls/src/pyramidal_hs.cpp:46) of variable 'shl_ln1', ../HS_hls/src/pyramidal_hs.cpp:46 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32' [98]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
