INFO: [VRFC 10-2263] Analyzing Verilog file "C:/STEM/SEP2023/proyectos/PR01_pwmdc/pwm_gen.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-311] analyzing module glbl
