

================================================================
== Vivado HLS Report for 'blendOpt83_Loop_2_pr'
================================================================
* Date:           Wed Mar  4 23:28:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    4|  307203|    4|  307203|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------+-----+-----+-----+-----+----------+
        |                          |         |  Latency  |  Interval | Pipeline |
        |         Instance         |  Module | min | max | min | max |   Type   |
        +--------------------------+---------+-----+-----+-----+-----+----------+
        |call_ln496_write_r_fu_81  |write_r  |    0|    0|    1|    1| function |
        +--------------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    1|  307200|         2|          1|          1| 1 ~ 307200 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%imageA_rows_load3_lo = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %imageA_rows_load3_loc)"   --->   Operation 6 'read' 'imageA_rows_load3_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%imageA_cols_load4_lo = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %imageA_cols_load4_loc)"   --->   Operation 7 'read' 'imageA_cols_load4_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageS_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageS_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cast = zext i10 %imageA_rows_load3_lo to i21"   --->   Operation 12 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%cast1 = zext i11 %imageA_cols_load4_lo to i21"   --->   Operation 13 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i21 %cast1, %cast"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [test_blend/src/fusion_lib.hpp:488]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 [ 0, %entry ], [ %add_ln488, %hls_label_12 ]" [test_blend/src/fusion_lib.hpp:488]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (2.44ns)   --->   "%icmp_ln488 = icmp eq i21 %indvar_flatten, %bound" [test_blend/src/fusion_lib.hpp:488]   --->   Operation 17 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (2.22ns)   --->   "%add_ln488 = add i21 %indvar_flatten, 1" [test_blend/src/fusion_lib.hpp:488]   --->   Operation 18 'add' 'add_ln488' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln488, label %.exit, label %hls_label_12" [test_blend/src/fusion_lib.hpp:488]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 307200, i64 0)"   --->   Operation 20 'speclooptripcount' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_105_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [test_blend/src/fusion_lib.hpp:492]   --->   Operation 21 'specregionbegin' 'tmp_105_i_i' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion_lib.hpp:494]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_imageS_out_V_V)" [test_blend/src/fusion_lib.hpp:495]   --->   Operation 23 'read' 'tmp_V' <Predicate = (!icmp_ln488)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 24 [1/1] (3.63ns)   --->   "call fastcc void @write(i8 %tmp_V, i8* %imageS_data_V)" [test_blend/src/fusion_lib.hpp:496]   --->   Operation 24 'call' <Predicate = (!icmp_ln488)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_105_i_i)" [test_blend/src/fusion_lib.hpp:498]   --->   Operation 25 'specregionend' 'empty' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %0" [test_blend/src/fusion_lib.hpp:491]   --->   Operation 26 'br' <Predicate = (!icmp_ln488)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imageA_rows_load3_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols_load4_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_imageS_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageS_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imageA_rows_load3_lo  (read             ) [ 001000]
imageA_cols_load4_lo  (read             ) [ 001000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
cast                  (zext             ) [ 000000]
cast1                 (zext             ) [ 000000]
bound                 (mul              ) [ 000110]
br_ln488              (br               ) [ 001110]
indvar_flatten        (phi              ) [ 000100]
icmp_ln488            (icmp             ) [ 000110]
add_ln488             (add              ) [ 001110]
br_ln488              (br               ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
tmp_105_i_i           (specregionbegin  ) [ 000000]
specpipeline_ln494    (specpipeline     ) [ 000000]
tmp_V                 (read             ) [ 000000]
call_ln496            (call             ) [ 000000]
empty                 (specregionend    ) [ 000000]
br_ln491              (br               ) [ 001110]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imageA_rows_load3_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows_load3_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imageA_cols_load4_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols_load4_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_imageS_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageS_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imageS_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageS_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="imageA_rows_load3_lo_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_rows_load3_lo/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="imageA_cols_load4_lo_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_cols_load4_lo/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_V_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="70" class="1005" name="indvar_flatten_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="21" slack="1"/>
<pin id="72" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="21" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="call_ln496_write_r_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln496/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="1"/>
<pin id="91" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cast1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="1"/>
<pin id="94" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln488_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="21" slack="0"/>
<pin id="97" dir="0" index="1" bw="21" slack="1"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln488/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln488_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="21" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln488/3 "/>
</bind>
</comp>

<comp id="106" class="1007" name="bound_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="imageA_rows_load3_lo_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="1"/>
<pin id="114" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo "/>
</bind>
</comp>

<comp id="117" class="1005" name="imageA_cols_load4_lo_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo "/>
</bind>
</comp>

<comp id="122" class="1005" name="bound_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="21" slack="1"/>
<pin id="124" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln488_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln488 "/>
</bind>
</comp>

<comp id="131" class="1005" name="add_ln488_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="21" slack="0"/>
<pin id="133" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln488 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="64" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="99"><net_src comp="74" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="74" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="89" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="52" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="120"><net_src comp="58" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="125"><net_src comp="106" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="130"><net_src comp="95" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="100" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imageS_data_V | {4 }
 - Input state : 
	Port: blendOpt83_Loop_2_pr : imageA_rows_load3_loc | {1 }
	Port: blendOpt83_Loop_2_pr : imageA_cols_load4_loc | {1 }
	Port: blendOpt83_Loop_2_pr : p_imageS_out_V_V | {4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln488 : 1
		add_ln488 : 1
		br_ln488 : 2
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln488_fu_100        |    0    |    0    |    28   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln488_fu_95        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |           bound_fu_106          |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | imageA_rows_load3_lo_read_fu_52 |    0    |    0    |    0    |
|   read   | imageA_cols_load4_lo_read_fu_58 |    0    |    0    |    0    |
|          |         tmp_V_read_fu_64        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   call   |     call_ln496_write_r_fu_81    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |            cast_fu_89           |    0    |    0    |    0    |
|          |           cast1_fu_92           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |    46   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln488_reg_131     |   21   |
|        bound_reg_122       |   21   |
|     icmp_ln488_reg_127     |    1   |
|imageA_cols_load4_lo_reg_117|   11   |
|imageA_rows_load3_lo_reg_112|   10   |
|    indvar_flatten_reg_70   |   21   |
+----------------------------+--------+
|            Total           |   85   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   85   |   46   |
+-----------+--------+--------+--------+
