#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Mar 12 07:17:26 2015
# Process ID: 4290
# Log file: /home/moffitt/Development/FPGAPSG/Xilinx/planAhead_run_1/planAhead.log
# Journal file: /home/moffitt/Development/FPGAPSG/Xilinx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/moffitt/Development/FPGAPSG/Xilinx/pa.fromNetlist.tcl
# create_project -name FPGAPSG -dir "/home/moffitt/Development/FPGAPSG/Xilinx/planAhead_run_1" -part xc6slx4cpg196-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/moffitt/Development/FPGAPSG/Xilinx/fpgapsg.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/moffitt/Development/FPGAPSG/Xilinx} }
# set_property target_constrs_file "fpgapsg.ucf" [current_fileset -constrset]
Adding file '/home/moffitt/Development/FPGAPSG/Xilinx/fpgapsg.ucf' to fileset 'constrs_1'
# add_files [list {fpgapsg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx4cpg196-2
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpgapsg.ngc ...
WARNING:NetListWriters:298 - No output is written to fpgapsg.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fpgapsg.edif ...
ngc2edif: Total memory usage is 103436 kilobytes

Parsing EDIF File [./planAhead_run_1/FPGAPSG.data/cache/fpgapsg_ngc_4a75aa61.edif]
Finished Parsing EDIF File [./planAhead_run_1/FPGAPSG.data/cache/fpgapsg_ngc_4a75aa61.edif]
ERROR: [Designutils 20-1353] No cell is specified in file './fpgapsg.ngc'. The design is empty.  This error may be caused by insufficient disk space.

    while executing
"link_design"
    (file "/home/moffitt/Development/FPGAPSG/Xilinx/pa.fromNetlist.tcl" line 10)
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/moffitt/Development/FPGAPSG/Xilinx/planAhead_pid4290.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 12 07:18:49 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
