
---------- Begin Simulation Statistics ----------
simSeconds                                   2.020527                       # Number of seconds simulated (Second)
simTicks                                 2020526952230                       # Number of ticks simulated (Tick)
finalTick                                2020526952230                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3664.90                       # Real time elapsed on the host (Second)
hostTickRate                                551318154                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8724732                       # Number of bytes of host memory used (Byte)
simInsts                                    305621252                       # Number of instructions simulated (Count)
simOps                                      511295908                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83391                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     139511                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        151543311                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.495853                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               2.016725                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       653814965                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3447                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      608717970                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 246770                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            142522427                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         256736488                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 424                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           151510275                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.017668                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.616407                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  30118949     19.88%     19.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4285095      2.83%     22.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8285714      5.47%     28.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13806449      9.11%     37.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  23234055     15.33%     52.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  20717896     13.67%     66.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  21078939     13.91%     80.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  16422658     10.84%     91.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  13560520      8.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             151510275                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 8485926     94.22%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     94      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    172      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   36      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     94.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 341641      3.79%     98.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                177279      1.97%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               616      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              424      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     11317127      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     474096606     77.88%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       622897      0.10%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43429      0.01%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       473087      0.08%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1312      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7384      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1107348      0.18%     80.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           16      0.00%     80.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       173085      0.03%     80.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       250084      0.04%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4011      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        78404      0.01%     80.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       156808      0.03%     80.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        78404      0.01%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     72776271     11.96%     92.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     46713930      7.67%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       723428      0.12%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        94339      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      608717970                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.016792                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             9006208                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1371892855                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               791457568                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       597990889                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   6306332                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  4890808                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2922358                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   603253491                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3153560                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   5811168                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            5003                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           33036                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       84026547                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      55896575                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     41582649                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     26449450                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2772      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       3547727      4.14%      4.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      3164099      3.70%      7.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1343      0.00%      7.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     71945930     84.05%     91.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      5357431      6.26%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1581340      1.85%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       85600642                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2459      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       946796      4.35%      4.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       563766      2.59%      6.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          738      0.00%      6.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     19056039     87.56%     94.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       951455      4.37%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       243071      1.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      21764324                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          514      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           15      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       236028     10.66%     10.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          240      0.01%     10.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1896600     85.68%     96.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        79029      3.57%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1179      0.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      2213605                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          313      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2600930      4.07%      4.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2600330      4.07%      8.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          605      0.00%      8.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     52889890     82.85%     91.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4405975      6.90%     97.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1338268      2.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     63836311                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          313      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       160080      8.79%      8.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          217      0.01%      8.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1580644     86.82%     95.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        78317      4.30%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1108      0.06%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1820684                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     26705448     31.20%     31.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     53772727     62.82%     94.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      3547725      4.14%     98.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1574742      1.84%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     85600642                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       949948     42.96%     42.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1261240     57.04%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           15      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          137      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      2211340                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          71948702                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     46046718                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           2213605                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         472220                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       951693                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1261912                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             85600642                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               949745                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                73969867                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.864127                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          473093                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1582683                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1574742                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7941                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2772      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      3547727      4.14%      4.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      3164099      3.70%      7.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1343      0.00%      7.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     71945930     84.05%     91.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      5357431      6.26%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1581340      1.85%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     85600642                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          484      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      3547727     30.50%     30.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       317405      2.73%     33.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1343      0.01%     33.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      6103091     52.47%     85.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        79385      0.68%     86.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     86.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1581340     13.60%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      11630775                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       236028     24.85%     24.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       634688     66.83%     91.68% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        79029      8.32%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       949745                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       236028     24.85%     24.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       634688     66.83%     91.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        79029      8.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       949745                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1582683                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1574742                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         7941                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1419                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1584102                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              4112238                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                4112231                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1511300                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2600930                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2600925                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 5                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       136554362                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3023                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1898566                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    132952021                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.845717                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.794714                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        22413726     16.86%     16.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4822785      3.63%     20.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8315758      6.25%     26.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        48295813     36.33%     63.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         6399213      4.81%     67.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3760286      2.83%     70.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         4059499      3.05%     73.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2880636      2.17%     75.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        32004305     24.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    132952021                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1516                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2600935                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      9347186      1.83%      1.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    390716612     76.42%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       235558      0.05%     78.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39630      0.01%     78.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       242406      0.05%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1312      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6606      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       797187      0.16%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       170496      0.03%     78.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       248724      0.05%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1828      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        78404      0.02%     78.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       156808      0.03%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        78404      0.02%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     65780461     12.87%     91.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     42813096      8.37%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       487967      0.10%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        93217      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    511295908                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      32004305                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            305621252                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              511295908                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      305621252                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        511295908                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.495853                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  2.016725                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          109174741                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2367266                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         500241761                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         66268428                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        42906313                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      9347186      1.83%      1.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    390716612     76.42%     78.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       235558      0.05%     78.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39630      0.01%     78.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       242406      0.05%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1312      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6606      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       797187      0.16%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       170496      0.03%     78.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       248724      0.05%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1828      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        78404      0.02%     78.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       156808      0.03%     78.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        78404      0.02%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     65780461     12.87%     91.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     42813096      8.37%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       487967      0.10%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        93217      0.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    511295908                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     63836311                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     59896195                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3939803                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     52889890                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     10946108                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2600935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2600930                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 14638989                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22812098                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 102624867                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               9371703                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2062618                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             52348902                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                317658                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              681086716                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2288120                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           602906796                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         68671881                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        73025354                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       45940156                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.978445                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      299507091                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     232071943                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3603532                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2584788                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     644022550                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    417081777                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         118965510                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    264228920                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          738                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           58895194                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     140934881                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4755664                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1927                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  79459786                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                161001                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          151510275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.631666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.918664                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 24242006     16.00%     16.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  4534270      2.99%     18.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  9554037      6.31%     25.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 23424726     15.46%     40.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 10641376      7.02%     47.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2633868      1.74%     49.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 26348818     17.39%     66.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  7048698      4.65%     71.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 43082476     28.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            151510275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             425518369                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.807899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           85600642                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.564859                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      8195422                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2062618                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   16511575                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    45779                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              653818412                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  823                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 84026547                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                55896575                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1650                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1833                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    40343                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7561                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1341193                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       717356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2058549                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                601639864                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               600913247                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 430136439                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 704433943                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.965290                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.610613                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         103572969                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            103572969                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        103572969                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           103572969                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          384283                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             384283                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         384283                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            384283                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  64465921645                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   64465921645                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  64465921645                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  64465921645                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     103957252                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        103957252                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    103957252                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       103957252                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.003697                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.003697                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.003697                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.003697                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 167756.371333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 167756.371333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 167756.371333                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 167756.371333                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             32                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             10                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           14004                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                14004                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        192148                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           192148                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       192148                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          192148                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       192135                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         192135                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       192135                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        192135                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  41340113138                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  41340113138                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  41340113138                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  41340113138                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.001848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.001848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.001848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.001848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 215161.803617                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 215161.803617                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 215161.803617                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 215161.803617                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    191940                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          696                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          696                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           62                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           62                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     13359666                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     13359666                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          758                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          758                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.081794                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.081794                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 215478.483871                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 215478.483871                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           62                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           62                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     81264635                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     81264635                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.081794                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.081794                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1310719.919355                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1310719.919355                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          758                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          758                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          758                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          758                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        60602282                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           60602282                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        370999                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           370999                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  61359412643                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  61359412643                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     60973281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       60973281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.006085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.006085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 165389.698201                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 165389.698201                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       192117                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         192117                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       178882                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       178882                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  38416012909                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  38416012909                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.002934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.002934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 214756.168362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 214756.168362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       42970687                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          42970687                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        13284                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           13284                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   3106509002                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   3106509002                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     42983971                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      42983971                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000309                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000309                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 233853.432852                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 233853.432852                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           31                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            31                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        13253                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        13253                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   2924100229                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   2924100229                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000308                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000308                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 220636.854222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 220636.854222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              255.990880                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 1029105                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                191940                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  5.361597                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   255.990880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             255                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             208109732                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            208109732                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          78827225                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             78827225                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         78827225                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            78827225                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          632561                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             632561                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         632561                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            632561                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 121821167728                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  121821167728                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 121821167728                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 121821167728                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      79459786                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         79459786                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     79459786                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        79459786                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.007961                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.007961                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.007961                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.007961                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 192584.063399                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 192584.063399                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 192584.063399                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 192584.063399                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         78900                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            78900                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        78900                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           78900                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       553661                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         553661                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       553661                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        553661                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 110749951182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 110749951182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 110749951182                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 110749951182                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.006968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.006968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.006968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.006968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200032.061464                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200032.061464                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200032.061464                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200032.061464                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    553404                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        78827225                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           78827225                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        632561                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           632561                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 121821167728                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 121821167728                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     79459786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       79459786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.007961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.007961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 192584.063399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 192584.063399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        78900                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          78900                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       553661                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       553661                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 110749951182                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 110749951182                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.006968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.006968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200032.061464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200032.061464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              255.988477                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 9684214                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                553405                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 17.499325                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   255.988477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             247                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             159473233                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            159473233                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    11428301                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                17758114                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  659                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7561                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               12990239                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               621707                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           66268428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.305841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.389858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               65745967     99.21%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               489879      0.74%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24015      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 8495      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   72      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               45                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             66268428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                73025642                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                46018806                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3264                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7601                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                79460024                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       674                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2062618                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 17968931                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                16813070                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10339                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 108021889                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6633428                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              672873255                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                207445                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2488502                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  25770                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2190218                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              42                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1192895724                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2327228391                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                748368142                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4841633                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             895315180                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                297580436                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     820                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 808                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25851680                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        746748731                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1314338017                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                305621252                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  511295908                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                156912                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     13572.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    553660.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    191347.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002264308808                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           769                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           769                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2022420                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               12805                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       745856                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       14004                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     745856                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     14004                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     849                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    432                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 745856                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 14004                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   741580                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      210                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     605                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       51.111834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.935636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      84.524423                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31             566     73.60%     73.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             49      6.37%     79.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             38      4.94%     84.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            36      4.68%     89.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           27      3.51%     93.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191           11      1.43%     94.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            5      0.65%     95.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            6      0.78%     95.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            8      1.04%     97.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            4      0.52%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            3      0.39%     97.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            8      1.04%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415            3      0.39%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-511            1      0.13%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543            1      0.13%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::672-703            2      0.26%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-927            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.622887                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.605485                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.766007                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               130     16.91%     16.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                35      4.55%     21.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               599     77.89%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    54336                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 47734784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                896256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               23624918.21616952                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               443575.37473619                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2020526752235                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2659077.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     35434240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     12246208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       867328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 17537128.104573018849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 6060898.116941324435                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 429258.317511060159                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       553660                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       192196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        14004                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  17808684863                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   8558120676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 484689413068                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32165.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     44528.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  34610783.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     35434240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     12300544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        47734784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     35434240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     35434240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       896256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       896256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        553660                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        192196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           745856                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        14004                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           14004                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        17537128                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         6087790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           23624918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     17537128                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       17537128                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       443575                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            443575                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       443575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       17537128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        6087790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          24068494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                745007                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                13552                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        159059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         82079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        160044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        159185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        159555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12397924289                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3725035000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         26366805539                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16641.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35391.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               223025                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               11898                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             29.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       523633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    92.712751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    85.258953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    57.689621                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       313899     59.95%     59.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       206781     39.49%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          860      0.16%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          367      0.07%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          223      0.04%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          183      0.03%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          199      0.04%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          162      0.03%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          959      0.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       523633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           47680448                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          867328                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                23.598026                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.429258                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                30.97                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2922580500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1553376990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4059903960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       36367740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 159498465360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 492963296160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 360755363520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1021789354230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    505.704392                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 932150041897                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  67469740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1020907170333                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        816180540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        433810245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1259446020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       34373700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 159498465360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 247208627220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 567706663680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   976957566765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    483.516226                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1473299720024                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  67469740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 479757492206                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              732541                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14004                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            731340                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              13316                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             13316                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         732541                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       576333                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       576333                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1660725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      1660725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2237058                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     13196800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     13196800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     35434240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     35434240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 48631040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             745858                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000025                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.005047                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   745839    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       19      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               745858                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2020526952230                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         20629057594                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        13002697391                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        37560322604                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1491202                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       745345                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000021                       # Number of seconds simulated (Second)
simTicks                                     21226136                       # Number of ticks simulated (Tick)
finalTick                                2020548178366                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.02                       # Real time elapsed on the host (Second)
hostTickRate                                910172634                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8724732                       # Number of bytes of host memory used (Byte)
simInsts                                    305624329                       # Number of instructions simulated (Count)
simOps                                      511300964                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                              13058078573                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                21840201785                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                             1592                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.517387                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.932789                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                            6681                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                           6133                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      7                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 1687                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              3285                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples                1592                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.852387                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.574876                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                       354     22.24%     22.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                        31      1.95%     24.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                        73      4.59%     28.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       148      9.30%     38.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       270     16.96%     55.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       231     14.51%     69.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       215     13.51%     83.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       173     10.87%     93.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                        97      6.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                  1592                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      91     95.79%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      1.05%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     96.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      2      2.11%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          124      2.02%      2.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu          4901     79.91%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            2      0.03%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            8      0.13%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.03%     82.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            2      0.03%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead          668     10.89%     93.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite          424      6.91%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            2      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total           6133                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.852387                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  95                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015490                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    13937                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                    8356                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses            6028                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        29                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       14                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               14                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                        6089                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           15                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                        74                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.MemDepUnit__0.insertedLoads            798                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores           530                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          503                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          337                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            27      2.87%      2.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect           26      2.76%      5.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      5.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond          792     84.17%     89.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond           71      7.55%     97.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           25      2.66%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total            941                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            8      2.89%      2.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            9      3.25%      6.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      6.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          232     83.75%     89.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond           17      6.14%     96.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           11      3.97%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total           277                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            3     11.54%     11.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     11.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond           21     80.77%     92.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            1      3.85%     96.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     96.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      3.85%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total           26                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           19      2.84%      2.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           19      2.84%      5.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      5.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond          561     83.86%     89.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond           55      8.22%     97.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           15      2.24%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total          669                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            3     13.04%     13.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     13.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond           18     78.26%     91.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            1      4.35%     95.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      4.35%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total           23                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget          313     33.26%     33.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB          582     61.85%     95.11% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           27      2.87%     97.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           19      2.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total          941                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           12     46.15%     46.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           14     53.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total           26                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted               792                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken          497                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              5                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           12                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            14                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                  941                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   11                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                     831                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.883103                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               5                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              25                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           27      2.87%      2.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect           26      2.76%      5.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      5.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond          792     84.17%     89.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond           71      7.55%     97.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           25      2.66%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total          941                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           27     24.55%     24.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            7      6.36%     30.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     30.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond           50     45.45%     76.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            1      0.91%     77.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     77.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           25     22.73%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total           110                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            3     27.27%     27.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     27.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            7     63.64%     90.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            1      9.09%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           11                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            3     27.27%     27.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            7     63.64%     90.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            1      9.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           11                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           25                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           19                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                   34                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                     36                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                 17                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     19                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  19                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts            1602                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                22                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples         1377                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.671750                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.613364                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0             227     16.49%     16.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1              28      2.03%     18.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2              79      5.74%     24.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             589     42.77%     67.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4              70      5.08%     72.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              47      3.41%     75.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6              37      2.69%     78.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              34      2.47%     80.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             266     19.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total         1377                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    19                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          100      1.98%      1.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         3951     78.14%     80.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.02%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.16%     80.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.04%     80.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            2      0.04%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead          602     11.91%     92.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite          388      7.67%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            2      0.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total         5056                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           266                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                 3077                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   5056                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP           3077                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP             5056                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.517387                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.932789                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                992                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 14                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts              4944                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts              604                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts             388                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          100      1.98%      1.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu         3951     78.14%     80.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.02%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            8      0.16%     80.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     80.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.04%     80.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            2      0.04%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead          602     11.91%     92.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite          388      7.67%     99.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            2      0.04%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         5056                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl          669                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl          635                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           34                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl          561                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          108                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           19                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                      144                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   233                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      1108                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    83                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     24                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                  569                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                   7031                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    31                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts                6065                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches              721                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts             666                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts            414                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.809673                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads           3130                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          2394                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads             24                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites            12                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads          6191                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites         4179                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              1080                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads         2628                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches                628                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                          1489                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      56                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                       943                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples               1592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.576005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.783719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                      218     13.69%     13.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       54      3.39%     17.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      103      6.47%     23.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      290     18.22%     41.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      114      7.16%     48.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       28      1.76%     50.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      320     20.10%     70.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                       81      5.09%     75.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                      384     24.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                 1592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                  4471                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.808417                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                941                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.591080                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles           75                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                        24                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                        191                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                   6682                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                      798                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                     530                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             15                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            9                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   24                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                     6051                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                    6042                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      4287                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                      7023                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.795226                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.610423                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data               958                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                  958                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data              958                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total                 958                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data               3                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total                  3                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data              3                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total                 3                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data       546653                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total        546653                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data       546653                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total       546653                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data           961                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total              961                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data          961                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total             961                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.003122                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.003122                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.003122                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.003122                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 182217.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 182217.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 182217.666667                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 182217.666667                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total                1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total               1                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total              2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total             2                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data       426656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total       426656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data       426656                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total       426656                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.002081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.002081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.002081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.002081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data       213328                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total       213328                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data       213328                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total       213328                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                         2                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data             570                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total                570                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data             3                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total                3                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data       546653                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total       546653                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data          573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total            573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.005236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.005236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 182217.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 182217.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total              1                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data            2                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data       426656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total       426656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.003490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.003490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data       213328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total       213328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data            388                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total               388                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.accesses::cpu.data          388                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total           388                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                       4                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                     2                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                         2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             255                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                  1924                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                 1924                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst               937                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                  937                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst              937                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                 937                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst               6                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                  6                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst              6                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                 6                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst      1039974                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total       1039974                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst      1039974                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total      1039974                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst           943                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total              943                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst          943                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total             943                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.006363                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.006363                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.006363                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.006363                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst       173329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total       173329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst       173329                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total       173329                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total              6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst            6                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total             6                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst       973309                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total       973309                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst       973309                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total       973309                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.006363                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.006363                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.006363                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.006363                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 162218.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 162218.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 162218.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 162218.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                         5                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst             937                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total                937                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst             6                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total                6                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst      1039974                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total      1039974                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst          943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total            943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.006363                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.006363                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst       173329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total       173329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst            6                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst       973309                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total       973309                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.006363                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.006363                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 162218.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 162218.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   78420                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                     5                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                     15684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             246                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                  1891                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                 1891                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                          85                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     198                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   1                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    161                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples                604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.312914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.353001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                    599     99.17%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    5      0.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               18                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                  604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                     666                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                     414                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                     943                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     24                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                      181                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     192                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      1147                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                    48                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                   6923                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                     30                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands               12399                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       24091                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                     7466                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        24                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                  9002                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     3495                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                       170                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                             7756                       # The number of ROB reads (Count)
system.cpu.rob.writes                           13463                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                     3077                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                       5056                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000046250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                   22                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            8                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          8                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      8                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                      512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               24121206.04522651                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                       21306134                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2663266.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 18090904.533919882029                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 6030301.511306627654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       167500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data        92500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total             512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        18090905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         6030302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           24121206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     18090905                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       18090905                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       18090905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        6030302                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          24121206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     8                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   110000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                  40000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat              260000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    2                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             25.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            8                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean           96                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.312743                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    48.379453                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79            5     62.50%     62.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            2     25.00%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-207            1     12.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            8                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead                512                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                24.121206                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                25.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy            28560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy            22770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy           28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy      5245140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      3733920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       10902870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    513.653074                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      9640008                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     10806128                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy            14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy             7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy           28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy      5026260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      3918240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       10838850                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    510.636981                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     10133329                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     10312807                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                   7                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq              8                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                      22                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                      448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                  8                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                        8    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                    8                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     21226136                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              199995                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             134160                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy             338319                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests             15                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000816                       # Number of seconds simulated (Second)
simTicks                                    815926268                       # Number of ticks simulated (Tick)
finalTick                                2021364104634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.47                       # Real time elapsed on the host (Second)
hostTickRate                               1747809189                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8738044                       # Number of bytes of host memory used (Byte)
simInsts                                    305675159                       # Number of instructions simulated (Count)
simOps                                      511396876                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                652592883                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1091776562                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            61196                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.203935                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.830610                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          143181                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1729                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         129626                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    660                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                48888                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             75961                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 553                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               60719                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.134851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.566234                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     27732     45.67%     45.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      6831     11.25%     56.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      4070      6.70%     63.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4150      6.83%     70.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4521      7.45%     77.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4310      7.10%     85.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3681      6.06%     91.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2907      4.79%     95.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2517      4.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 60719                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1721     41.98%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     41.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.32%     42.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     42.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.05%     42.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.02%     42.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.37%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     42.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1109     27.05%     69.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1101     26.85%     96.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               111      2.71%     99.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               27      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3939      3.04%      3.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         90080     69.49%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          152      0.12%     72.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           355      0.27%     72.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          189      0.15%     73.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          313      0.24%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          316      0.24%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          261      0.20%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          167      0.13%     73.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          657      0.51%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           21      0.02%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        20691     15.96%     90.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        10710      8.26%     98.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          962      0.74%     99.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          808      0.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         129626                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.118210                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                4100                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031629                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   316061                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  189232                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          121020                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      8664                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     4929                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4131                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      125380                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4407                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2626                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             155                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             477                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          24327                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         13578                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         5879                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         4479                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            5      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1579      8.90%      8.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1669      9.41%     18.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          221      1.25%     19.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        11106     62.59%     82.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1092      6.15%     88.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     88.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2071     11.67%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          17743                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          655      7.51%      7.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          836      9.59%     17.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          130      1.49%     18.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4622     53.00%     71.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          652      7.48%     79.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     79.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1822     20.89%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          8721                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            8      0.62%      0.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          202     15.63%     16.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           76      5.88%     22.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          637     49.30%     71.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          164     12.69%     84.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          203     15.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1292                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          925     10.27%     10.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          834      9.26%     19.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           91      1.01%     20.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         6463     71.79%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          440      4.89%     97.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          249      2.77%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         9003                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            5      0.50%      0.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          105     10.42%     11.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           72      7.14%     18.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          552     54.76%     72.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           93      9.23%     82.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          180     17.86%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1008                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        10371     58.45%     58.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         5651     31.85%     90.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1579      8.90%     99.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          142      0.80%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        17743                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1105     86.60%     86.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          154     12.07%     98.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.63%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.71%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             11111                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         4055                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1292                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            452                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1154                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           138                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                17743                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  865                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    7611                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.428958                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             641                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2292                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                142                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2150                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            5      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1579      8.90%      8.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1669      9.41%     18.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          221      1.25%     19.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        11106     62.59%     82.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1092      6.15%     88.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     88.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2071     11.67%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        17743                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1579     15.58%     15.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          302      2.98%     18.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          221      2.18%     20.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5725     56.50%     77.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          234      2.31%     79.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     79.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2071     20.44%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         10132                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          202     23.35%     23.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          499     57.69%     81.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          164     18.96%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          865                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          202     23.35%     23.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          499     57.69%     81.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          164     18.96%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          865                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2292                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2150                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          279                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2571                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2545                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2545                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1621                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    925                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 920                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 5                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           48198                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1176                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1018                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        53424                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.795298                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.759425                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29836     55.85%     55.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            6424     12.02%     67.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3034      5.68%     73.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3978      7.45%     81.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1243      2.33%     83.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             696      1.30%     84.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             872      1.63%     86.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             926      1.73%     87.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            6415     12.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        53424                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         638                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   925                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1427      1.49%      1.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        67129     69.99%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          144      0.15%     71.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          303      0.32%     71.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          177      0.18%     72.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          288      0.30%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          312      0.33%     72.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          204      0.21%     72.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          154      0.16%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          639      0.67%     73.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.01%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     73.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        15141     15.79%     89.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         8345      8.70%     98.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          866      0.90%     99.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          771      0.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        95912                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          6415                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                50830                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  95912                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          50830                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            95912                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.203935                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.830610                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              25123                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               3947                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             91967                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            16007                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            9116                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1427      1.49%      1.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        67129     69.99%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          144      0.15%     71.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          303      0.32%     71.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          177      0.18%     72.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          288      0.30%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          312      0.33%     72.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          204      0.21%     72.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          154      0.16%     73.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          639      0.67%     73.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.01%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        15141     15.79%     89.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         8345      8.70%     98.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          866      0.90%     99.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          771      0.80%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        95912                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         9003                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         7737                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1265                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         6463                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2539                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          925                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          925                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    17967                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 18993                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     18657                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3779                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1323                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 5442                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   381                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 157223                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1873                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              126994                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            11214                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           21016                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          11094                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.075201                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          43218                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         35666                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5536                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          2931                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        134876                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        90205                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             32110                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        57411                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          162                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               7372                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         41029                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3394                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1090                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     11619                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   578                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              60719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.915496                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.512888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    32652     53.78%     53.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1361      2.24%     56.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1458      2.40%     58.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2120      3.49%     61.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2285      3.76%     65.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1181      1.95%     67.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1978      3.26%     70.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1996      3.29%     74.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    15688     25.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                60719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 94267                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.540411                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              17743                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.289937                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        16777                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1323                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7725                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      284                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 144910                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  100                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    24327                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   13578                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   744                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       145                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       22                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            365                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            174                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1138                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1312                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   126212                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  125151                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     86387                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    135997                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.045085                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.635213                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             25586                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                25586                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            25586                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               25586                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            2049                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               2049                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           2049                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              2049                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    467908302                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     467908302                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    467908302                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    467908302                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         27635                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            27635                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        27635                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           27635                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.074145                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.074145                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.074145                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.074145                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 228359.346999                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 228359.346999                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 228359.346999                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 228359.346999                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             379                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  379                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           965                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              965                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          965                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             965                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         1084                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           1084                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         1084                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          1084                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    242927260                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    242927260                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    242927260                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    242927260                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.039226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.039226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.039226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.039226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 224102.638376                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 224102.638376                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 224102.638376                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 224102.638376                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      1092                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          311                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          311                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      1626626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      1626626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          319                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          319                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.025078                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.025078                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 203328.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 203328.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     28585952                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     28585952                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.025078                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.025078                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data      3573244                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total      3573244                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          319                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          319                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          319                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          319                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           16878                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              16878                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          1954                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             1954                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    447148821                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    447148821                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        18832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          18832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.103760                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.103760                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 228837.677073                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 228837.677073                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data          965                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total            965                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data          989                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total          989                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    223434414                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    223434414                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.052517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.052517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 225919.528817                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 225919.528817                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           8708                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              8708                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           95                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              95                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     20759481                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     20759481                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         8803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          8803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.010792                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.010792                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 218520.852632                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 218520.852632                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           95                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           95                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     19492846                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     19492846                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.010792                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.010792                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 205187.852632                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 205187.852632                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               102765781                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  1348                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              76235.742582                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              98                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             139                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 57638                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                57638                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             10147                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                10147                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            10147                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               10147                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1472                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1472                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1472                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1472                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    304605718                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     304605718                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    304605718                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    304605718                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         11619                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            11619                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        11619                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           11619                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.126689                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.126689                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.126689                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.126689                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 206933.232337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 206933.232337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 206933.232337                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 206933.232337                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           111                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              111                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          111                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             111                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1361                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1361                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1361                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1361                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    276899744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    276899744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    276899744                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    276899744                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.117136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.117136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.117136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.117136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203453.155033                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203453.155033                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203453.155033                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 203453.155033                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1362                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           10147                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              10147                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1472                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1472                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    304605718                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    304605718                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        11619                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          11619                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.126689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.126689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 206933.232337                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 206933.232337                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          111                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            111                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1361                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1361                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    276899744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    276899744                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.117136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.117136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203453.155033                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203453.155033                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                69630703                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1618                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs              43035.045117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             112                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             109                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 24600                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                24600                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1809                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    8321                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 365                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4466                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              16007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.708253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.739019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  14686     91.75%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  894      5.59%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  366      2.29%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   57      0.36%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               40                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                16007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   21027                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   11100                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       295                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   11760                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       369                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1323                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    19930                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   10210                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2181                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     20243                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  6832                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 152139                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   163                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3979                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    667                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1191                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              229439                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      478104                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   168141                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6271                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                150978                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    78282                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     164                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 164                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     14788                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           190378                       # The number of ROB reads (Count)
system.cpu.rob.writes                          295698                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    50830                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      95912                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1361.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       4.000473484830                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            20                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            20                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5370                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 340                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2453                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         379                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2453                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       379                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      57                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2453                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   379                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2079                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      281                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       33                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    35399.550000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     168.784067                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   157789.779532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-32767           19     95.00%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::688128-720895            1      5.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                20    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   156992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 24256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               192409542.57401112                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               29728176.36997563                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      815232952                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      287864.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        87104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        66240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        23040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 106754744.167643338442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 81183806.181859552860                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 28237845.628472890705                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1361                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          379                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     42519755                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     38550561                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 40019950420966                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31241.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35302.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 105593536730.78                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        87104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        69888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          156992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        87104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        87104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        24256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        24256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1361                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2453                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          379                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             379                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       106754744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        85654798                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          192409543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    106754744                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      106754744                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     29728176                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          29728176                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     29728176                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      106754744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       85654798                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         222137719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2396                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  360                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           84                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 36145316                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               11980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            81070316                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15085.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33835.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1285                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 252                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            70.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1214                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   143.973641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   108.825879                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   142.308280                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          650     53.54%     53.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          366     30.15%     83.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          113      9.31%     93.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           43      3.54%     96.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           17      1.40%     97.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      0.66%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            8      0.66%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            4      0.33%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      0.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1214                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             153344                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           23040                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               187.938550                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.237846                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4669560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2466750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         8403780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         991800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 63922560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    284864910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     73429440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      438748800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    537.730941                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    188389579                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     27040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    600496689                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          4034100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2140380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         8703660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         887400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 63922560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    307474530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     54389760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      441552390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    541.167024                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    138783950                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     27040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    650102318                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2351                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           379                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2075                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                103                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               103                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2350                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         3276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         3276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         4085                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         4085                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7361                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        94144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total        94144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        87168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        87168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   181312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2453                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.004077                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.063731                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2443     99.59%     99.59% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       10      0.41%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2453                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    815926268                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            85637859                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           73920209                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           92804638                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4907                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2457                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
