{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387580211383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387580211388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:56:50 2013 " "Processing started: Fri Dec 20 20:56:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387580211388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387580211388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387580211390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387580213359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_multiciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_multiciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_multiciclo-test_multiciclo " "Found design unit 1: testbench_multiciclo-test_multiciclo" {  } { { "testbench_multiciclo.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/testbench_multiciclo.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214761 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_multiciclo " "Found entity 1: testbench_multiciclo" {  } { { "testbench_multiciclo.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/testbench_multiciclo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavior " "Found design unit 1: ulaMIPS-behavior" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativaMIPSpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file operativaMIPSpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operativaMIPSpkg " "Found design unit 1: operativaMIPSpkg" {  } { { "operativaMIPSpkg.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPSpkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operativaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operativaMIPS-behavior " "Found design unit 1: operativaMIPS-behavior" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214772 ""} { "Info" "ISGN_ENTITY_NAME" "1 operativaMIPS " "Found entity 1: operativaMIPS" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPSpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file multicicloMIPSpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSpkg " "Found design unit 1: multicicloMIPSpkg" {  } { { "multicicloMIPSpkg.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSpkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicicloMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPS-behavior " "Found design unit 1: multicicloMIPS-behavior" {  } { { "multicicloMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214778 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPS " "Found entity 1: multicicloMIPS" {  } { { "multicicloMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriamips-SYN " "Found design unit 1: memoriamips-SYN" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214781 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaMIPS " "Found entity 1: memoriaMIPS" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-behavior " "Found design unit 1: controleMIPS-behavior" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214785 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Found entity 1: controleMIPS" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavior " "Found design unit 1: bregMIPS-behavior" {  } { { "bregMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/bregMIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214788 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/bregMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPSFPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicicloMIPSFPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSFPGA-behavior " "Found design unit 1: multicicloMIPSFPGA-behavior" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214792 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPSFPGA " "Found entity 1: multicicloMIPSFPGA" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteSegm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSegm-behavior " "Found design unit 1: seteSegm-behavior" {  } { { "seteSegm.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/seteSegm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214794 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteSegm " "Found entity 1: seteSegm" {  } { { "seteSegm.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/seteSegm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580214794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580214794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicicloMIPSFPGA " "Elaborating entity \"multicicloMIPSFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1387580214981 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDG\[7..4\] multicicloMIPSFPGA.vhd(11) " "Using initial value X (don't care) for net \"oLEDG\[7..4\]\" at multicicloMIPSFPGA.vhd(11)" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580214990 "|multicicloMIPSFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multicicloMIPS multicicloMIPS:multicicloMIPS0 A:behavior " "Elaborating entity \"multicicloMIPS\" using architecture \"A:behavior\" for hierarchy \"multicicloMIPS:multicicloMIPS0\"" {  } { { "multicicloMIPSFPGA.vhd" "multicicloMIPS0" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operativaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa " "Elaborating entity \"operativaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\"" {  } { { "multicicloMIPS.vhd" "operativa" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "escrevePC operativaMIPS.vhd(120) " "VHDL Process Statement warning at operativaMIPS.vhd(120): signal \"escrevePC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387580215055 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaCntrALU operativaMIPS.vhd(244) " "VHDL Process Statement warning at operativaMIPS.vhd(244): inferring latch(es) for signal or variable \"saidaCntrALU\", which holds its previous value in one or more paths through the process" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215055 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[0\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[0\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215055 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[1\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[1\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215056 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[2\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[2\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215056 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[3\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[3\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215056 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem " "Elaborating entity \"memoriaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\"" {  } { { "operativaMIPS.vhd" "mem" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\"" {  } { { "memoriaMIPS.vhd" "altsyncram_component" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\"" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoriaMIPS.mif " "Parameter \"init_file\" = \"memoriaMIPS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215345 ""}  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387580215345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufd1 " "Found entity 1: altsyncram_ufd1" {  } { { "db/altsyncram_ufd1.tdf" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387580215551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387580215551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufd1 multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated " "Elaborating entity \"altsyncram_ufd1\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andressa/Programas/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|bregMIPS:breg " "Elaborating entity \"bregMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|bregMIPS:breg\"" {  } { { "operativaMIPS.vhd" "breg" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula " "Elaborating entity \"ulaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\"" {  } { { "operativaMIPS.vhd" "ula" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(77) " "VHDL Process Statement warning at ulaMIPS.vhd(77): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387580215600 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(81) " "VHDL Process Statement warning at ulaMIPS.vhd(81): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387580215601 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(85) " "VHDL Process Statement warning at ulaMIPS.vhd(85): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387580215601 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_var ulaMIPS.vhd(16) " "VHDL Process Statement warning at ulaMIPS.vhd(16): inferring latch(es) for signal or variable \"Z_var\", which holds its previous value in one or more paths through the process" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215601 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleMIPS multicicloMIPS:multicicloMIPS0\|controleMIPS:controle " "Elaborating entity \"controleMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\"" {  } { { "multicicloMIPS.vhd" "controle" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215605 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"opALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215609 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgAALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgAALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215610 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgBALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgBALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215610 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readBREG controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"readBREG\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215610 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeBREG controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"writeBREG\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215611 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regDst controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"regDst\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215611 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215611 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readMem controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"readMem\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215611 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMem controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"writeMem\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215612 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iorD controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"iorD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215612 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escreveIR controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escreveIR\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215612 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgPC controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgPC\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215612 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePC controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePC\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215613 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePCCond controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePCCond\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215613 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePCCondN controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePCCondN\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215613 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cntrEnd_signal controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"cntrEnd_signal\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387580215613 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrEnd_signal\[0\] controleMIPS.vhd(35) " "Inferred latch for \"cntrEnd_signal\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215614 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrEnd_signal\[1\] controleMIPS.vhd(35) " "Inferred latch for \"cntrEnd_signal\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215614 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePCCondN controleMIPS.vhd(35) " "Inferred latch for \"escrevePCCondN\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215614 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePCCond controleMIPS.vhd(35) " "Inferred latch for \"escrevePCCond\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215615 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePC controleMIPS.vhd(35) " "Inferred latch for \"escrevePC\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215615 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgPC\[0\] controleMIPS.vhd(35) " "Inferred latch for \"orgPC\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215615 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgPC\[1\] controleMIPS.vhd(35) " "Inferred latch for \"orgPC\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215615 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escreveIR controleMIPS.vhd(35) " "Inferred latch for \"escreveIR\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215616 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iorD controleMIPS.vhd(35) " "Inferred latch for \"iorD\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215616 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMem controleMIPS.vhd(35) " "Inferred latch for \"writeMem\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215616 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMem controleMIPS.vhd(35) " "Inferred latch for \"readMem\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215616 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg controleMIPS.vhd(35) " "Inferred latch for \"Mem2Reg\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215616 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst controleMIPS.vhd(35) " "Inferred latch for \"regDst\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215617 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBREG controleMIPS.vhd(35) " "Inferred latch for \"writeBREG\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215617 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readBREG controleMIPS.vhd(35) " "Inferred latch for \"readBREG\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215617 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgBALU\[0\] controleMIPS.vhd(35) " "Inferred latch for \"orgBALU\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215617 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgBALU\[1\] controleMIPS.vhd(35) " "Inferred latch for \"orgBALU\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215617 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgAALU controleMIPS.vhd(35) " "Inferred latch for \"orgAALU\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215618 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[0\] controleMIPS.vhd(35) " "Inferred latch for \"opALU\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215618 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[1\] controleMIPS.vhd(35) " "Inferred latch for \"opALU\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387580215618 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seteSegm seteSegm:seteSegm0 A:behavior " "Elaborating entity \"seteSegm\" using architecture \"A:behavior\" for hierarchy \"seteSegm:seteSegm0\"" {  } { { "multicicloMIPSFPGA.vhd" "seteSegm0" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580215623 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Duplicate LATCH primitive \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[0\]\" merged with LATCH primitive \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]\"" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387580222440 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1387580222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222444 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222444 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222445 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222445 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222445 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222446 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222446 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222447 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222447 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222447 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222448 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222448 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222449 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222449 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222449 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222450 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222450 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222451 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222451 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\]" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222451 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\]" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387580222452 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387580222452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387580229431 "|multicicloMIPSFPGA|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387580229431 "|multicicloMIPSFPGA|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387580229431 "|multicicloMIPSFPGA|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387580229431 "|multicicloMIPSFPGA|oLEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1387580229431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1387580245931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580245931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[1\] " "No output dependent on input pin \"iKEY\[1\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iKEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iKEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[9\] " "No output dependent on input pin \"iSW\[9\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[15\] " "No output dependent on input pin \"iSW\[15\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[16\] " "No output dependent on input pin \"iSW\[16\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[17\] " "No output dependent on input pin \"iSW\[17\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580246943 "|multicicloMIPSFPGA|iSW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1387580246943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4022 " "Implemented 4022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1387580246947 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1387580246947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3885 " "Implemented 3885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1387580246947 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1387580246947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1387580246947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580247001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:57:26 2013 " "Processing ended: Fri Dec 20 20:57:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580247001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580247001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580247001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387580247001 ""}
