{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709700929815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709700929816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 22:55:29 2024 " "Processing started: Tue Mar 05 22:55:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709700929816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700929816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_2bit -c alu_2bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_2bit -c alu_2bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700929816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709700930549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709700930549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942484 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_2bit.sv(26) " "Verilog HDL information at alu_2bit.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709700942486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_2bit " "Found entity 1: alu_2bit" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_2bit " "Found entity 1: adder_2bit" {  } { { "adder_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_2bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_2bit_tb " "Found entity 1: alu_2bit_tb" {  } { { "alu_2bit_tb.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_2bit " "Found entity 1: and_2bit" {  } { { "and_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_2bit " "Found entity 1: divider_2bit" {  } { { "divider_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_2bit " "Found entity 1: multiplier_2bit" {  } { { "multiplier_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_2bit " "Found entity 1: or_2bit" {  } { { "or_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_2bit " "Found entity 1: shiftLeft_2bit" {  } { { "shiftLeft_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_2bit " "Found entity 1: shiftRight_2bit" {  } { { "shiftRight_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftRight_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_2bit " "Found entity 1: subtractor_2bit" {  } { { "subtractor_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2bit " "Found entity 1: xor_2bit" {  } { { "xor_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700942505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_CFlag alu_2bit.sv(15) " "Verilog HDL Implicit Net warning at alu_2bit.sv(15): created implicit net for \"add_CFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_VFlag alu_2bit.sv(15) " "Verilog HDL Implicit Net warning at alu_2bit.sv(15): created implicit net for \"add_VFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_ZFlag alu_2bit.sv(15) " "Verilog HDL Implicit Net warning at alu_2bit.sv(15): created implicit net for \"add_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_CFlag alu_2bit.sv(16) " "Verilog HDL Implicit Net warning at alu_2bit.sv(16): created implicit net for \"sub_CFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_VFlag alu_2bit.sv(16) " "Verilog HDL Implicit Net warning at alu_2bit.sv(16): created implicit net for \"sub_VFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_ZFlag alu_2bit.sv(16) " "Verilog HDL Implicit Net warning at alu_2bit.sv(16): created implicit net for \"sub_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_NFlag alu_2bit.sv(16) " "Verilog HDL Implicit Net warning at alu_2bit.sv(16): created implicit net for \"sub_NFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_VFlag alu_2bit.sv(17) " "Verilog HDL Implicit Net warning at alu_2bit.sv(17): created implicit net for \"mul_VFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_ZFlag alu_2bit.sv(17) " "Verilog HDL Implicit Net warning at alu_2bit.sv(17): created implicit net for \"mul_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_VFlag alu_2bit.sv(18) " "Verilog HDL Implicit Net warning at alu_2bit.sv(18): created implicit net for \"div_VFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_ZFlag alu_2bit.sv(18) " "Verilog HDL Implicit Net warning at alu_2bit.sv(18): created implicit net for \"div_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_ZFlag alu_2bit.sv(19) " "Verilog HDL Implicit Net warning at alu_2bit.sv(19): created implicit net for \"and_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_ZFlag alu_2bit.sv(20) " "Verilog HDL Implicit Net warning at alu_2bit.sv(20): created implicit net for \"or_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_ZFlag alu_2bit.sv(21) " "Verilog HDL Implicit Net warning at alu_2bit.sv(21): created implicit net for \"xor_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ZFlag alu_2bit.sv(22) " "Verilog HDL Implicit Net warning at alu_2bit.sv(22): created implicit net for \"left_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_CFlag alu_2bit.sv(22) " "Verilog HDL Implicit Net warning at alu_2bit.sv(22): created implicit net for \"left_CFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ZFlag alu_2bit.sv(23) " "Verilog HDL Implicit Net warning at alu_2bit.sv(23): created implicit net for \"right_ZFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_CFlag alu_2bit.sv(23) " "Verilog HDL Implicit Net warning at alu_2bit.sv(23): created implicit net for \"right_CFlag\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_2bit " "Elaborating entity \"alu_2bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709700942553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2bit adder_2bit:adder " "Elaborating entity \"adder_2bit\" for hierarchy \"adder_2bit:adder\"" {  } { { "alu_2bit.sv" "adder" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_2bit subtractor_2bit:subtractor " "Elaborating entity \"subtractor_2bit\" for hierarchy \"subtractor_2bit:subtractor\"" {  } { { "alu_2bit.sv" "subtractor" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_2bit multiplier_2bit:multiplier " "Elaborating entity \"multiplier_2bit\" for hierarchy \"multiplier_2bit:multiplier\"" {  } { { "alu_2bit.sv" "multiplier" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942557 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out multiplier_2bit.sv(4) " "Output port \"out\" at multiplier_2bit.sv(4) has no driver" {  } { { "multiplier_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709700942558 "|alu_2bit|multiplier_2bit:multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V multiplier_2bit.sv(5) " "Output port \"V\" at multiplier_2bit.sv(5) has no driver" {  } { { "multiplier_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709700942558 "|alu_2bit|multiplier_2bit:multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z multiplier_2bit.sv(7) " "Output port \"Z\" at multiplier_2bit.sv(7) has no driver" {  } { { "multiplier_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709700942558 "|alu_2bit|multiplier_2bit:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2bit divider_2bit:divider " "Elaborating entity \"divider_2bit\" for hierarchy \"divider_2bit:divider\"" {  } { { "alu_2bit.sv" "divider" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942559 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_2bit.sv(5) " "Output port \"overflow\" at divider_2bit.sv(5) has no driver" {  } { { "divider_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709700942559 "|alu_2bit|divider_2bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_2bit.sv(8) " "Output port \"zero\" at divider_2bit.sv(8) has no driver" {  } { { "divider_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709700942559 "|alu_2bit|divider_2bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2bit and_2bit:andd " "Elaborating entity \"and_2bit\" for hierarchy \"and_2bit:andd\"" {  } { { "alu_2bit.sv" "andd" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2bit or_2bit:orr " "Elaborating entity \"or_2bit\" for hierarchy \"or_2bit:orr\"" {  } { { "alu_2bit.sv" "orr" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2bit xor_2bit:xorr " "Elaborating entity \"xor_2bit\" for hierarchy \"xor_2bit:xorr\"" {  } { { "alu_2bit.sv" "xorr" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_2bit shiftLeft_2bit:left " "Elaborating entity \"shiftLeft_2bit\" for hierarchy \"shiftLeft_2bit:left\"" {  } { { "alu_2bit.sv" "left" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_2bit shiftRight_2bit:right " "Elaborating entity \"shiftRight_2bit\" for hierarchy \"shiftRight_2bit:right\"" {  } { { "alu_2bit.sv" "right" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700942565 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider_2bit:divider\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider_2bit:divider\|Div0\"" {  } { { "divider_2bit.sv" "Div0" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709700942965 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709700942965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider_2bit:divider\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divider_2bit:divider\|lpm_divide:Div0\"" {  } { { "divider_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700943020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider_2bit:divider\|lpm_divide:Div0 " "Instantiated megafunction \"divider_2bit:divider\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 2 " "Parameter \"LPM_WIDTHN\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709700943020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709700943020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709700943020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709700943020 ""}  } { { "divider_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709700943020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t9m " "Found entity 1: lpm_divide_t9m" {  } { { "db/lpm_divide_t9m.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/lpm_divide_t9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700943068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700943068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3kh " "Found entity 1: sign_div_unsign_3kh" {  } { { "db/sign_div_unsign_3kh.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/sign_div_unsign_3kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700943082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700943082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cse " "Found entity 1: alt_u_div_cse" {  } { { "db/alt_u_div_cse.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/alt_u_div_cse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709700943096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700943096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709700943251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709700943308 "|alu_2bit|result[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709700943308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709700943436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/output_files/alu_2bit.map.smsg " "Generated suppressed messages file C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/output_files/alu_2bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700943721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709700944091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709700944091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709700944166 "|alu_2bit|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709700944166 "|alu_2bit|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709700944166 "|alu_2bit|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "alu_2bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709700944166 "|alu_2bit|b[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709700944166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709700944167 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709700944167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709700944167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709700944167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709700944217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 22:55:44 2024 " "Processing ended: Tue Mar 05 22:55:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709700944217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709700944217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709700944217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709700944217 ""}
