(kicad_pcb (version 20171130) (host pcbnew "(6.0.0-rc1-dev-1142-gbec2920f1)")

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 388)
    (zones 0)
    (modules 219)
    (nets 306)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (1 In1.Cu signal)
    (2 In2.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.165)
    (user_trace_width 0.1)
    (user_trace_width 0.165)
    (user_trace_width 0.175)
    (trace_clearance 0.1)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1)
    (via_size 0.46)
    (via_drill 0.25)
    (via_min_size 0.46)
    (via_min_drill 0.25)
    (user_via 0.46 0.25)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.125)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 0.75 0.75)
    (mod_text_width 0.125)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.05)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFDF77F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /RAM/RAM1_DQ0)
  (net 2 /RAM/RAM0_DQ7)
  (net 3 /RAM/RAM0_DQ5)
  (net 4 /RAM/RAM0_DQ4)
  (net 5 /RAM/RAM0_DQ1)
  (net 6 /RAM/RAM1_DQ2)
  (net 7 /RAM/RAM1_DQS)
  (net 8 /RAM/RAM0_DQ6)
  (net 9 /RAM/RAM0_DQ3)
  (net 10 /RAM/RAM0_DQ2)
  (net 11 /RAM/RAM0_DQ0)
  (net 12 /RAM/RAM1_DQ1)
  (net 13 /RAM/RAM0_PSC_N)
  (net 14 /RAM/RAM0_PSC_P)
  (net 15 /RAM/RAM1_CS_N)
  (net 16 /RAM/RAM0_RST_N)
  (net 17 /RAM/RAM0_CS_N)
  (net 18 /RAM/RAM1_DQ4)
  (net 19 /RAM/RAM1_DQ6)
  (net 20 /RAM/RAM1_DQ7)
  (net 21 /RAM/RAM0_CK_N)
  (net 22 /RAM/RAM0_CK_P)
  (net 23 /RAM/RAM1_DQ5)
  (net 24 /RAM/RAM1_CK_N)
  (net 25 /RAM/RAM1_PSC_P)
  (net 26 /RAM/RAM0_DQS)
  (net 27 /RAM/RAM1_CK_P)
  (net 28 /RAM/RAM1_RST_N)
  (net 29 /RAM/RAM1_DQ3)
  (net 30 /RAM/RAM1_PSC_N)
  (net 31 /Ethernet/ETH_A_P)
  (net 32 /Ethernet/ETH_A_N)
  (net 33 /Ethernet/ETH_B_P)
  (net 34 /Ethernet/ETH_B_N)
  (net 35 /Ethernet/ETH_C_P)
  (net 36 /Ethernet/ETH_C_N)
  (net 37 /Ethernet/ETH_D_P)
  (net 38 /Ethernet/ETH_D_N)
  (net 39 /Ethernet/RGMII_RST_N)
  (net 40 /Ethernet/RGMII_MDIO)
  (net 41 /Ethernet/RGMII_TX_CLK)
  (net 42 /Ethernet/RGMII_TXD3)
  (net 43 /Ethernet/RGMII_TXD2)
  (net 44 /Ethernet/RGMII_TXD1)
  (net 45 /Ethernet/RGMII_TXD0)
  (net 46 /Ethernet/RGMII_MDC)
  (net 47 /Ethernet/RGMII_RX_CLK)
  (net 48 /Ethernet/RGMII_RX_DV)
  (net 49 /Ethernet/RGMII_RXD0)
  (net 50 /Ethernet/RGMII_RXD1)
  (net 51 /Ethernet/RGMII_RXD2)
  (net 52 /Ethernet/RGMII_RXD3)
  (net 53 /Ethernet/RGMII_TX_EN)
  (net 54 /MCU/QSPI_DQ3)
  (net 55 /MCU/QSPI_DQ0)
  (net 56 /MCU/QSPI_CS_N)
  (net 57 /MCU/QSPI_DQ1)
  (net 58 /MCU/QSPI_DQ2)
  (net 59 /MCU/DCMI_PIXCLK)
  (net 60 /MCU/DCMI_VSYNC)
  (net 61 /MCU/DCMI_HSYNC)
  (net 62 /MCU/RMII_REFCLK)
  (net 63 /MCU/RMII_TXD0)
  (net 64 /MCU/RMII_MDIO)
  (net 65 /MCU/RMII_MDC)
  (net 66 /MCU/RMII_CRS_DV)
  (net 67 /MCU/RMII_TXD1)
  (net 68 /MCU/RMII_RXD1)
  (net 69 /MCU/RMII_RXD0)
  (net 70 /MCU/RMII_TX_EN)
  (net 71 /MCU/DCMI_D2)
  (net 72 /MCU/DCMI_D1)
  (net 73 /MCU/DCMI_D7)
  (net 74 /MCU/DCMI_D0)
  (net 75 /MCU/DCMI_D6)
  (net 76 /MCU/DCMI_D5)
  (net 77 /MCU/DCMI_D4)
  (net 78 /MCU/DCMI_D3)
  (net 79 /RAM/GPIO_1V8_16)
  (net 80 /RAM/GPIO_1V8_17)
  (net 81 /RAM/GPIO_1V8_14)
  (net 82 /RAM/GPIO_1V8_15)
  (net 83 /RAM/GPIO_1V8_12)
  (net 84 /RAM/GPIO_1V8_13)
  (net 85 /RAM/GPIO_1V8_10)
  (net 86 /RAM/GPIO_1V8_11)
  (net 87 /RAM/GPIO_1V8_8)
  (net 88 /RAM/GPIO_1V8_9)
  (net 89 /RAM/GPIO_1V8_6)
  (net 90 /RAM/GPIO_1V8_7)
  (net 91 /RAM/GPIO_1V8_4)
  (net 92 /RAM/GPIO_1V8_5)
  (net 93 /RAM/GPIO_1V8_2)
  (net 94 /RAM/GPIO_1V8_3)
  (net 95 /RAM/GPIO_1V8_0)
  (net 96 /RAM/GPIO_1V8_1)
  (net 97 /FPGA/GPIO_2V5_1)
  (net 98 /FPGA/LVDS_DQ8_N)
  (net 99 /FPGA/GPIO_2V5_0)
  (net 100 /FPGA/LVDS_DQ8_P)
  (net 101 /FPGA/LVDS_DQ6_N)
  (net 102 /FPGA/LVDS_DQ7_N)
  (net 103 /FPGA/LVDS_DQ6_P)
  (net 104 /FPGA/LVDS_DQ7_P)
  (net 105 /FPGA/LVDS_DQ4_N)
  (net 106 /FPGA/LVDS_DQ5_N)
  (net 107 /FPGA/LVDS_DQ4_P)
  (net 108 /FPGA/LVDS_DQ5_P)
  (net 109 /FPGA/LVDS_DQ2_N)
  (net 110 /FPGA/LVDS_DQ3_N)
  (net 111 /FPGA/LVDS_DQ2_P)
  (net 112 /FPGA/LVDS_DQ3_P)
  (net 113 /FPGA/LVDS_DQ0_N)
  (net 114 /FPGA/LVDS_DQ1_N)
  (net 115 /FPGA/LVDS_DQ0_P)
  (net 116 /FPGA/LVDS_DQ1_P)
  (net 117 "/Power Supply/5V0")
  (net 118 /FPGA/IO_3V3_3)
  (net 119 /FPGA/IO_3V3_2)
  (net 120 /FPGA/IO_3V3_1)
  (net 121 /FPGA/IO_3V3_0)
  (net 122 /FPGA/IO_3V3_29)
  (net 123 /FPGA/IO_3V3_28)
  (net 124 /FPGA/IO_3V3_27)
  (net 125 /FPGA/IO_3V3_26)
  (net 126 /FPGA/IO_3V3_25)
  (net 127 /FPGA/IO_3V3_24)
  (net 128 /FPGA/IO_3V3_23)
  (net 129 /FPGA/IO_3V3_22)
  (net 130 /FPGA/IO_3V3_21)
  (net 131 /FPGA/IO_3V3_20)
  (net 132 /FPGA/IO_3V3_19)
  (net 133 /FPGA/IO_3V3_18)
  (net 134 /FPGA/IO_3V3_17)
  (net 135 /FPGA/IO_3V3_16)
  (net 136 /FPGA/IO_3V3_15)
  (net 137 /FPGA/IO_3V3_14)
  (net 138 /FPGA/IO_3V3_13)
  (net 139 /FPGA/IO_3V3_12)
  (net 140 /FPGA/IO_3V3_11)
  (net 141 /FPGA/IO_3V3_10)
  (net 142 /FPGA/IO_3V3_9)
  (net 143 /FPGA/IO_3V3_8)
  (net 144 /FPGA/IO_3V3_7)
  (net 145 /FPGA/IO_3V3_6)
  (net 146 /FPGA/IO_3V3_5)
  (net 147 /FPGA/IO_3V3_4)
  (net 148 /FPGA/CLK_3V3_1)
  (net 149 /FPGA/CLK_3V3_0)
  (net 150 /RAM/CLK_1V8_0)
  (net 151 /RAM/CLK_1V8_1)
  (net 152 "Net-(J2-Pad35)")
  (net 153 "Net-(J2-Pad36)")
  (net 154 "Net-(J2-Pad33)")
  (net 155 "Net-(J2-Pad34)")
  (net 156 "Net-(J2-Pad29)")
  (net 157 "Net-(J2-Pad30)")
  (net 158 "Net-(J2-Pad27)")
  (net 159 "Net-(J2-Pad28)")
  (net 160 "Net-(J2-Pad23)")
  (net 161 "Net-(J2-Pad24)")
  (net 162 "Net-(J2-Pad21)")
  (net 163 "Net-(J2-Pad22)")
  (net 164 "Net-(J2-Pad17)")
  (net 165 "Net-(J2-Pad18)")
  (net 166 "Net-(J2-Pad15)")
  (net 167 "Net-(J2-Pad16)")
  (net 168 "Net-(J2-Pad45)")
  (net 169 "Net-(J2-Pad46)")
  (net 170 "Net-(J2-Pad41)")
  (net 171 "Net-(J2-Pad42)")
  (net 172 "Net-(J2-Pad39)")
  (net 173 "Net-(J2-Pad40)")
  (net 174 "Net-(J2-Pad70)")
  (net 175 "Net-(J2-Pad69)")
  (net 176 "Net-(J2-Pad66)")
  (net 177 "Net-(J2-Pad65)")
  (net 178 "Net-(J2-Pad64)")
  (net 179 "Net-(J2-Pad63)")
  (net 180 "Net-(J2-Pad59)")
  (net 181 "Net-(J2-Pad60)")
  (net 182 "Net-(J2-Pad57)")
  (net 183 "Net-(J2-Pad58)")
  (net 184 "Net-(J2-Pad53)")
  (net 185 "Net-(J2-Pad54)")
  (net 186 "Net-(J2-Pad51)")
  (net 187 "Net-(J2-Pad52)")
  (net 188 "Net-(J2-Pad47)")
  (net 189 "Net-(J2-Pad48)")
  (net 190 "Net-(J2-Pad94)")
  (net 191 "Net-(J2-Pad93)")
  (net 192 "Net-(J2-Pad90)")
  (net 193 "Net-(J2-Pad89)")
  (net 194 "Net-(J2-Pad88)")
  (net 195 "Net-(J2-Pad87)")
  (net 196 "Net-(J2-Pad84)")
  (net 197 "Net-(J2-Pad83)")
  (net 198 "Net-(J2-Pad82)")
  (net 199 "Net-(J2-Pad81)")
  (net 200 "Net-(J2-Pad78)")
  (net 201 "Net-(J2-Pad77)")
  (net 202 "Net-(J2-Pad76)")
  (net 203 "Net-(J2-Pad75)")
  (net 204 "Net-(J2-Pad72)")
  (net 205 "Net-(J2-Pad71)")
  (net 206 "Net-(J2-Pad108)")
  (net 207 "Net-(J2-Pad107)")
  (net 208 "Net-(J2-Pad106)")
  (net 209 "Net-(J2-Pad105)")
  (net 210 "Net-(J2-Pad102)")
  (net 211 "Net-(J2-Pad101)")
  (net 212 "Net-(J2-Pad100)")
  (net 213 "Net-(J2-Pad99)")
  (net 214 "Net-(J2-Pad96)")
  (net 215 "Net-(J2-Pad95)")
  (net 216 /3V3)
  (net 217 /FPGA/IN_3V3_0_N)
  (net 218 /FPGA/IN_3V3_0_P)
  (net 219 /1V8)
  (net 220 /FPGA_DONE)
  (net 221 /MCU_RST_N)
  (net 222 /FPGA_RST_N)
  (net 223 /JTAG_TCK)
  (net 224 /MCU_TDO)
  (net 225 /FPGA_TDI)
  (net 226 /JTAG_TMS)
  (net 227 /MCU/CLK_32KHZ)
  (net 228 "Net-(C2-Pad1)")
  (net 229 "Net-(C1-Pad2)")
  (net 230 /FPGA_TDO)
  (net 231 /FPGA/I2C_SCL)
  (net 232 /FPGA/I2C_SDA)
  (net 233 /QSPI_CLK)
  (net 234 /ETH_LED2_N)
  (net 235 /FPGA/FPGA_INIT)
  (net 236 /ETH_LED1_N)
  (net 237 "Net-(R2-Pad2)")
  (net 238 /Ethernet/ETH_CLK_25MHZ)
  (net 239 /Ethernet/A1V2_PLL)
  (net 240 "Net-(R5-Pad2)")
  (net 241 /1V2)
  (net 242 /Ethernet/A2V5)
  (net 243 /Ethernet/A1V2)
  (net 244 /GND)
  (net 245 /2V5)
  (net 246 /1V0)
  (net 247 "Net-(D1-Pad2)")
  (net 248 "Net-(D1-Pad1)")
  (net 249 "Net-(D3-Pad2)")
  (net 250 "Net-(D3-Pad1)")
  (net 251 "Net-(D4-Pad2)")
  (net 252 "Net-(D4-Pad1)")
  (net 253 "Net-(D5-Pad2)")
  (net 254 "Net-(D5-Pad1)")
  (net 255 "Net-(D6-Pad2)")
  (net 256 "Net-(D6-Pad1)")
  (net 257 /MCU_BOOT0)
  (net 258 "/Power Supply/1V0_SW")
  (net 259 "/Power Supply/3V3_SW")
  (net 260 "/Power Supply/1V2_SW")
  (net 261 "/Power Supply/1V8_SW")
  (net 262 "/Power Supply/2V5_SW")
  (net 263 "Net-(R7-Pad1)")
  (net 264 "Net-(R21-Pad2)")
  (net 265 /MCU/MCU_CLK)
  (net 266 "Net-(R22-Pad1)")
  (net 267 "/Power Supply/PGOOD")
  (net 268 "Net-(R27-Pad2)")
  (net 269 /FPGA/FPGA_CLK_25MHZ)
  (net 270 /MCU/PUDC_B)
  (net 271 "/Power Supply/1V0_SENSE")
  (net 272 "/Power Supply/1V2_SENSE")
  (net 273 "/Power Supply/1V8_SENSE")
  (net 274 "/Power Supply/2V5_SENSE")
  (net 275 "/Power Supply/3V3_SENSE")
  (net 276 "/Power Supply/1V0_FB")
  (net 277 "/Power Supply/1V2_FB")
  (net 278 "/Power Supply/1V8_FB")
  (net 279 "/Power Supply/2V5_FB")
  (net 280 "/Power Supply/3V3_FB")
  (net 281 "/Power Supply/MCU_VBAT")
  (net 282 "Net-(D2-Pad1)")
  (net 283 "Net-(R50-Pad1)")
  (net 284 "Net-(R51-Pad1)")
  (net 285 "Net-(R52-Pad1)")
  (net 286 "Net-(R53-Pad2)")
  (net 287 "Net-(R54-Pad2)")
  (net 288 "Net-(R55-Pad1)")
  (net 289 "Net-(R56-Pad1)")
  (net 290 "Net-(R57-Pad1)")
  (net 291 "Net-(R58-Pad1)")
  (net 292 "Net-(R59-Pad1)")
  (net 293 /MCU/JTAG_TDO)
  (net 294 "Net-(R61-Pad1)")
  (net 295 /PSU_TEMP)
  (net 296 /MCU/SPI5_CS_N)
  (net 297 /MCU/UART6_TX)
  (net 298 /MCU/SPI5_MOSI)
  (net 299 /MCU/UART6_RX)
  (net 300 /MCU/SPI5_MISO)
  (net 301 /MCU/SPI5_SCK)
  (net 302 /FPGA/GPIO_LED2)
  (net 303 /FPGA/GPIO_LED0)
  (net 304 /FPGA/GPIO_LED1)
  (net 305 /FPGA/GPIO_LED3)

  (net_class Default "This is the default net class."
    (clearance 0.1)
    (trace_width 0.1)
    (via_dia 0.46)
    (via_drill 0.25)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_width 0.165)
    (diff_pair_gap 0.1)
    (add_net /1V0)
    (add_net /1V2)
    (add_net /1V8)
    (add_net /2V5)
    (add_net /3V3)
    (add_net /ETH_LED1_N)
    (add_net /ETH_LED2_N)
    (add_net /Ethernet/A1V2)
    (add_net /Ethernet/A1V2_PLL)
    (add_net /Ethernet/A2V5)
    (add_net /Ethernet/ETH_A_N)
    (add_net /Ethernet/ETH_A_P)
    (add_net /Ethernet/ETH_B_N)
    (add_net /Ethernet/ETH_B_P)
    (add_net /Ethernet/ETH_CLK_25MHZ)
    (add_net /Ethernet/ETH_C_N)
    (add_net /Ethernet/ETH_C_P)
    (add_net /Ethernet/ETH_D_N)
    (add_net /Ethernet/ETH_D_P)
    (add_net /Ethernet/RGMII_MDC)
    (add_net /Ethernet/RGMII_MDIO)
    (add_net /Ethernet/RGMII_RST_N)
    (add_net /Ethernet/RGMII_RXD0)
    (add_net /Ethernet/RGMII_RXD1)
    (add_net /Ethernet/RGMII_RXD2)
    (add_net /Ethernet/RGMII_RXD3)
    (add_net /Ethernet/RGMII_RX_CLK)
    (add_net /Ethernet/RGMII_RX_DV)
    (add_net /Ethernet/RGMII_TXD0)
    (add_net /Ethernet/RGMII_TXD1)
    (add_net /Ethernet/RGMII_TXD2)
    (add_net /Ethernet/RGMII_TXD3)
    (add_net /Ethernet/RGMII_TX_CLK)
    (add_net /Ethernet/RGMII_TX_EN)
    (add_net /FPGA/CLK_3V3_0)
    (add_net /FPGA/CLK_3V3_1)
    (add_net /FPGA/FPGA_CLK_25MHZ)
    (add_net /FPGA/FPGA_INIT)
    (add_net /FPGA/GPIO_2V5_0)
    (add_net /FPGA/GPIO_2V5_1)
    (add_net /FPGA/GPIO_LED0)
    (add_net /FPGA/GPIO_LED1)
    (add_net /FPGA/GPIO_LED2)
    (add_net /FPGA/GPIO_LED3)
    (add_net /FPGA/I2C_SCL)
    (add_net /FPGA/I2C_SDA)
    (add_net /FPGA/IN_3V3_0_N)
    (add_net /FPGA/IN_3V3_0_P)
    (add_net /FPGA/IO_3V3_0)
    (add_net /FPGA/IO_3V3_1)
    (add_net /FPGA/IO_3V3_10)
    (add_net /FPGA/IO_3V3_11)
    (add_net /FPGA/IO_3V3_12)
    (add_net /FPGA/IO_3V3_13)
    (add_net /FPGA/IO_3V3_14)
    (add_net /FPGA/IO_3V3_15)
    (add_net /FPGA/IO_3V3_16)
    (add_net /FPGA/IO_3V3_17)
    (add_net /FPGA/IO_3V3_18)
    (add_net /FPGA/IO_3V3_19)
    (add_net /FPGA/IO_3V3_2)
    (add_net /FPGA/IO_3V3_20)
    (add_net /FPGA/IO_3V3_21)
    (add_net /FPGA/IO_3V3_22)
    (add_net /FPGA/IO_3V3_23)
    (add_net /FPGA/IO_3V3_24)
    (add_net /FPGA/IO_3V3_25)
    (add_net /FPGA/IO_3V3_26)
    (add_net /FPGA/IO_3V3_27)
    (add_net /FPGA/IO_3V3_28)
    (add_net /FPGA/IO_3V3_29)
    (add_net /FPGA/IO_3V3_3)
    (add_net /FPGA/IO_3V3_4)
    (add_net /FPGA/IO_3V3_5)
    (add_net /FPGA/IO_3V3_6)
    (add_net /FPGA/IO_3V3_7)
    (add_net /FPGA/IO_3V3_8)
    (add_net /FPGA/IO_3V3_9)
    (add_net /FPGA/LVDS_DQ0_N)
    (add_net /FPGA/LVDS_DQ0_P)
    (add_net /FPGA/LVDS_DQ1_N)
    (add_net /FPGA/LVDS_DQ1_P)
    (add_net /FPGA/LVDS_DQ2_N)
    (add_net /FPGA/LVDS_DQ2_P)
    (add_net /FPGA/LVDS_DQ3_N)
    (add_net /FPGA/LVDS_DQ3_P)
    (add_net /FPGA/LVDS_DQ4_N)
    (add_net /FPGA/LVDS_DQ4_P)
    (add_net /FPGA/LVDS_DQ5_N)
    (add_net /FPGA/LVDS_DQ5_P)
    (add_net /FPGA/LVDS_DQ6_N)
    (add_net /FPGA/LVDS_DQ6_P)
    (add_net /FPGA/LVDS_DQ7_N)
    (add_net /FPGA/LVDS_DQ7_P)
    (add_net /FPGA/LVDS_DQ8_N)
    (add_net /FPGA/LVDS_DQ8_P)
    (add_net /FPGA_DONE)
    (add_net /FPGA_RST_N)
    (add_net /FPGA_TDI)
    (add_net /FPGA_TDO)
    (add_net /GND)
    (add_net /JTAG_TCK)
    (add_net /JTAG_TMS)
    (add_net /MCU/CLK_32KHZ)
    (add_net /MCU/DCMI_D0)
    (add_net /MCU/DCMI_D1)
    (add_net /MCU/DCMI_D2)
    (add_net /MCU/DCMI_D3)
    (add_net /MCU/DCMI_D4)
    (add_net /MCU/DCMI_D5)
    (add_net /MCU/DCMI_D6)
    (add_net /MCU/DCMI_D7)
    (add_net /MCU/DCMI_HSYNC)
    (add_net /MCU/DCMI_PIXCLK)
    (add_net /MCU/DCMI_VSYNC)
    (add_net /MCU/JTAG_TDO)
    (add_net /MCU/MCU_CLK)
    (add_net /MCU/PUDC_B)
    (add_net /MCU/QSPI_CS_N)
    (add_net /MCU/QSPI_DQ0)
    (add_net /MCU/QSPI_DQ1)
    (add_net /MCU/QSPI_DQ2)
    (add_net /MCU/QSPI_DQ3)
    (add_net /MCU/RMII_CRS_DV)
    (add_net /MCU/RMII_MDC)
    (add_net /MCU/RMII_MDIO)
    (add_net /MCU/RMII_REFCLK)
    (add_net /MCU/RMII_RXD0)
    (add_net /MCU/RMII_RXD1)
    (add_net /MCU/RMII_TXD0)
    (add_net /MCU/RMII_TXD1)
    (add_net /MCU/RMII_TX_EN)
    (add_net /MCU/SPI5_CS_N)
    (add_net /MCU/SPI5_MISO)
    (add_net /MCU/SPI5_MOSI)
    (add_net /MCU/SPI5_SCK)
    (add_net /MCU/UART6_RX)
    (add_net /MCU/UART6_TX)
    (add_net /MCU_BOOT0)
    (add_net /MCU_RST_N)
    (add_net /MCU_TDO)
    (add_net /PSU_TEMP)
    (add_net "/Power Supply/1V0_FB")
    (add_net "/Power Supply/1V0_SENSE")
    (add_net "/Power Supply/1V0_SW")
    (add_net "/Power Supply/1V2_FB")
    (add_net "/Power Supply/1V2_SENSE")
    (add_net "/Power Supply/1V2_SW")
    (add_net "/Power Supply/1V8_FB")
    (add_net "/Power Supply/1V8_SENSE")
    (add_net "/Power Supply/1V8_SW")
    (add_net "/Power Supply/2V5_FB")
    (add_net "/Power Supply/2V5_SENSE")
    (add_net "/Power Supply/2V5_SW")
    (add_net "/Power Supply/3V3_FB")
    (add_net "/Power Supply/3V3_SENSE")
    (add_net "/Power Supply/3V3_SW")
    (add_net "/Power Supply/5V0")
    (add_net "/Power Supply/MCU_VBAT")
    (add_net "/Power Supply/PGOOD")
    (add_net /QSPI_CLK)
    (add_net /RAM/CLK_1V8_0)
    (add_net /RAM/CLK_1V8_1)
    (add_net /RAM/GPIO_1V8_0)
    (add_net /RAM/GPIO_1V8_1)
    (add_net /RAM/GPIO_1V8_10)
    (add_net /RAM/GPIO_1V8_11)
    (add_net /RAM/GPIO_1V8_12)
    (add_net /RAM/GPIO_1V8_13)
    (add_net /RAM/GPIO_1V8_14)
    (add_net /RAM/GPIO_1V8_15)
    (add_net /RAM/GPIO_1V8_16)
    (add_net /RAM/GPIO_1V8_17)
    (add_net /RAM/GPIO_1V8_2)
    (add_net /RAM/GPIO_1V8_3)
    (add_net /RAM/GPIO_1V8_4)
    (add_net /RAM/GPIO_1V8_5)
    (add_net /RAM/GPIO_1V8_6)
    (add_net /RAM/GPIO_1V8_7)
    (add_net /RAM/GPIO_1V8_8)
    (add_net /RAM/GPIO_1V8_9)
    (add_net /RAM/RAM0_CK_N)
    (add_net /RAM/RAM0_CK_P)
    (add_net /RAM/RAM0_CS_N)
    (add_net /RAM/RAM0_DQ0)
    (add_net /RAM/RAM0_DQ1)
    (add_net /RAM/RAM0_DQ2)
    (add_net /RAM/RAM0_DQ3)
    (add_net /RAM/RAM0_DQ4)
    (add_net /RAM/RAM0_DQ5)
    (add_net /RAM/RAM0_DQ6)
    (add_net /RAM/RAM0_DQ7)
    (add_net /RAM/RAM0_DQS)
    (add_net /RAM/RAM0_PSC_N)
    (add_net /RAM/RAM0_PSC_P)
    (add_net /RAM/RAM0_RST_N)
    (add_net /RAM/RAM1_CK_N)
    (add_net /RAM/RAM1_CK_P)
    (add_net /RAM/RAM1_CS_N)
    (add_net /RAM/RAM1_DQ0)
    (add_net /RAM/RAM1_DQ1)
    (add_net /RAM/RAM1_DQ2)
    (add_net /RAM/RAM1_DQ3)
    (add_net /RAM/RAM1_DQ4)
    (add_net /RAM/RAM1_DQ5)
    (add_net /RAM/RAM1_DQ6)
    (add_net /RAM/RAM1_DQ7)
    (add_net /RAM/RAM1_DQS)
    (add_net /RAM/RAM1_PSC_N)
    (add_net /RAM/RAM1_PSC_P)
    (add_net /RAM/RAM1_RST_N)
    (add_net "Net-(C1-Pad2)")
    (add_net "Net-(C2-Pad1)")
    (add_net "Net-(D1-Pad1)")
    (add_net "Net-(D1-Pad2)")
    (add_net "Net-(D2-Pad1)")
    (add_net "Net-(D3-Pad1)")
    (add_net "Net-(D3-Pad2)")
    (add_net "Net-(D4-Pad1)")
    (add_net "Net-(D4-Pad2)")
    (add_net "Net-(D5-Pad1)")
    (add_net "Net-(D5-Pad2)")
    (add_net "Net-(D6-Pad1)")
    (add_net "Net-(D6-Pad2)")
    (add_net "Net-(J2-Pad100)")
    (add_net "Net-(J2-Pad101)")
    (add_net "Net-(J2-Pad102)")
    (add_net "Net-(J2-Pad105)")
    (add_net "Net-(J2-Pad106)")
    (add_net "Net-(J2-Pad107)")
    (add_net "Net-(J2-Pad108)")
    (add_net "Net-(J2-Pad15)")
    (add_net "Net-(J2-Pad16)")
    (add_net "Net-(J2-Pad17)")
    (add_net "Net-(J2-Pad18)")
    (add_net "Net-(J2-Pad21)")
    (add_net "Net-(J2-Pad22)")
    (add_net "Net-(J2-Pad23)")
    (add_net "Net-(J2-Pad24)")
    (add_net "Net-(J2-Pad27)")
    (add_net "Net-(J2-Pad28)")
    (add_net "Net-(J2-Pad29)")
    (add_net "Net-(J2-Pad30)")
    (add_net "Net-(J2-Pad33)")
    (add_net "Net-(J2-Pad34)")
    (add_net "Net-(J2-Pad35)")
    (add_net "Net-(J2-Pad36)")
    (add_net "Net-(J2-Pad39)")
    (add_net "Net-(J2-Pad40)")
    (add_net "Net-(J2-Pad41)")
    (add_net "Net-(J2-Pad42)")
    (add_net "Net-(J2-Pad45)")
    (add_net "Net-(J2-Pad46)")
    (add_net "Net-(J2-Pad47)")
    (add_net "Net-(J2-Pad48)")
    (add_net "Net-(J2-Pad51)")
    (add_net "Net-(J2-Pad52)")
    (add_net "Net-(J2-Pad53)")
    (add_net "Net-(J2-Pad54)")
    (add_net "Net-(J2-Pad57)")
    (add_net "Net-(J2-Pad58)")
    (add_net "Net-(J2-Pad59)")
    (add_net "Net-(J2-Pad60)")
    (add_net "Net-(J2-Pad63)")
    (add_net "Net-(J2-Pad64)")
    (add_net "Net-(J2-Pad65)")
    (add_net "Net-(J2-Pad66)")
    (add_net "Net-(J2-Pad69)")
    (add_net "Net-(J2-Pad70)")
    (add_net "Net-(J2-Pad71)")
    (add_net "Net-(J2-Pad72)")
    (add_net "Net-(J2-Pad75)")
    (add_net "Net-(J2-Pad76)")
    (add_net "Net-(J2-Pad77)")
    (add_net "Net-(J2-Pad78)")
    (add_net "Net-(J2-Pad81)")
    (add_net "Net-(J2-Pad82)")
    (add_net "Net-(J2-Pad83)")
    (add_net "Net-(J2-Pad84)")
    (add_net "Net-(J2-Pad87)")
    (add_net "Net-(J2-Pad88)")
    (add_net "Net-(J2-Pad89)")
    (add_net "Net-(J2-Pad90)")
    (add_net "Net-(J2-Pad93)")
    (add_net "Net-(J2-Pad94)")
    (add_net "Net-(J2-Pad95)")
    (add_net "Net-(J2-Pad96)")
    (add_net "Net-(J2-Pad99)")
    (add_net "Net-(R2-Pad2)")
    (add_net "Net-(R21-Pad2)")
    (add_net "Net-(R22-Pad1)")
    (add_net "Net-(R27-Pad2)")
    (add_net "Net-(R5-Pad2)")
    (add_net "Net-(R50-Pad1)")
    (add_net "Net-(R51-Pad1)")
    (add_net "Net-(R52-Pad1)")
    (add_net "Net-(R53-Pad2)")
    (add_net "Net-(R54-Pad2)")
    (add_net "Net-(R55-Pad1)")
    (add_net "Net-(R56-Pad1)")
    (add_net "Net-(R57-Pad1)")
    (add_net "Net-(R58-Pad1)")
    (add_net "Net-(R59-Pad1)")
    (add_net "Net-(R61-Pad1)")
    (add_net "Net-(R7-Pad1)")
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58FA2)
    (at 74.5 45.5 180)
    (path /5B6B7044/5C76D1A0)
    (fp_text reference R28 (at 0.05 1.4 180) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0 (at 0.05 3.1 180) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 270 /MCU/PUDC_B))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58BCE)
    (at 63.25 73.75)
    (path /5B6B7005/5BF920D0/5BE997C1)
    (fp_text reference C104 (at 0.05 1.4) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_256_17x17_FULLARRAY_1MM (layer F.Cu) (tedit 573EB821) (tstamp 5B6CEDE2)
    (at 64 43)
    (path /5B6B7005/5B6B763A)
    (fp_text reference U2 (at -7 -10) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XC7A50T-1FTG256C (at 0 10) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -8 -9) (end -9 -8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -8 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end -9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 9) (end 9 9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 9) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad A2 smd circle (at -6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /RAM/RAM1_DQ0))
    (pad A3 smd circle (at -5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM/RAM0_DQ7))
    (pad A4 smd circle (at -4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /RAM/RAM0_DQ5))
    (pad A5 smd circle (at -3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM/RAM0_DQ4))
    (pad A6 smd circle (at -2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad A7 smd circle (at -1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /RAM/RAM0_DQ1))
    (pad A8 smd circle (at -0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/IO_3V3_2))
    (pad A9 smd circle (at 0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/IO_3V3_3))
    (pad A10 smd circle (at 1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/IO_3V3_5))
    (pad A11 smd circle (at 2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad A12 smd circle (at 3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/IO_3V3_9))
    (pad A13 smd circle (at 4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 137 /FPGA/IO_3V3_14))
    (pad A14 smd circle (at 5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 126 /FPGA/IO_3V3_25))
    (pad A15 smd circle (at 6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 134 /FPGA/IO_3V3_17))
    (pad A16 smd circle (at 7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad B1 smd circle (at -7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 6 /RAM/RAM1_DQ2))
    (pad B2 smd circle (at -6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM1_DQS))
    (pad B3 smd circle (at -5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad B4 smd circle (at -4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM0_DQ6))
    (pad B5 smd circle (at -3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM0_DQ3))
    (pad B6 smd circle (at -2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ2))
    (pad B7 smd circle (at -1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ0))
    (pad B8 smd circle (at -0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad B9 smd circle (at 0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/IO_3V3_4))
    (pad B10 smd circle (at 1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/IO_3V3_6))
    (pad B11 smd circle (at 2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/IO_3V3_7))
    (pad B12 smd circle (at 3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/IO_3V3_8))
    (pad B13 smd circle (at 4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad B14 smd circle (at 5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 136 /FPGA/IO_3V3_15))
    (pad B15 smd circle (at 6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 135 /FPGA/IO_3V3_16))
    (pad B16 smd circle (at 7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 132 /FPGA/IO_3V3_19))
    (pad C1 smd circle (at -7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM1_DQ1))
    (pad C2 smd circle (at -6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM0_PSC_N))
    (pad C3 smd circle (at -5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM0_PSC_P))
    (pad C4 smd circle (at -4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM1_DQ7))
    (pad C5 smd circle (at -3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad C6 smd circle (at -2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_RST_N))
    (pad C7 smd circle (at -1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM0_CS_N))
    (pad C8 smd circle (at -0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 295 /PSU_TEMP))
    (pad C9 smd circle (at 0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 120 /FPGA/IO_3V3_1))
    (pad C10 smd circle (at 1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad C11 smd circle (at 2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/CLK_3V3_0))
    (pad C12 smd circle (at 3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad C13 smd circle (at 4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 217 /FPGA/IN_3V3_0_N))
    (pad C14 smd circle (at 5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 129 /FPGA/IO_3V3_22))
    (pad C15 smd circle (at 6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad C16 smd circle (at 7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 133 /FPGA/IO_3V3_18))
    (pad D1 smd circle (at -7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM1_DQ4))
    (pad D2 smd circle (at -6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad D3 smd circle (at -5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM1_DQ6))
    (pad D4 smd circle (at -4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 151 /RAM/CLK_1V8_1))
    (pad D5 smd circle (at -3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM0_CK_N))
    (pad D6 smd circle (at -2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM0_CK_P))
    (pad D7 smd circle (at -1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad D8 smd circle (at -0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/IO_3V3_10))
    (pad D9 smd circle (at 0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/IO_3V3_11))
    (pad D10 smd circle (at 1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/IO_3V3_0))
    (pad D11 smd circle (at 2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 127 /FPGA/IO_3V3_24))
    (pad D12 smd circle (at 3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad D13 smd circle (at 4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 218 /FPGA/IN_3V3_0_P))
    (pad D14 smd circle (at 5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad D15 smd circle (at 6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 125 /FPGA/IO_3V3_26))
    (pad D16 smd circle (at 7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/IO_3V3_28))
    (pad E13 smd circle (at 4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 128 /FPGA/IO_3V3_23))
    (pad E12 smd circle (at 3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/CLK_3V3_1))
    (pad F12 smd circle (at 3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/IO_3V3_27))
    (pad G12 smd circle (at 3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 302 /FPGA/GPIO_LED2))
    (pad E14 smd circle (at 5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad E16 smd circle (at 7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 130 /FPGA/IO_3V3_21))
    (pad E15 smd circle (at 6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 303 /FPGA/GPIO_LED0))
    (pad F15 smd circle (at 6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 122 /FPGA/IO_3V3_29))
    (pad E10 smd circle (at 1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad E11 smd circle (at 2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 269 /FPGA/FPGA_CLK_25MHZ))
    (pad F11 smd circle (at 2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad H11 smd circle (at 2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 304 /FPGA/GPIO_LED1))
    (pad F10 smd circle (at 1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G11 smd circle (at 2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G10 smd circle (at 1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad H10 smd circle (at 1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 220 /FPGA_DONE))
    (pad F14 smd circle (at 5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H14 smd circle (at 5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G14 smd circle (at 5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F13 smd circle (at 4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G13 smd circle (at 4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad H13 smd circle (at 4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H12 smd circle (at 3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 305 /FPGA/GPIO_LED3))
    (pad F16 smd circle (at 7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G16 smd circle (at 7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 231 /FPGA/I2C_SCL))
    (pad H15 smd circle (at 6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad G15 smd circle (at 6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 232 /FPGA/I2C_SDA))
    (pad H16 smd circle (at 7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 131 /FPGA/IO_3V3_20))
    (pad F9 smd circle (at 0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad E8 smd circle (at -0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 283 "Net-(R50-Pad1)"))
    (pad E9 smd circle (at 0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad F8 smd circle (at -0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad F7 smd circle (at -1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad E7 smd circle (at -1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad E3 smd circle (at -5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM1_DQ5))
    (pad F4 smd circle (at -4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM1_CK_P))
    (pad E4 smd circle (at -4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad F3 smd circle (at -5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM1_CK_N))
    (pad G6 smd circle (at -2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad E6 smd circle (at -2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM0_DQS))
    (pad E5 smd circle (at -3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM1_CS_N))
    (pad F5 smd circle (at -3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 150 /RAM/CLK_1V8_0))
    (pad F6 smd circle (at -2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G5 smd circle (at -3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM1_RST_N))
    (pad H5 smd circle (at -3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 94 /RAM/GPIO_1V8_3))
    (pad H6 smd circle (at -2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad E2 smd circle (at -6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_DQ3))
    (pad E1 smd circle (at -7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_PSC_N))
    (pad F2 smd circle (at -6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_PSC_P))
    (pad G2 smd circle (at -6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 96 /RAM/GPIO_1V8_1))
    (pad F1 smd circle (at -7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad H1 smd circle (at -7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 87 /RAM/GPIO_1V8_8))
    (pad G1 smd circle (at -7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 93 /RAM/GPIO_1V8_2))
    (pad H2 smd circle (at -6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 90 /RAM/GPIO_1V8_7))
    (pad H7 smd circle (at -1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G8 smd circle (at -0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad G9 smd circle (at 0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G7 smd circle (at -1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad H8 smd circle (at -0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H9 smd circle (at 0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad G4 smd circle (at -4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 95 /RAM/GPIO_1V8_0))
    (pad H4 smd circle (at -4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 91 /RAM/GPIO_1V8_4))
    (pad G3 smd circle (at -5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad H3 smd circle (at -5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 85 /RAM/GPIO_1V8_10))
    (pad R16 smd circle (at 7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/DCMI_PIXCLK))
    (pad T15 smd circle (at 6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/RGMII_RXD1))
    (pad R15 smd circle (at 6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/DCMI_VSYNC))
    (pad P16 smd circle (at 7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/DCMI_HSYNC))
    (pad R14 smd circle (at 5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad P15 smd circle (at 6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 40 /Ethernet/RGMII_MDIO))
    (pad P14 smd circle (at 5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/RGMII_RX_DV))
    (pad T16 smd circle (at 7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J14 smd circle (at 5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 289 "Net-(R56-Pad1)"))
    (pad K16 smd circle (at 7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 291 "Net-(R58-Pad1)"))
    (pad L14 smd circle (at 5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 63 /MCU/RMII_TXD0))
    (pad K14 smd circle (at 5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K15 smd circle (at 6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 290 "Net-(R57-Pad1)"))
    (pad J16 smd circle (at 7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/IO_3V3_13))
    (pad J15 smd circle (at 6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/IO_3V3_12))
    (pad R13 smd circle (at 4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 299 /MCU/UART6_RX))
    (pad R12 smd circle (at 3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 234 /ETH_LED2_N))
    (pad T13 smd circle (at 4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 297 /MCU/UART6_TX))
    (pad P13 smd circle (at 4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 52 /Ethernet/RGMII_RXD3))
    (pad T14 smd circle (at 5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/RGMII_RXD0))
    (pad T12 smd circle (at 3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 296 /MCU/SPI5_CS_N))
    (pad P12 smd circle (at 3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J13 smd circle (at 4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 288 "Net-(R55-Pad1)"))
    (pad K12 smd circle (at 3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 298 /MCU/SPI5_MOSI))
    (pad L13 smd circle (at 4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 64 /MCU/RMII_MDIO))
    (pad K13 smd circle (at 4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 65 /MCU/RMII_MDC))
    (pad L12 smd circle (at 3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 292 "Net-(R59-Pad1)"))
    (pad J12 smd circle (at 3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M12 smd circle (at 3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 66 /MCU/RMII_CRS_DV))
    (pad M13 smd circle (at 4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad N12 smd circle (at 3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/RGMII_MDC))
    (pad M14 smd circle (at 5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 67 /MCU/RMII_TXD1))
    (pad N14 smd circle (at 5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/RGMII_RX_CLK))
    (pad N13 smd circle (at 4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 51 /Ethernet/RGMII_RXD2))
    (pad N16 smd circle (at 7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/RMII_RXD1))
    (pad M16 smd circle (at 7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/RMII_RXD0))
    (pad M15 smd circle (at 6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/RMII_TX_EN))
    (pad N15 smd circle (at 6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L15 smd circle (at 6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 270 /MCU/PUDC_B))
    (pad L16 smd circle (at 7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad K10 smd circle (at 1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 235 /FPGA/FPGA_INIT))
    (pad K11 smd circle (at 2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad J9 smd circle (at 0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L11 smd circle (at 2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K9 smd circle (at 0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad L10 smd circle (at 1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad J10 smd circle (at 1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad J11 smd circle (at 2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L7 smd circle (at -1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 223 /JTAG_TCK))
    (pad M7 smd circle (at -1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 226 /JTAG_TMS))
    (pad M8 smd circle (at -0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L8 smd circle (at -0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad N9 smd circle (at 0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 300 /MCU/SPI5_MISO))
    (pad M9 smd circle (at 0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad L9 smd circle (at 0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /FPGA_RST_N))
    (pad T11 smd circle (at 2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M11 smd circle (at 2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad N10 smd circle (at 1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad N11 smd circle (at 2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 62 /MCU/RMII_REFCLK))
    (pad R11 smd circle (at 2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 301 /MCU/SPI5_SCK))
    (pad P11 smd circle (at 2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 236 /ETH_LED1_N))
    (pad M10 smd circle (at 1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad P10 smd circle (at 1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 39 /Ethernet/RGMII_RST_N))
    (pad R10 smd circle (at 1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 266 "Net-(R22-Pad1)"))
    (pad T10 smd circle (at 1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/DCMI_D2))
    (pad P9 smd circle (at 0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/RGMII_TXD3))
    (pad R9 smd circle (at 0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad T9 smd circle (at 0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/DCMI_D1))
    (pad N8 smd circle (at -0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 294 "Net-(R61-Pad1)"))
    (pad N7 smd circle (at -1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 225 /FPGA_TDI))
    (pad M6 smd circle (at -2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/RGMII_TXD2))
    (pad N6 smd circle (at -2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 44 /Ethernet/RGMII_TXD1))
    (pad P7 smd circle (at -1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad P8 smd circle (at -0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/RGMII_TXD0))
    (pad P6 smd circle (at -2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/DCMI_D7))
    (pad L6 smd circle (at -2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad K8 smd circle (at -0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K6 smd circle (at -2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J6 smd circle (at -2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad K7 smd circle (at -1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J8 smd circle (at -0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J7 smd circle (at -1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T8 smd circle (at -0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_D0))
    (pad R8 smd circle (at -0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_TX_EN))
    (pad T7 smd circle (at -1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 41 /Ethernet/RGMII_TX_CLK))
    (pad R7 smd circle (at -1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_D6))
    (pad R6 smd circle (at -2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_D5))
    (pad T6 smd circle (at -2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad P2 smd circle (at -6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad N2 smd circle (at -6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 109 /FPGA/LVDS_DQ2_N))
    (pad P3 smd circle (at -5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 105 /FPGA/LVDS_DQ4_N))
    (pad N3 smd circle (at -5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 111 /FPGA/LVDS_DQ2_P))
    (pad P1 smd circle (at -7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 110 /FPGA/LVDS_DQ3_N))
    (pad N1 smd circle (at -7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 112 /FPGA/LVDS_DQ3_P))
    (pad M3 smd circle (at -5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (pad L1 smd circle (at -7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L2 smd circle (at -6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 81 /RAM/GPIO_1V8_14))
    (pad M1 smd circle (at -7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 114 /FPGA/LVDS_DQ1_N))
    (pad L3 smd circle (at -5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 84 /RAM/GPIO_1V8_13))
    (pad M2 smd circle (at -6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 116 /FPGA/LVDS_DQ1_P))
    (pad M5 smd circle (at -3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 108 /FPGA/LVDS_DQ5_P))
    (pad M4 smd circle (at -4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 113 /FPGA/LVDS_DQ0_N))
    (pad N5 smd circle (at -3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad P4 smd circle (at -4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 107 /FPGA/LVDS_DQ4_P))
    (pad N4 smd circle (at -4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 106 /FPGA/LVDS_DQ5_N))
    (pad P5 smd circle (at -3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 97 /FPGA/GPIO_2V5_1))
    (pad K2 smd circle (at -6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 79 /RAM/GPIO_1V8_16))
    (pad K1 smd circle (at -7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 86 /RAM/GPIO_1V8_11))
    (pad J3 smd circle (at -5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 88 /RAM/GPIO_1V8_9))
    (pad J2 smd circle (at -6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad J1 smd circle (at -7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 83 /RAM/GPIO_1V8_12))
    (pad K3 smd circle (at -5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 82 /RAM/GPIO_1V8_15))
    (pad R4 smd circle (at -4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (pad T5 smd circle (at -3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/DCMI_D4))
    (pad R5 smd circle (at -3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/DCMI_D3))
    (pad T4 smd circle (at -4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 100 /FPGA/LVDS_DQ8_P))
    (pad K5 smd circle (at -3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 80 /RAM/GPIO_1V8_17))
    (pad L4 smd circle (at -4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 115 /FPGA/LVDS_DQ0_P))
    (pad L5 smd circle (at -3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 99 /FPGA/GPIO_2V5_0))
    (pad J4 smd circle (at -4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 89 /RAM/GPIO_1V8_6))
    (pad J5 smd circle (at -3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 92 /RAM/GPIO_1V8_5))
    (pad K4 smd circle (at -4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad R3 smd circle (at -5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 104 /FPGA/LVDS_DQ7_P))
    (pad T1 smd circle (at -7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (pad T2 smd circle (at -6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 102 /FPGA/LVDS_DQ7_N))
    (pad R1 smd circle (at -7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 101 /FPGA/LVDS_DQ6_N))
    (pad R2 smd circle (at -6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 103 /FPGA/LVDS_DQ6_P))
    (pad T3 smd circle (at -5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 98 /FPGA/LVDS_DQ8_N))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_bga/lbga256.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_1.6x1.2 (layer F.Cu) (tedit 5BE68696) (tstamp 5BE6E9F7)
    (at 37.4 100.025)
    (path /5B6B702C/5C012681)
    (fp_text reference U12 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DSC6001HI2A-025.0000‎ (at 0 4.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1 0.8) (end -0.7 0.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 0.5) (end -1 0.8) (layer F.SilkS) (width 0.15))
    (pad 1 smd rect (at -0.56 0.375) (size 0.43 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 2 smd rect (at 0.6 0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 3 smd rect (at 0.6 -0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 268 "Net-(R27-Pad2)"))
    (pad 4 smd rect (at -0.6 -0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
  )

  (module azonenberg_pcb:OSCILLATOR_2.0x1.6 (layer F.Cu) (tedit 57414D01) (tstamp 5BE6E9ED)
    (at 123.3 66.975)
    (path /5B6B7044/5D305E88)
    (fp_text reference U10 (at -0.1 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DSC6083MI2A-032K768 (at 3.5 -0.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_circle (center 1.6 -1.385515) (end 1.6 -1.2) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at -0.75 -0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at 0.75 -0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 264 "Net-(R21-Pad2)"))
    (pad 4 smd rect (at 0.75 0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 3 smd rect (at -0.75 0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_qfn/dfn8-2x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.9 0.9 0.8))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM (layer F.Cu) (tedit 53C55214) (tstamp 5BE6E9E4)
    (at 127.025 97.075)
    (path /5B6B702C/5BE26C1D)
    (fp_text reference U9 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT24MAC402-UDFN (at 0 4.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.6 -1.1) (end -1.2 -1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.6 1.1) (end -1.2 1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.6 -1.1) (end -1.6 1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 1.1) (end 1.2 1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 -1.1) (end 1.6 1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.2 -1.1) (end 1.6 -1.1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.2 1.1) (end -1.6 0.7) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -0.75 -0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 7 smd rect (at -0.25 -0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 6 smd rect (at 0.25 -0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 231 /FPGA/I2C_SCL))
    (pad 5 smd rect (at 0.75 -0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 232 /FPGA/I2C_SDA))
    (pad 4 smd rect (at 0.75 0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 3 smd rect (at 0.25 0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 2 smd rect (at -0.25 0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0.95) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad PAD smd rect (at 0 0) (size 2.2 0.61) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_1.6x1.2 (layer F.Cu) (tedit 5BE68696) (tstamp 5BE6E9D0)
    (at 154.725 34.525)
    (path /5B6B700F/5BE9535D)
    (fp_text reference U8 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DSC6001HI2A-025.0000 (at 0 4.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1 0.8) (end -0.7 0.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 0.5) (end -1 0.8) (layer F.SilkS) (width 0.15))
    (pad 1 smd rect (at -0.56 0.375) (size 0.43 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 2 smd rect (at 0.6 0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 3 smd rect (at 0.6 -0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 263 "Net-(R7-Pad1)"))
    (pad 4 smd rect (at -0.6 -0.375) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE6DE56)
    (at 151.61 34.875)
    (path /5B6B700F/5BED2D60)
    (fp_text reference FB3 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 239 /Ethernet/A1V2_PLL))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE6DE50)
    (at 151.96 32.375)
    (path /5B6B700F/5BECB23A)
    (fp_text reference FB2 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE6DE4A)
    (at 149.11 34.875)
    (path /5B6B700F/5BEB1353)
    (fp_text reference FB1 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOD882 (layer F.Cu) (tedit 5BE684D4) (tstamp 5BE6DE14)
    (at 120.4 55.975)
    (path /5B6B7005/5D1CE534)
    (fp_text reference D2 (at 0.1 1.025) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CTS520,L3F‎ (at 0 2.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.75 -0.25) (end -0.75 0.25) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.325 0) (size 0.35 0.6) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.325 0) (size 0.35 0.6) (layers F.Cu F.Paste F.Mask)
      (net 282 "Net-(D2-Pad1)"))
  )

  (module azonenberg_pcb:CAP_SEIKO_CPH3225A (layer F.Cu) (tedit 5BE683D8) (tstamp 5BE6DB31)
    (at 107.7 47.15)
    (path /5B6B7005/5D0C7C66)
    (fp_text reference C46 (at 0 4.35) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CPH3225A-2K (at 0 3.35) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.5 -0.25) (end -2.5 0.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.25 0) (end -2.75 0) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 -1.4) (end 2 -1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 1.4) (end 2 1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 2 -1.4) (end 2 1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 -1.4) (end -2 1.4) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.1 0) (size 1.4 1.4) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.1 0) (size 1.4 1.4) (layers F.Cu F.Paste F.Mask)
      (net 281 "/Power Supply/MCU_VBAT"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE5909A)
    (at 182.29 97.79)
    (path /5D403FC0)
    (fp_text reference TP10 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 216 /3V3))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE59095)
    (at 183.79 97.79)
    (path /5D402358)
    (fp_text reference TP9 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 245 /2V5))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE59090)
    (at 185.29 97.79)
    (path /5D4007A9)
    (fp_text reference TP8 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 219 /1V8))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE5908B)
    (at 186.79 97.79)
    (path /5D3FEB71)
    (fp_text reference TP7 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 241 /1V2))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE59086)
    (at 188.29 97.79)
    (path /5D3FE87E)
    (fp_text reference TP6 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 246 /1V0))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 53C619BB) (tstamp 5BE59081)
    (at 181.57 94.825)
    (path /5D3FCCF4)
    (fp_text reference TP5 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 53C619BB) (tstamp 5BE5907C)
    (at 187.27 94.825)
    (path /5D3FC56A)
    (fp_text reference TP4 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE59077)
    (at 30.35 25.625)
    (path /5B6B7005/5C1FEFFC)
    (fp_text reference TP3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 295 /PSU_TEMP))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE59072)
    (at 28.85 25.625)
    (path /5B6B7005/5C1887D2)
    (fp_text reference TP2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 267 "/Power Supply/PGOOD"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5BE5906D)
    (at 190.875 97.7)
    (path /5B6B702C/5BF366F5)
    (fp_text reference TP1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 235 /FPGA/FPGA_INIT))
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59068)
    (at 177.225 68.55)
    (path /5B6B702C/5D3F599B)
    (fp_text reference R61 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 230 /FPGA_TDO))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 294 "Net-(R61-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59062)
    (at 180.2 68.625)
    (path /5D3F25B1)
    (fp_text reference R60 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 293 /MCU/JTAG_TDO))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 224 /MCU_TDO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5905C)
    (at 159.375 91.275)
    (path /5B6B7044/5D3E7347)
    (fp_text reference R59 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 56 /MCU/QSPI_CS_N))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 292 "Net-(R59-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59056)
    (at 148.9045 95.275)
    (path /5B6B7044/5D3D3C3B)
    (fp_text reference R58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 54 /MCU/QSPI_DQ3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 291 "Net-(R58-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59050)
    (at 162.3845 94.585)
    (path /5B6B7044/5D3D390E)
    (fp_text reference R57 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/QSPI_DQ2))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 290 "Net-(R57-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5904A)
    (at 148.9045 93.665)
    (path /5B6B7044/5D3D36A5)
    (fp_text reference R56 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/QSPI_DQ1))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 289 "Net-(R56-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59044)
    (at 146.0845 95.275)
    (path /5B6B7044/5D3D3279)
    (fp_text reference R55 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 55 /MCU/QSPI_DQ0))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 288 "Net-(R55-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5903E)
    (at 159.5645 94.585)
    (path /5B6B7044/5D3687A9)
    (fp_text reference R54 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 287 "Net-(R54-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 55 /MCU/QSPI_DQ0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59038)
    (at 148.9045 92.055)
    (path /5B6B7044/5D3680F9)
    (fp_text reference R53 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 286 "Net-(R53-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 54 /MCU/QSPI_DQ3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59032)
    (at 146.0845 93.665)
    (path /5B6B7044/5D368B11)
    (fp_text reference R52 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/QSPI_DQ2))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 285 "Net-(R52-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5902C)
    (at 143.2645 95.275)
    (path /5B6B7044/5D379C82)
    (fp_text reference R51 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/QSPI_DQ1))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 284 "Net-(R51-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59026)
    (at 164.828 91.175)
    (path /5B6B702C/5D36315D)
    (fp_text reference R50 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 233 /QSPI_CLK))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 283 "Net-(R50-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59020)
    (at 94.075 78.025)
    (path /5B6B702C/5D2D4F02)
    (fp_text reference R49 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 255 "Net-(D6-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5901A)
    (at 93.325 80.875)
    (path /5B6B702C/5D2D4EE3)
    (fp_text reference R48 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 253 "Net-(D5-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59014)
    (at 91.8295 85.26)
    (path /5B6B702C/5D2CF81D)
    (fp_text reference R47 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 251 "Net-(D4-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE5900E)
    (at 94.025 75.6)
    (path /5B6B702C/5D2CDD46)
    (fp_text reference R46 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 249 "Net-(D3-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59008)
    (at 120.1 53.125)
    (path /5B6B7005/5D0C77C0)
    (fp_text reference R45 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 330 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 281 "/Power Supply/MCU_VBAT"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 282 "Net-(D2-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE59002)
    (at 113.9 45.85)
    (path /5B6B7005/5CFC62C6)
    (fp_text reference R44 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 257 /MCU_BOOT0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FFC)
    (at 116.9245 25.74)
    (path /5B6B7005/5CAB9761)
    (fp_text reference R43 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 324K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 280 "/Power Supply/3V3_FB"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FF6)
    (at 131.825 28.45)
    (path /5B6B7005/5CA6A03D)
    (fp_text reference R42 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 475K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 279 "/Power Supply/2V5_FB"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FF0)
    (at 122.5095 30.625)
    (path /5B6B7005/5CA6A018)
    (fp_text reference R41 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 649K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 278 "/Power Supply/1V8_FB"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FEA)
    (at 114.1045 27.35)
    (path /5B6B7005/5C9CF968)
    (fp_text reference R40 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 464K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 277 "/Power Supply/1V2_FB"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FE4)
    (at 114.1045 25.74)
    (path /5B6B7005/5C979796)
    (fp_text reference R39 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1.02M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 276 "/Power Supply/1V0_FB"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FDE)
    (at 114.3145 31.33)
    (path /5B6B7005/5CAB976E)
    (fp_text reference R38 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1.02M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 275 "/Power Supply/3V3_SENSE"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 280 "/Power Supply/3V3_FB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FD8)
    (at 119.6895 31.465)
    (path /5B6B7005/5CA6A04A)
    (fp_text reference R37 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1.02M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 274 "/Power Supply/2V5_SENSE"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 279 "/Power Supply/2V5_FB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FD2)
    (at 122.95 28.125)
    (path /5B6B7005/5CA6A025)
    (fp_text reference R36 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 806K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 273 "/Power Supply/1V8_SENSE"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 278 "/Power Supply/1V8_FB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FCC)
    (at 131.5095 31.405)
    (path /5B6B7005/5C9CF975)
    (fp_text reference R35 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 232K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 272 "/Power Supply/1V2_SENSE"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 277 "/Power Supply/1V2_FB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FC6)
    (at 117.1345 31.33)
    (path /5B6B7005/5C979787)
    (fp_text reference R34 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 255K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 271 "/Power Supply/1V0_SENSE"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 276 "/Power Supply/1V0_FB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FC0)
    (at 119.8 28.1)
    (path /5B6B7005/5CAB9754)
    (fp_text reference R33 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 275 "/Power Supply/3V3_SENSE"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FBA)
    (at 126.325 28.675)
    (path /5B6B7005/5CA6A030)
    (fp_text reference R32 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 274 "/Power Supply/2V5_SENSE"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FB4)
    (at 116.7 28.1)
    (path /5B6B7005/5CA6A00B)
    (fp_text reference R31 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 273 "/Power Supply/1V8_SENSE"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FAE)
    (at 128.6895 31.405)
    (path /5B6B7005/5C9CF95B)
    (fp_text reference R30 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 272 "/Power Supply/1V2_SENSE"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58FA8)
    (at 128.975 28.575)
    (path /5B6B7005/5C97977B)
    (fp_text reference R29 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 271 "/Power Supply/1V0_SENSE"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F9C)
    (at 35.125 99.875)
    (path /5B6B702C/5C01268E)
    (fp_text reference R27 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 268 "Net-(R27-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 269 /FPGA/FPGA_CLK_25MHZ))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F96)
    (at 26.675 43.025)
    (path /5B6B7005/5C14D062)
    (fp_text reference R26 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 267 "/Power Supply/PGOOD"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F90)
    (at 140.5695 92.215)
    (path /5B6B7044/5BE30D73)
    (fp_text reference R25 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/QSPI_DQ2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F8A)
    (at 143.2645 92.055)
    (path /5B6B7044/5BE3081E)
    (fp_text reference R24 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 54 /MCU/QSPI_DQ3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F84)
    (at 140.5695 93.825)
    (path /5B6B7044/5BE30144)
    (fp_text reference R23 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 56 /MCU/QSPI_CS_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F7E)
    (at 114.15 65.225)
    (path /5B6B7044/5BEE00F4)
    (fp_text reference R22 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 265 /MCU/MCU_CLK))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 266 "Net-(R22-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F78)
    (at 126.65 66.65)
    (path /5B6B7044/5BE8C504)
    (fp_text reference R21 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 264 "Net-(R21-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 227 /MCU/CLK_32KHZ))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F72)
    (at 173.8745 68.11)
    (path /5B6B702C/5BF2F8A1)
    (fp_text reference R20 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 222 /FPGA_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F6C)
    (at 174.4045 66.5)
    (path /5B6B702C/5BF31E19)
    (fp_text reference R19 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 235 /FPGA/FPGA_INIT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F66)
    (at 173.8545 73.275)
    (path /5B6B702C/5BF3423D)
    (fp_text reference R18 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 220 /FPGA_DONE))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F60)
    (at 89.0095 86.74)
    (path /5B6B702C/5BF2B413)
    (fp_text reference R17 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 247 "Net-(D1-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE80160)
    (at 174.075 63.75)
    (path /5B6B702C/5BE2B445)
    (fp_text reference R16 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 217 /FPGA/IN_3V3_0_N))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 218 /FPGA/IN_3V3_0_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F54)
    (at 124.05 98.825)
    (path /5B6B702C/5BE27A32)
    (fp_text reference R15 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 232 /FPGA/I2C_SDA))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F4E)
    (at 124.05 96.35)
    (path /5B6B702C/5BE27700)
    (fp_text reference R14 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7k (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 231 /FPGA/I2C_SCL))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F48)
    (at 145.8045 37.495)
    (path /5B6B700F/5BEA9236)
    (fp_text reference R13 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/RGMII_RX_CLK))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F42)
    (at 158.7795 44.495)
    (path /5B6B700F/5BE8FFE9)
    (fp_text reference R12 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/RGMII_RX_DV))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F3C)
    (at 145.3245 39.295)
    (path /5B6B700F/5BE812B3)
    (fp_text reference R11 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/RGMII_RXD0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F36)
    (at 142.5045 40.905)
    (path /5B6B700F/5BE812A7)
    (fp_text reference R10 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/RGMII_RXD1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F30)
    (at 148.575 41.025)
    (path /5B6B700F/5BE7F839)
    (fp_text reference R9 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 51 /Ethernet/RGMII_RXD2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F2A)
    (at 145.3245 40.905)
    (path /5B6B700F/5BE7DCD1)
    (fp_text reference R8 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 52 /Ethernet/RGMII_RXD3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F24)
    (at 146.5 43.625)
    (path /5B6B700F/5BE95C4B)
    (fp_text reference R7 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 238 /Ethernet/ETH_CLK_25MHZ))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 263 "Net-(R7-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F1E)
    (at 161.5995 44.495)
    (path /5B6B700F/5BEF5A2A)
    (fp_text reference R6 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 40 /Ethernet/RGMII_MDIO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F18)
    (at 159.272 50.125)
    (path /5B6B700F/5BE79581)
    (fp_text reference R5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 240 "Net-(R5-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F12)
    (at 142.5045 39.295)
    (path /5B6B700F/5BE384DC)
    (fp_text reference R4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 236 /ETH_LED1_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F0C)
    (at 149.25 43.6)
    (path /5B6B700F/5BE39B3C)
    (fp_text reference R3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 234 /ETH_LED2_N))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F06)
    (at 161.6195 48.29)
    (path /5B6B700F/5BE73F11)
    (fp_text reference R2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "12.1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 237 "Net-(R2-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 53C529D9) (tstamp 5BE58F00)
    (at 111.2345 46.66)
    (path /5B6B7005/5C1392F7)
    (fp_text reference R1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 221 /MCU_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5BE58EFA)
    (at 80.805001 81.200001)
    (path /5B6B702C/5D2D4ED9)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q3 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 254 "Net-(D5-Pad1)"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 256 "Net-(D6-Pad1)"))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 254 "Net-(D5-Pad1)"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 305 /FPGA/GPIO_LED3))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 256 "Net-(D6-Pad1)"))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 302 /FPGA/GPIO_LED2))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5BE58EE9)
    (at 87.25 80.925)
    (path /5B6B702C/5D2CD0DE)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q2 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 250 "Net-(D3-Pad1)"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 252 "Net-(D4-Pad1)"))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 250 "Net-(D3-Pad1)"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 304 /FPGA/GPIO_LED1))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 252 "Net-(D4-Pad1)"))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 303 /FPGA/GPIO_LED0))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5BE58ED8)
    (at 84.155001 81.200001)
    (path /5B6B702C/5BF27F1F)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q1 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 248 "Net-(D1-Pad1)"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 248 "Net-(D1-Pad1)"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 220 /FPGA_DONE))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 56A54495) (tstamp 5BE58EC7)
    (at 30.125001 33.325001)
    (path /5B6B7005/5C43EA75)
    (fp_text reference L5 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 262 "/Power Supply/2V5_SW"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.9 0.9 0.9))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 56A54495) (tstamp 5BE58EBD)
    (at 20.025001 41.475001)
    (path /5B6B7005/5C4806D9)
    (fp_text reference L4 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 261 "/Power Supply/1V8_SW"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.9 0.9 0.9))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 56A54495) (tstamp 5BE58EB3)
    (at 22.675 33.55)
    (path /5B6B7005/5C4C3320)
    (fp_text reference L3 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 260 "/Power Supply/1V2_SW"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.9 0.9 0.9))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NR6028 (layer F.Cu) (tedit 53C52B56) (tstamp 5BE58EA9)
    (at 12.8 41.25)
    (path /5B6B7005/5C50A8D8)
    (fp_text reference L2 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NR6028T2R2N (at 0 6.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.6 5.7) (layers F.Cu F.Paste F.Mask)
      (net 259 "/Power Supply/3V3_SW"))
    (pad 1 smd rect (at -2.35 0) (size 1.6 5.7) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_8x5mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:INDUCTOR_TDK_SPM6530 (layer F.Cu) (tedit 54A5BECD) (tstamp 5BE58EA3)
    (at 14.275 33.825001)
    (path /5B6B7005/5C30695B)
    (fp_text reference L1 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SPM6530T-2R2M (at 5 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -3.75 -2.25) (end -3.75 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.5) (end -2.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -2.25) (end 3.75 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.5) (end 2.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 2.25) (end -3.75 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.5) (end -2.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 2.25) (end 3.75 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.5) (end 2.5 3.5) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 3.7 0) (size 1.85 3.4) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Power Supply/1V0_SW"))
    (pad 1 smd rect (at -3.7 0) (size 1.85 3.4) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 0.5))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5BE58C45)
    (at 89.2 84)
    (path /5B6B702C/5D2D4F0C)
    (fp_text reference D6 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 255 "Net-(D6-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 256 "Net-(D6-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5BE58C3E)
    (at 90.475 81.1)
    (path /5B6B702C/5D2D4EED)
    (fp_text reference D5 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 253 "Net-(D5-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 254 "Net-(D5-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5BE58C37)
    (at 81.725 84.55)
    (path /5B6B702C/5D2CF827)
    (fp_text reference D4 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 251 "Net-(D4-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 252 "Net-(D4-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5BE58C30)
    (at 90.5 78.8)
    (path /5B6B702C/5D2CEDB6)
    (fp_text reference D3 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 249 "Net-(D3-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 250 "Net-(D3-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5BE58C29)
    (at 85.325 84.3)
    (path /5B6B702C/5BF295E2)
    (fp_text reference D1 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 247 "Net-(D1-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 248 "Net-(D1-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58C22)
    (at 128.195 54.62)
    (path /5B6B7005/5C5888E2/5D2E7FF4)
    (fp_text reference C118 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5BE58C1C)
    (at 24.2 54.3)
    (path /5B6B7005/5CCA6E51)
    (fp_text reference C117 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5BE58C16)
    (at 34.475 53.525)
    (path /5B6B7005/5CEF45AD)
    (fp_text reference C116 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58C10)
    (at 12.475 49.15)
    (path /5B6B7005/5CBB6441)
    (fp_text reference C115 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5BE58C0A)
    (at 17.95 49.6)
    (path /5B6B7005/5CE9FEAC)
    (fp_text reference C114 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58C04)
    (at 28.975 53.4)
    (path /5B6B7005/5CB672E9)
    (fp_text reference C113 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58BFE)
    (at 17.4 54.925)
    (path /5B6B7005/5CE4BF3E)
    (fp_text reference C112 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58BF8)
    (at 16.975 59.375)
    (path /5B6B7005/5CB66EA6)
    (fp_text reference C111 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58BF2)
    (at 28.85 58.45)
    (path /5B6B7005/5CDF7C69)
    (fp_text reference C110 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58BEC)
    (at 22.825 59.075)
    (path /5B6B7005/5CB668F5)
    (fp_text reference C109 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58BE6)
    (at 12.025 60.125)
    (path /5B6B7005/5CD4FCEA)
    (fp_text reference C108 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5BE58BE0)
    (at 11.7 55.375)
    (path /5B6B7005/5CB13E13)
    (fp_text reference C107 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58BDA)
    (at 40.425 99.2)
    (path /5B6B702C/5C012696)
    (fp_text reference C106 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BD4)
    (at 62.5 35.5)
    (path /5B6B7005/5BF920D0/5BEA80AC)
    (fp_text reference C105 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BC8)
    (at 70 41.5 180)
    (path /5B6B7005/5BF920D0/5BE91028)
    (fp_text reference C103 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BC2)
    (at 67 48.5)
    (path /5B6B7005/5BF920D0/5BE8D8F7)
    (fp_text reference C102 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BBC)
    (at 67 46.5)
    (path /5B6B7005/5BF920D0/5BE8178F)
    (fp_text reference C101 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BB6)
    (at 57 40.5)
    (path /5B6B7005/5BF920D0/5BEA80A2)
    (fp_text reference C100 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BB0)
    (at 57 45.5 180)
    (path /5B6B7005/5BF920D0/5BE997B7)
    (fp_text reference C99 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BAA)
    (at 71 39.5)
    (path /5B6B7005/5BF920D0/5BE9101E)
    (fp_text reference C98 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58BA4)
    (at 70 47.5)
    (path /5B6B7005/5BF920D0/5BE8D456)
    (fp_text reference C97 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B9E)
    (at 62 40.5 180)
    (path /5B6B7005/5BF920D0/5BE8136F)
    (fp_text reference C96 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B98)
    (at 62 38.5 180)
    (path /5B6B7005/5BF920D0/5BEA8098)
    (fp_text reference C95 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B92)
    (at 60.5 50.5)
    (path /5B6B7005/5BF920D0/5BE997AD)
    (fp_text reference C94 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE91C4C)
    (at 57.500001 35.5 180)
    (path /5B6B7005/5BF920D0/5BEA808E)
    (fp_text reference C93 (at 1.8 -0.85 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B86)
    (at 56.5 49 90)
    (path /5B6B7005/5BF920D0/5BE997A3)
    (fp_text reference C92 (at 0.05 -1.4 90) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE922D1)
    (at 67.5 35.5 180)
    (path /5B6B7005/5BF920D0/5BE91014)
    (fp_text reference C91 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B7A)
    (at 65.5 50.5 180)
    (path /5B6B7005/5BF920D0/5BE8D0C3)
    (fp_text reference C90 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B74)
    (at 66 41.5)
    (path /5B6B7005/5BF920D0/5BE80EA0)
    (fp_text reference C89 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B6E)
    (at 30.75 71.6)
    (path /5B6B7005/5BF920D0/5BEA8084)
    (fp_text reference C88 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B68)
    (at 32.675 89.525)
    (path /5B6B7005/5BF920D0/5BE99799)
    (fp_text reference C87 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B62)
    (at 71.5 36 270)
    (path /5B6B7005/5BF920D0/5BE9100A)
    (fp_text reference C86 (at 0.05 -1.4 270) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 270) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B5C)
    (at 70.5 50.5)
    (path /5B6B7005/5BF920D0/5BE8CA3A)
    (fp_text reference C85 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B56)
    (at 26.65 86.925)
    (path /5B6B7005/5BF920D0/5BE807D0)
    (fp_text reference C84 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58B50)
    (at 61.675 76.54)
    (path /5B6B7005/5BF920D0/5BE7B683)
    (fp_text reference C83 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B4A)
    (at 37.65 85.715)
    (path /5B6B7005/5BF920D0/5BEA807A)
    (fp_text reference C82 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B44)
    (at 38.525 89.15)
    (path /5B6B7005/5BF920D0/5BE9978F)
    (fp_text reference C81 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B3E)
    (at 34.35 85.715)
    (path /5B6B7005/5BF920D0/5BE91000)
    (fp_text reference C80 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B38)
    (at 35.525 89.14)
    (path /5B6B7005/5BF920D0/5BE8C476)
    (fp_text reference C79 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B32)
    (at 51.65 73.24)
    (path /5B6B7005/5BF920D0/5BE80214)
    (fp_text reference C78 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58B2C)
    (at 64.175 76.54)
    (path /5B6B7005/5BF920D0/5BE7A1C7)
    (fp_text reference C77 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58B26)
    (at 35.9 80.30007)
    (path /5B6B7005/5BF920D0/5BEA8070)
    (fp_text reference C76 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58B20)
    (at 27.4 83.37507)
    (path /5B6B7005/5BF920D0/5BE99091)
    (fp_text reference C75 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B1A)
    (at 40.5 79.725)
    (path /5B6B7005/5BF920D0/5BE90FF6)
    (fp_text reference C74 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58B14)
    (at 42.775 85.975)
    (path /5B6B7005/5BF920D0/5BE8BCB4)
    (fp_text reference C73 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58B0E)
    (at 35.9 77.70007)
    (path /5B6B7005/5BF920D0/5BE8609A)
    (fp_text reference C72 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5BE58B08)
    (at 27.4 80.77507)
    (path /5B6B7005/5BF920D0/5BE7F902)
    (fp_text reference C71 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58B02)
    (at 64.5 41 270)
    (path /5B6B7005/5BF920D0/5BE6AE91)
    (fp_text reference C70 (at 0.05 -1.4 270) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 270) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE81E52)
    (at 63.5 45 90)
    (path /5B6B7005/5BF920D0/5BE6A541)
    (fp_text reference C69 (at 0.05 -1.4 90) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58AF6)
    (at 65 39.5 180)
    (path /5B6B7005/5BF920D0/5BE6CCF8)
    (fp_text reference C68 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58AF0)
    (at 61.5 44 270)
    (path /5B6B7005/5BF920D0/5BE6787A)
    (fp_text reference C67 (at 0.05 -1.4 270) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 270) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58AEA)
    (at 67 39.5 180)
    (path /5B6B7005/5BF920D0/5BE6C789)
    (fp_text reference C66 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58AE4)
    (at 66 45.5)
    (path /5B6B7005/5BF920D0/5BE6721C)
    (fp_text reference C65 (at 0.05 -1.4) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58ADE)
    (at 60.5 41 270)
    (path /5B6B7005/5BF920D0/5BE6C417)
    (fp_text reference C64 (at 0.05 -1.4 270) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 270) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5BE58AD8)
    (at 61 39.5 180)
    (path /5B6B7005/5BF920D0/5BE66D60)
    (fp_text reference C63 (at 0.05 -1.4 180) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58AD2)
    (at 48.35 75.04)
    (path /5B6B7005/5BF920D0/5BE6C0B7)
    (fp_text reference C62 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58ACC)
    (at 41.2 74.175)
    (path /5B6B7005/5BF920D0/5BE6675D)
    (fp_text reference C61 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58AC6)
    (at 52 77.375)
    (path /5B6B7005/5BF920D0/5BE6BCF0)
    (fp_text reference C60 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58AC0)
    (at 39.825 82.9)
    (path /5B6B7005/5BF920D0/5BE6623F)
    (fp_text reference C59 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58ABA)
    (at 27.7 77.45)
    (path /5B6B7005/5BF920D0/5BE6B830)
    (fp_text reference C58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58AB4)
    (at 48.75 77.325)
    (path /5B6B7005/5BF920D0/5BE658AA)
    (fp_text reference C57 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5BE58AAE)
    (at 35.925 73)
    (path /5B6B7005/5BF920D0/5BE632F0)
    (fp_text reference C56 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "330 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 246 /1V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58AA8)
    (at 65.565 12.775)
    (path /5B6B703A/5BF8748F)
    (fp_text reference C55 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58AA2)
    (at 65.565 14.275)
    (path /5B6B703A/5BF7FC5D)
    (fp_text reference C54 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A9C)
    (at 68.065 12.775)
    (path /5B6B703A/5BF87485)
    (fp_text reference C53 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A96)
    (at 65.565 15.775)
    (path /5B6B703A/5BF7F82E)
    (fp_text reference C52 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A90)
    (at 68.065 14.275)
    (path /5B6B703A/5BF8747B)
    (fp_text reference C51 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A8A)
    (at 68.065 15.775)
    (path /5B6B703A/5BF7F429)
    (fp_text reference C50 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A84)
    (at 62.665 12.925)
    (path /5B6B703A/5BF87471)
    (fp_text reference C49 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A7E)
    (at 62.665 14.725)
    (path /5B6B703A/5BF7E63E)
    (fp_text reference C48 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A78)
    (at 145.825 90.475)
    (path /5B6B7044/5BE5C411)
    (fp_text reference C47 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A72)
    (at 119.95 67.15)
    (path /5B6B7044/5BE9C244)
    (fp_text reference C45 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A6C)
    (at 129.85 99)
    (path /5B6B702C/5BE26D62)
    (fp_text reference C44 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A66)
    (at 155.175 49.85)
    (path /5B6B700F/5BE9B481)
    (fp_text reference C43 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A60)
    (at 153.18 44)
    (path /5B6B700F/5BEE295B)
    (fp_text reference C42 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A5A)
    (at 164.755 46.325)
    (path /5B6B700F/5BEE27E8)
    (fp_text reference C41 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A54)
    (at 164.275 47.825)
    (path /5B6B700F/5BECB269)
    (fp_text reference C40 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A4E)
    (at 152.05 46.5)
    (path /5B6B700F/5BEBBEA1)
    (fp_text reference C39 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A48)
    (at 155.68 44)
    (path /5B6B700F/5BEE2567)
    (fp_text reference C38 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A42)
    (at 149.45 46.4)
    (path /5B6B700F/5BED3494)
    (fp_text reference C37 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 239 /Ethernet/A1V2_PLL))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A3C)
    (at 164.275 49.325)
    (path /5B6B700F/5BECB25F)
    (fp_text reference C36 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A36)
    (at 149.4 49.475)
    (path /5B6B700F/5BEBBA9C)
    (fp_text reference C35 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A30)
    (at 155.25 47.05)
    (path /5B6B700F/5BEE232E)
    (fp_text reference C34 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A2A)
    (at 151.9 49.175)
    (path /5B6B700F/5BEC373B)
    (fp_text reference C33 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A24)
    (at 151.8 37.925)
    (path /5B6B700F/5BED315F)
    (fp_text reference C32 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 239 /Ethernet/A1V2_PLL))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A1E)
    (at 155.565 41.24)
    (path /5B6B700F/5BECB252)
    (fp_text reference C31 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A18)
    (at 151.9 41.275)
    (path /5B6B700F/5BEB484E)
    (fp_text reference C30 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A12)
    (at 146.925 46.1)
    (path /5B6B700F/5BEE1F33)
    (fp_text reference C29 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A0C)
    (at 158.275 47.625)
    (path /5B6B700F/5BEC330A)
    (fp_text reference C28 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58A06)
    (at 166.775 49.325)
    (path /5B6B700F/5BEE1B70)
    (fp_text reference C27 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58A00)
    (at 148.525 37.75)
    (path /5B6B700F/5BECB246)
    (fp_text reference C26 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE589FA)
    (at 155.565 39.44)
    (path /5B6B700F/5BEC2E7F)
    (fp_text reference C25 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE589F4)
    (at 155.565 37.64)
    (path /5B6B700F/5BEB1A0B)
    (fp_text reference C24 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 245 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589EE)
    (at 136.095 52.67)
    (path /5B6B7005/5C5888E2/5BE86964)
    (fp_text reference C23 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589E8)
    (at 133.595 54.17)
    (path /5B6B7005/5C5888E2/5BE84B00)
    (fp_text reference C22 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589E2)
    (at 130.295 56.27)
    (path /5B6B7005/5C5888E2/5BE84354)
    (fp_text reference C21 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589DC)
    (at 127.795 57.77)
    (path /5B6B7005/5C5888E2/5BE8695A)
    (fp_text reference C20 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589D6)
    (at 133.595 52.67)
    (path /5B6B7005/5C5888E2/5BE84AF6)
    (fp_text reference C19 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589D0)
    (at 131.095 54.17)
    (path /5B6B7005/5C5888E2/5BE84055)
    (fp_text reference C18 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589CA)
    (at 127.795 56.27)
    (path /5B6B7005/5C5888E2/5BE86950)
    (fp_text reference C17 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589C4)
    (at 131.095 52.67)
    (path /5B6B7005/5C5888E2/5BE84AEC)
    (fp_text reference C16 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589BE)
    (at 136.095 54.17)
    (path /5B6B7005/5C5888E2/5BE83D68)
    (fp_text reference C15 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589B8)
    (at 132.795 57.17)
    (path /5B6B7005/5C5888E2/5BE86946)
    (fp_text reference C14 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589B2)
    (at 137.795 57.17)
    (path /5B6B7005/5C5888E2/5BE84AE2)
    (fp_text reference C13 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589AC)
    (at 130.295 57.77)
    (path /5B6B7005/5C5888E2/5BE83A33)
    (fp_text reference C12 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589A6)
    (at 132.795 55.67)
    (path /5B6B7005/5C5888E2/5BEFEC1A)
    (fp_text reference C11 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE589A0)
    (at 138.595 52.67)
    (path /5B6B7005/5C5888E2/5BE8693C)
    (fp_text reference C10 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE5899A)
    (at 135.295 55.67)
    (path /5B6B7005/5C5888E2/5BE84AD8)
    (fp_text reference C9 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58994)
    (at 132.795 58.67)
    (path /5B6B7005/5C5888E2/5BE836FE)
    (fp_text reference C8 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE5898E)
    (at 138.595 54.17)
    (path /5B6B7005/5C5888E2/5BEFE987)
    (fp_text reference C7 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58988)
    (at 135.295 57.17)
    (path /5B6B7005/5C5888E2/5BE86932)
    (fp_text reference C6 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE58982)
    (at 137.795 55.67)
    (path /5B6B7005/5C5888E2/5BE84ACE)
    (fp_text reference C5 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5BE5897C)
    (at 135.295 58.67)
    (path /5B6B7005/5C5888E2/5BE817EF)
    (fp_text reference C4 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58976)
    (at 128.195 52.82)
    (path /5B6B7005/5C5888E2/5BE80936)
    (fp_text reference C3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE58970)
    (at 118.075 45.975)
    (path /5B6B7005/5BF6EA24)
    (fp_text reference C2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 228 "Net-(C2-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5BE5896A)
    (at 120.7 50)
    (path /5B6B7005/5BF38454)
    (fp_text reference C1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 229 "Net-(C1-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer B.Cu) (tedit 54A511A1) (tstamp 5B7ACF43)
    (at 93 43 180)
    (path /5BA274E9)
    (fp_text reference J2 (at -9.2 0.7 -90) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value CONN_INTEGRALSTICK_MCU_DEVICE (at 0 21 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user 1 (at -4.3 -17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 2 (at 4.5 -17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 60 (at 4.7 -2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 59 (at -4.5 -2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 61 (at -4.5 2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 62 (at 4.7 2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 119 (at -4.7 17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 120 (at 5 17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_line (start 3 2) (end 3 -2) (layer B.SilkS) (width 0.15))
    (fp_line (start -3 2) (end -3 -2) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer B.SilkS) (width 0.15))
    (fp_line (start 3 -18) (end 1 -20) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 20) (end 3 18) (layer B.SilkS) (width 0.15))
    (fp_line (start -3 18) (end -3 20) (layer B.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 31 /Ethernet/ETH_A_P))
    (pad 119 smd rect (at -3 17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 33 /Ethernet/ETH_B_P))
    (pad 118 smd rect (at 3 16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 32 /Ethernet/ETH_A_N))
    (pad 117 smd rect (at -3 16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 34 /Ethernet/ETH_B_N))
    (pad 116 smd rect (at 3 16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 115 smd rect (at -3 16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 114 smd rect (at 3 15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 35 /Ethernet/ETH_C_P))
    (pad 113 smd rect (at -3 15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 37 /Ethernet/ETH_D_P))
    (pad 112 smd rect (at 3 15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 36 /Ethernet/ETH_C_N))
    (pad 111 smd rect (at -3 15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 38 /Ethernet/ETH_D_N))
    (pad 110 smd rect (at 3 14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 109 smd rect (at -3 14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 108 smd rect (at 3 14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 206 "Net-(J2-Pad108)"))
    (pad 107 smd rect (at -3 14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 207 "Net-(J2-Pad107)"))
    (pad 106 smd rect (at 3 13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 208 "Net-(J2-Pad106)"))
    (pad 105 smd rect (at -3 13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 209 "Net-(J2-Pad105)"))
    (pad 104 smd rect (at 3 13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 103 smd rect (at -3 13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 102 smd rect (at 3 12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 210 "Net-(J2-Pad102)"))
    (pad 101 smd rect (at -3 12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 211 "Net-(J2-Pad101)"))
    (pad 100 smd rect (at 3 12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 212 "Net-(J2-Pad100)"))
    (pad 99 smd rect (at -3 12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 213 "Net-(J2-Pad99)"))
    (pad 98 smd rect (at 3 11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 97 smd rect (at -3 11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 96 smd rect (at 3 11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 214 "Net-(J2-Pad96)"))
    (pad 95 smd rect (at -3 11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 215 "Net-(J2-Pad95)"))
    (pad 94 smd rect (at 3 10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 190 "Net-(J2-Pad94)"))
    (pad 93 smd rect (at -3 10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 191 "Net-(J2-Pad93)"))
    (pad 92 smd rect (at 3 10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 91 smd rect (at -3 10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 90 smd rect (at 3 9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 192 "Net-(J2-Pad90)"))
    (pad 89 smd rect (at -3 9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 193 "Net-(J2-Pad89)"))
    (pad 88 smd rect (at 3 9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 194 "Net-(J2-Pad88)"))
    (pad 87 smd rect (at -3 9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 195 "Net-(J2-Pad87)"))
    (pad 86 smd rect (at 3 8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 85 smd rect (at -3 8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 84 smd rect (at 3 8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 196 "Net-(J2-Pad84)"))
    (pad 83 smd rect (at -3 8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 197 "Net-(J2-Pad83)"))
    (pad 82 smd rect (at 3 7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 198 "Net-(J2-Pad82)"))
    (pad 81 smd rect (at -3 7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 199 "Net-(J2-Pad81)"))
    (pad 80 smd rect (at 3 7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 79 smd rect (at -3 7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 78 smd rect (at 3 6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 200 "Net-(J2-Pad78)"))
    (pad 77 smd rect (at -3 6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 201 "Net-(J2-Pad77)"))
    (pad 76 smd rect (at 3 6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 202 "Net-(J2-Pad76)"))
    (pad 75 smd rect (at -3 6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 203 "Net-(J2-Pad75)"))
    (pad 74 smd rect (at 3 5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 73 smd rect (at -3 5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 72 smd rect (at 3 5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 204 "Net-(J2-Pad72)"))
    (pad 71 smd rect (at -3 5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 205 "Net-(J2-Pad71)"))
    (pad 70 smd rect (at 3 4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 174 "Net-(J2-Pad70)"))
    (pad 69 smd rect (at -3 4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 175 "Net-(J2-Pad69)"))
    (pad 68 smd rect (at 3 4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 67 smd rect (at -3 4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 66 smd rect (at 3 3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 176 "Net-(J2-Pad66)"))
    (pad 65 smd rect (at -3 3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 177 "Net-(J2-Pad65)"))
    (pad 64 smd rect (at 3 3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 178 "Net-(J2-Pad64)"))
    (pad 63 smd rect (at -3 3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 179 "Net-(J2-Pad63)"))
    (pad 62 smd rect (at 3 2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 61 smd rect (at -3 2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 59 smd rect (at -3 -2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 180 "Net-(J2-Pad59)"))
    (pad 60 smd rect (at 3 -2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 181 "Net-(J2-Pad60)"))
    (pad 57 smd rect (at -3 -3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 182 "Net-(J2-Pad57)"))
    (pad 58 smd rect (at 3 -3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 183 "Net-(J2-Pad58)"))
    (pad 55 smd rect (at -3 -3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 56 smd rect (at 3 -3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 53 smd rect (at -3 -4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 184 "Net-(J2-Pad53)"))
    (pad 54 smd rect (at 3 -4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 185 "Net-(J2-Pad54)"))
    (pad 51 smd rect (at -3 -4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 186 "Net-(J2-Pad51)"))
    (pad 52 smd rect (at 3 -4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 187 "Net-(J2-Pad52)"))
    (pad 49 smd rect (at -3 -5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 50 smd rect (at 3 -5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 47 smd rect (at -3 -5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 188 "Net-(J2-Pad47)"))
    (pad 48 smd rect (at 3 -5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 189 "Net-(J2-Pad48)"))
    (pad 45 smd rect (at -3 -6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 168 "Net-(J2-Pad45)"))
    (pad 46 smd rect (at 3 -6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 169 "Net-(J2-Pad46)"))
    (pad 43 smd rect (at -3 -6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 44 smd rect (at 3 -6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 41 smd rect (at -3 -7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 170 "Net-(J2-Pad41)"))
    (pad 42 smd rect (at 3 -7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 171 "Net-(J2-Pad42)"))
    (pad 39 smd rect (at -3 -7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 172 "Net-(J2-Pad39)"))
    (pad 40 smd rect (at 3 -7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 173 "Net-(J2-Pad40)"))
    (pad 37 smd rect (at -3 -8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 38 smd rect (at 3 -8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 35 smd rect (at -3 -8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 152 "Net-(J2-Pad35)"))
    (pad 36 smd rect (at 3 -8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 153 "Net-(J2-Pad36)"))
    (pad 33 smd rect (at -3 -9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 154 "Net-(J2-Pad33)"))
    (pad 34 smd rect (at 3 -9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 155 "Net-(J2-Pad34)"))
    (pad 31 smd rect (at -3 -9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 32 smd rect (at 3 -9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 29 smd rect (at -3 -10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 156 "Net-(J2-Pad29)"))
    (pad 30 smd rect (at 3 -10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 157 "Net-(J2-Pad30)"))
    (pad 27 smd rect (at -3 -10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 158 "Net-(J2-Pad27)"))
    (pad 28 smd rect (at 3 -10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 159 "Net-(J2-Pad28)"))
    (pad 25 smd rect (at -3 -11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 26 smd rect (at 3 -11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 23 smd rect (at -3 -11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 160 "Net-(J2-Pad23)"))
    (pad 24 smd rect (at 3 -11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 161 "Net-(J2-Pad24)"))
    (pad 21 smd rect (at -3 -12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 162 "Net-(J2-Pad21)"))
    (pad 22 smd rect (at 3 -12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 163 "Net-(J2-Pad22)"))
    (pad 19 smd rect (at -3 -12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 20 smd rect (at 3 -12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 17 smd rect (at -3 -13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 164 "Net-(J2-Pad17)"))
    (pad 18 smd rect (at 3 -13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 165 "Net-(J2-Pad18)"))
    (pad 15 smd rect (at -3 -13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 166 "Net-(J2-Pad15)"))
    (pad 16 smd rect (at 3 -13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 167 "Net-(J2-Pad16)"))
    (pad 13 smd rect (at -3 -14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 14 smd rect (at 3 -14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 11 smd rect (at -3 -14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 220 /FPGA_DONE))
    (pad 12 smd rect (at 3 -14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 257 /MCU_BOOT0))
    (pad 9 smd rect (at -3 -15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 221 /MCU_RST_N))
    (pad 10 smd rect (at 3 -15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 222 /FPGA_RST_N))
    (pad 7 smd rect (at -3 -15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 8 smd rect (at 3 -15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 5 smd rect (at -3 -16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 223 /JTAG_TCK))
    (pad 6 smd rect (at 3 -16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 224 /MCU_TDO))
    (pad 3 smd rect (at -3 -16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 225 /FPGA_TDI))
    (pad 4 smd rect (at 3 -16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 226 /JTAG_TMS))
    (pad 1 smd rect (at -3 -17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad "" thru_hole circle (at -2.03 -19.24 180) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask B.SilkS))
    (pad "" thru_hole circle (at -2.03 19.24 180) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask B.SilkS))
    (pad 125 smd rect (at 0 1.57 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 128 smd rect (at 0 18.46 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 124 smd rect (at 0 -1.57 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 121 smd rect (at 0 -18.46 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 126 smd rect (at 0 6.841 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 123 smd rect (at 0 -6.841 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 122 smd rect (at 0 -13.191 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 127 smd rect (at 0 13.191 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 2 smd rect (at 3 -17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer B.Cu) (tedit 54A511A1) (tstamp 5B6E1475)
    (at 43 43 180)
    (path /5B6B7005/5B8A9FBF)
    (fp_text reference J1 (at -9.2 0.7 -90) (layer B.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value CONN_INTEGRALSTICK_FPGA_DEVICE (at 0 21 180) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user 1 (at -4.3 -17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 2 (at 4.5 -17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 60 (at 4.7 -2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 59 (at -4.5 -2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 61 (at -4.5 2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 62 (at 4.7 2.7 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 119 (at -4.7 17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_text user 120 (at 5 17.3 180) (layer B.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)) (justify mirror))
    )
    (fp_line (start 3 2) (end 3 -2) (layer B.SilkS) (width 0.15))
    (fp_line (start -3 2) (end -3 -2) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer B.SilkS) (width 0.15))
    (fp_line (start 3 -18) (end 1 -20) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer B.SilkS) (width 0.15))
    (fp_line (start 1 20) (end 3 18) (layer B.SilkS) (width 0.15))
    (fp_line (start -3 18) (end -3 20) (layer B.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 122 /FPGA/IO_3V3_29))
    (pad 119 smd rect (at -3 17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 123 /FPGA/IO_3V3_28))
    (pad 118 smd rect (at 3 16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 117 smd rect (at -3 16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 116 smd rect (at 3 16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 124 /FPGA/IO_3V3_27))
    (pad 115 smd rect (at -3 16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 125 /FPGA/IO_3V3_26))
    (pad 114 smd rect (at 3 15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 126 /FPGA/IO_3V3_25))
    (pad 113 smd rect (at -3 15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 127 /FPGA/IO_3V3_24))
    (pad 112 smd rect (at 3 15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 111 smd rect (at -3 15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 110 smd rect (at 3 14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 128 /FPGA/IO_3V3_23))
    (pad 109 smd rect (at -3 14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 129 /FPGA/IO_3V3_22))
    (pad 108 smd rect (at 3 14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 130 /FPGA/IO_3V3_21))
    (pad 107 smd rect (at -3 14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 131 /FPGA/IO_3V3_20))
    (pad 106 smd rect (at 3 13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 105 smd rect (at -3 13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 104 smd rect (at 3 13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 132 /FPGA/IO_3V3_19))
    (pad 103 smd rect (at -3 13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 133 /FPGA/IO_3V3_18))
    (pad 102 smd rect (at 3 12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 134 /FPGA/IO_3V3_17))
    (pad 101 smd rect (at -3 12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 135 /FPGA/IO_3V3_16))
    (pad 100 smd rect (at 3 12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 99 smd rect (at -3 12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 98 smd rect (at 3 11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 136 /FPGA/IO_3V3_15))
    (pad 97 smd rect (at -3 11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 137 /FPGA/IO_3V3_14))
    (pad 96 smd rect (at 3 11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 138 /FPGA/IO_3V3_13))
    (pad 95 smd rect (at -3 11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 139 /FPGA/IO_3V3_12))
    (pad 94 smd rect (at 3 10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 93 smd rect (at -3 10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 92 smd rect (at 3 10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 140 /FPGA/IO_3V3_11))
    (pad 91 smd rect (at -3 10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 141 /FPGA/IO_3V3_10))
    (pad 90 smd rect (at 3 9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 142 /FPGA/IO_3V3_9))
    (pad 89 smd rect (at -3 9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 143 /FPGA/IO_3V3_8))
    (pad 88 smd rect (at 3 9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 87 smd rect (at -3 9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 86 smd rect (at 3 8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 144 /FPGA/IO_3V3_7))
    (pad 85 smd rect (at -3 8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 145 /FPGA/IO_3V3_6))
    (pad 84 smd rect (at 3 8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 146 /FPGA/IO_3V3_5))
    (pad 83 smd rect (at -3 8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 147 /FPGA/IO_3V3_4))
    (pad 82 smd rect (at 3 7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 81 smd rect (at -3 7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 80 smd rect (at 3 7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 217 /FPGA/IN_3V3_0_N))
    (pad 79 smd rect (at -3 7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 118 /FPGA/IO_3V3_3))
    (pad 78 smd rect (at 3 6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 218 /FPGA/IN_3V3_0_P))
    (pad 77 smd rect (at -3 6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 119 /FPGA/IO_3V3_2))
    (pad 76 smd rect (at 3 6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 75 smd rect (at -3 6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 74 smd rect (at 3 5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 120 /FPGA/IO_3V3_1))
    (pad 73 smd rect (at -3 5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 121 /FPGA/IO_3V3_0))
    (pad 72 smd rect (at 3 5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 148 /FPGA/CLK_3V3_1))
    (pad 71 smd rect (at -3 5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 149 /FPGA/CLK_3V3_0))
    (pad 70 smd rect (at 3 4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 69 smd rect (at -3 4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 216 /3V3))
    (pad 68 smd rect (at 3 4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 97 /FPGA/GPIO_2V5_1))
    (pad 67 smd rect (at -3 4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 98 /FPGA/LVDS_DQ8_N))
    (pad 66 smd rect (at 3 3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 99 /FPGA/GPIO_2V5_0))
    (pad 65 smd rect (at -3 3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 100 /FPGA/LVDS_DQ8_P))
    (pad 64 smd rect (at 3 3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 63 smd rect (at -3 3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 62 smd rect (at 3 2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 61 smd rect (at -3 2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 59 smd rect (at -3 -2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 60 smd rect (at 3 -2.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 57 smd rect (at -3 -3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 58 smd rect (at 3 -3.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 55 smd rect (at -3 -3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 101 /FPGA/LVDS_DQ6_N))
    (pad 56 smd rect (at 3 -3.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 102 /FPGA/LVDS_DQ7_N))
    (pad 53 smd rect (at -3 -4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 103 /FPGA/LVDS_DQ6_P))
    (pad 54 smd rect (at 3 -4.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 104 /FPGA/LVDS_DQ7_P))
    (pad 51 smd rect (at -3 -4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 52 smd rect (at 3 -4.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 49 smd rect (at -3 -5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 105 /FPGA/LVDS_DQ4_N))
    (pad 50 smd rect (at 3 -5.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 106 /FPGA/LVDS_DQ5_N))
    (pad 47 smd rect (at -3 -5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 107 /FPGA/LVDS_DQ4_P))
    (pad 48 smd rect (at 3 -5.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 108 /FPGA/LVDS_DQ5_P))
    (pad 45 smd rect (at -3 -6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 46 smd rect (at 3 -6.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 43 smd rect (at -3 -6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 109 /FPGA/LVDS_DQ2_N))
    (pad 44 smd rect (at 3 -6.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 110 /FPGA/LVDS_DQ3_N))
    (pad 41 smd rect (at -3 -7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 111 /FPGA/LVDS_DQ2_P))
    (pad 42 smd rect (at 3 -7.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 112 /FPGA/LVDS_DQ3_P))
    (pad 39 smd rect (at -3 -7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 40 smd rect (at 3 -7.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 37 smd rect (at -3 -8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 113 /FPGA/LVDS_DQ0_N))
    (pad 38 smd rect (at 3 -8.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 114 /FPGA/LVDS_DQ1_N))
    (pad 35 smd rect (at -3 -8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 115 /FPGA/LVDS_DQ0_P))
    (pad 36 smd rect (at 3 -8.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 116 /FPGA/LVDS_DQ1_P))
    (pad 33 smd rect (at -3 -9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 34 smd rect (at 3 -9.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 245 /2V5))
    (pad 31 smd rect (at -3 -9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 32 smd rect (at 3 -9.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 29 smd rect (at -3 -10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 150 /RAM/CLK_1V8_0))
    (pad 30 smd rect (at 3 -10.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 151 /RAM/CLK_1V8_1))
    (pad 27 smd rect (at -3 -10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 79 /RAM/GPIO_1V8_16))
    (pad 28 smd rect (at 3 -10.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 80 /RAM/GPIO_1V8_17))
    (pad 25 smd rect (at -3 -11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 26 smd rect (at 3 -11.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 23 smd rect (at -3 -11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 81 /RAM/GPIO_1V8_14))
    (pad 24 smd rect (at 3 -11.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 82 /RAM/GPIO_1V8_15))
    (pad 21 smd rect (at -3 -12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 83 /RAM/GPIO_1V8_12))
    (pad 22 smd rect (at 3 -12.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 84 /RAM/GPIO_1V8_13))
    (pad 19 smd rect (at -3 -12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 20 smd rect (at 3 -12.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 17 smd rect (at -3 -13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 85 /RAM/GPIO_1V8_10))
    (pad 18 smd rect (at 3 -13.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 86 /RAM/GPIO_1V8_11))
    (pad 15 smd rect (at -3 -13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 87 /RAM/GPIO_1V8_8))
    (pad 16 smd rect (at 3 -13.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 88 /RAM/GPIO_1V8_9))
    (pad 13 smd rect (at -3 -14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 14 smd rect (at 3 -14.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 11 smd rect (at -3 -14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 89 /RAM/GPIO_1V8_6))
    (pad 12 smd rect (at 3 -14.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 90 /RAM/GPIO_1V8_7))
    (pad 9 smd rect (at -3 -15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 91 /RAM/GPIO_1V8_4))
    (pad 10 smd rect (at 3 -15.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 92 /RAM/GPIO_1V8_5))
    (pad 7 smd rect (at -3 -15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 8 smd rect (at 3 -15.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad 5 smd rect (at -3 -16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 93 /RAM/GPIO_1V8_2))
    (pad 6 smd rect (at 3 -16.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 94 /RAM/GPIO_1V8_3))
    (pad 3 smd rect (at -3 -16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 95 /RAM/GPIO_1V8_0))
    (pad 4 smd rect (at 3 -16.75 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 96 /RAM/GPIO_1V8_1))
    (pad 1 smd rect (at -3 -17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (pad "" thru_hole circle (at -2.03 -19.24 180) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask B.SilkS))
    (pad "" thru_hole circle (at -2.03 19.24 180) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask B.SilkS))
    (pad 125 smd rect (at 0 1.57 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 128 smd rect (at 0 18.46 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 124 smd rect (at 0 -1.57 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 121 smd rect (at 0 -18.46 180) (size 0.64 2.54) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 126 smd rect (at 0 6.841 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 123 smd rect (at 0 -6.841 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 122 smd rect (at 0 -13.191 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 127 smd rect (at 0 13.191 180) (size 0.64 4.7) (layers B.Cu B.Paste B.Mask)
      (net 244 /GND))
    (pad 2 smd rect (at 3 -17.25 180) (size 1.45 0.305) (layers B.Cu B.Paste B.Mask)
      (net 219 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:QFN_38_0.5MM_5x7MM (layer F.Cu) (tedit 54AFBC03) (tstamp 5B6DF4F6)
    (at 21.925 25.75)
    (path /5B6B7005/5B82803D)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U7 (at 0.1 3.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LTC3374-QFN (at 0.3 4.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3.5 -2.5) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 -2) (end 3.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 2.5) (end 3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 2.5) (end 3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2.5) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2) (end -3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 -2.5) (end -3.5 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2.5) (end -3.5 -2.5) (layer F.SilkS) (width 0.15))
    (pad 31 smd rect (at -2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 279 "/Power Supply/2V5_FB"))
    (pad 30 smd rect (at -2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 29 smd rect (at -1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 262 "/Power Supply/2V5_SW"))
    (pad 28 smd rect (at -1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 261 "/Power Supply/1V8_SW"))
    (pad 27 smd rect (at -0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 26 smd rect (at -0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 278 "/Power Supply/1V8_FB"))
    (pad 25 smd rect (at 0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 277 "/Power Supply/1V2_FB"))
    (pad 24 smd rect (at 0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 23 smd rect (at 1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 260 "/Power Supply/1V2_SW"))
    (pad 22 smd rect (at 1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 259 "/Power Supply/3V3_SW"))
    (pad 21 smd rect (at 2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 20 smd rect (at 2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 19 smd rect (at 3.4 -1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 18 smd rect (at 3.4 -1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 17 smd rect (at 3.4 -0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 16 smd rect (at 3.4 0 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 15 smd rect (at 3.4 0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 267 "/Power Supply/PGOOD"))
    (pad 14 smd rect (at 3.4 1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 13 smd rect (at 3.4 1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 12 smd rect (at 2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 280 "/Power Supply/3V3_FB"))
    (pad 11 smd rect (at 2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 10 smd rect (at 1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 259 "/Power Supply/3V3_SW"))
    (pad 9 smd rect (at 1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Power Supply/1V0_SW"))
    (pad 8 smd rect (at 0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 7 smd rect (at 0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 6 smd rect (at -0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 5 smd rect (at -0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 4 smd rect (at -1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Power Supply/1V0_SW"))
    (pad 3 smd rect (at -1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Power Supply/1V0_SW"))
    (pad 2 smd rect (at -2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 1 smd rect (at -2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 276 "/Power Supply/1V0_FB"))
    (pad 38 smd rect (at -3.4 1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 37 smd rect (at -3.4 1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 36 smd rect (at -3.4 0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 295 /PSU_TEMP))
    (pad 35 smd rect (at -3.4 0 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 34 smd rect (at -3.4 -0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 33 smd rect (at -3.4 -1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad 32 smd rect (at -3.4 -1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Power Supply/5V0"))
    (pad PAD smd rect (at 0 0) (size 5.15 3.15) (layers F.Cu F.Mask)
      (net 244 /GND))
    (pad PAD smd rect (at -2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/s-pvqfn-n40.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.1 0.8 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 54AFB9A1) (tstamp 5B6D125F)
    (at 153.5 94.1)
    (path /5B6B7044/5B830EB3)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U6 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value S25FL064LABNFI011‎ (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 286 "Net-(R53-Pad2)"))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 233 /QSPI_CLK))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 287 "Net-(R54-Pad2)"))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 56 /MCU/QSPI_CS_N))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 284 "Net-(R51-Pad1)"))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 285 "Net-(R52-Pad1)"))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_48_0.5MM_7x7MM (layer F.Cu) (tedit 54AFB938) (tstamp 5B6E09FF)
    (at 162.2 39.6 180)
    (path /5B6B700F/5B80E0B7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U5 (at 0.4 4.75 180) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value KSZ9031RN (at 0.4 5.75 180) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -3 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.75) (end 3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3) (end 3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.75) (end -3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3) (end -3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.75) (end 3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3.75) (end 3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3.75) (end -3.75 -3.75) (layer F.SilkS) (width 0.15))
    (pad 48 smd rect (at -2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 237 "Net-(R2-Pad2)"))
    (pad 47 smd rect (at -2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 46 smd rect (at -1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 238 /Ethernet/ETH_CLK_25MHZ))
    (pad 45 smd rect (at -1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 44 smd rect (at -0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 239 /Ethernet/A1V2_PLL))
    (pad 43 smd rect (at -0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 42 smd rect (at 0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 /Ethernet/RGMII_RST_N))
    (pad 41 smd rect (at 0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 240 "Net-(R5-Pad2)"))
    (pad 40 smd rect (at 1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 39 smd rect (at 1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 38 smd rect (at 2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 37 smd rect (at 2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 /Ethernet/RGMII_MDIO))
    (pad 24 smd rect (at 2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /Ethernet/RGMII_TX_CLK))
    (pad 23 smd rect (at 2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 22 smd rect (at 1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/RGMII_TXD3))
    (pad 21 smd rect (at 1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/RGMII_TXD2))
    (pad 20 smd rect (at 0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 /Ethernet/RGMII_TXD1))
    (pad 19 smd rect (at 0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/RGMII_TXD0))
    (pad 18 smd rect (at -0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 17 smd rect (at -0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 236 /ETH_LED1_N))
    (pad 16 smd rect (at -1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 15 smd rect (at -1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 234 /ETH_LED2_N))
    (pad 14 smd rect (at -2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 13 smd rect (at -2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (pad 2 smd rect (at -3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 31 /Ethernet/ETH_A_P))
    (pad 3 smd rect (at -3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 32 /Ethernet/ETH_A_N))
    (pad 4 smd rect (at -3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (pad 5 smd rect (at -3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /Ethernet/ETH_B_P))
    (pad 6 smd rect (at -3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 34 /Ethernet/ETH_B_N))
    (pad 7 smd rect (at -3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 35 /Ethernet/ETH_C_P))
    (pad 8 smd rect (at -3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 36 /Ethernet/ETH_C_N))
    (pad 9 smd rect (at -3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 /Ethernet/A1V2))
    (pad 10 smd rect (at -3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 37 /Ethernet/ETH_D_P))
    (pad 11 smd rect (at -3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 38 /Ethernet/ETH_D_N))
    (pad 12 smd rect (at -3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 /Ethernet/A2V5))
    (pad 36 smd rect (at 3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/RGMII_MDC))
    (pad 35 smd rect (at 3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/RGMII_RX_CLK))
    (pad 34 smd rect (at 3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad 33 smd rect (at 3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/RGMII_RX_DV))
    (pad 32 smd rect (at 3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/RGMII_RXD0))
    (pad 31 smd rect (at 3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/RGMII_RXD1))
    (pad 30 smd rect (at 3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 28 smd rect (at 3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 /Ethernet/RGMII_RXD2))
    (pad 29 smd rect (at 3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad 27 smd rect (at 3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 /Ethernet/RGMII_RXD3))
    (pad 26 smd rect (at 3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 /1V2))
    (pad 25 smd rect (at 3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_TX_EN))
    (pad PAD smd rect (at 0 0 180) (size 3 3) (layers F.Cu F.Mask)
      (net 244 /GND))
    (pad PAD smd rect (at -1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at -1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 0 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (pad PAD smd rect (at 1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 244 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/lfcsp-48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFEF8)
    (at 48.000001 15.125001)
    (path /5B6B703A/5B80CFD7)
    (fp_text reference U4 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM1_DQ5))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM1_DQ6))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM1_DQ7))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM1_DQ4))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_DQ3))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /RAM/RAM1_DQ0))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM1_DQ1))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_PSC_N))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 6 /RAM/RAM1_DQ2))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM1_DQS))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_PSC_P))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM1_CK_P))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM1_CK_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM1_RST_N))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM1_CS_N))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFED7)
    (at 56.35 15.125001)
    (path /5B6B703A/5B804D11)
    (fp_text reference U3 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM0_CS_N))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_RST_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM0_CK_N))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM0_CK_P))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM0_PSC_P))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM0_DQS))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ2))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM0_PSC_N))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /RAM/RAM0_DQ1))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ0))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM0_DQ3))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM/RAM0_DQ4))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM/RAM0_DQ7))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM0_DQ6))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /RAM/RAM0_DQ5))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /1V8))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_216_13x13_DEPOP3x3_0.8MM (layer F.Cu) (tedit 5B6A1513) (tstamp 5B6CEEC3)
    (at 110.675 56.525 270)
    (path /5B6B7005/5B6DDE7E)
    (fp_text reference U1 (at 0 8.5 270) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value STM32F777NIH6‎ (at 0 7.5 270) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -5.6 -6.4) (end -6.4 -5.6) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 -5.6) (end -6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 6.4) (end 6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 6.4) (end 6.4 -6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 -6.4) (end -5.6 -6.4) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J2-Pad77)"))
    (pad B1 smd circle (at -5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J2-Pad78)"))
    (pad C1 smd circle (at -5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 281 "/Power Supply/MCU_VBAT"))
    (pad D1 smd circle (at -5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(J2-Pad46)"))
    (pad E1 smd circle (at -5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 227 /MCU/CLK_32KHZ))
    (pad F1 smd circle (at -5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd circle (at -5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 265 /MCU/MCU_CLK))
    (pad H1 smd circle (at -5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J1 smd circle (at -5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 221 /MCU_RST_N))
    (pad K1 smd circle (at -5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(J2-Pad106)"))
    (pad L1 smd circle (at -5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M1 smd circle (at -5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad N1 smd circle (at -5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad P1 smd circle (at -5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad R1 smd circle (at -5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad A2 smd circle (at -4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J2-Pad76)"))
    (pad B2 smd circle (at -4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(J2-Pad81)"))
    (pad C2 smd circle (at -4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd circle (at -4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 215 "Net-(J2-Pad95)"))
    (pad E2 smd circle (at -4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(J2-Pad96)"))
    (pad F2 smd circle (at -4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G2 smd circle (at -4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(J2-Pad99)"))
    (pad H2 smd circle (at -4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(J2-Pad100)"))
    (pad J2 smd circle (at -4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(J2-Pad101)"))
    (pad K2 smd circle (at -4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(J2-Pad105)"))
    (pad L2 smd circle (at -4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(J2-Pad108)"))
    (pad M2 smd circle (at -4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(J2-Pad39)"))
    (pad N2 smd circle (at -4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 62 /MCU/RMII_REFCLK))
    (pad P2 smd circle (at -4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 64 /MCU/RMII_MDIO))
    (pad R2 smd circle (at -4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(J2-Pad16)"))
    (pad A3 smd circle (at -4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(J2-Pad75)"))
    (pad B3 smd circle (at -4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at -4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D3 smd circle (at -4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E3 smd circle (at -4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F3 smd circle (at -4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G3 smd circle (at -4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H3 smd circle (at -4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J3 smd circle (at -4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 296 /MCU/SPI5_CS_N))
    (pad K3 smd circle (at -4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(J2-Pad102)"))
    (pad L3 smd circle (at -4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(J2-Pad107)"))
    (pad M3 smd circle (at -4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 65 /MCU/RMII_MDC))
    (pad N3 smd circle (at -4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 166 "Net-(J2-Pad15)"))
    (pad P3 smd circle (at -4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/DCMI_PIXCLK))
    (pad R3 smd circle (at -4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 66 /MCU/RMII_CRS_DV))
    (pad A4 smd circle (at -3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 297 /MCU/UART6_TX))
    (pad B4 smd circle (at -3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/DCMI_D7))
    (pad C4 smd circle (at -3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D4 smd circle (at -3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E4 smd circle (at -3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F4 smd circle (at -3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad G4 smd circle (at -3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H4 smd circle (at -3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J4 smd circle (at -3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K4 smd circle (at -3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L4 smd circle (at -3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(J2-Pad41)"))
    (pad M4 smd circle (at -3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(J2-Pad40)"))
    (pad N4 smd circle (at -3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/DCMI_HSYNC))
    (pad P4 smd circle (at -3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 164 "Net-(J2-Pad17)"))
    (pad R4 smd circle (at -3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 159 "Net-(J2-Pad28)"))
    (pad A5 smd circle (at -2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(J2-Pad72)"))
    (pad B5 smd circle (at -2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/DCMI_VSYNC))
    (pad C5 smd circle (at -2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D5 smd circle (at -2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E5 smd circle (at -2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad F5 smd circle (at -2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad G5 smd circle (at -2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad H5 smd circle (at -2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad J5 smd circle (at -2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad K5 smd circle (at -2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad L5 smd circle (at -2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad M5 smd circle (at -2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 156 "Net-(J2-Pad29)"))
    (pad N5 smd circle (at -2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/RMII_RXD0))
    (pad P5 smd circle (at -2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/RMII_RXD1))
    (pad R5 smd circle (at -2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 158 "Net-(J2-Pad27)"))
    (pad A6 smd circle (at -1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(J2-Pad71)"))
    (pad B6 smd circle (at -1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_D5))
    (pad C6 smd circle (at -1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D6 smd circle (at -1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E6 smd circle (at -1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 257 /MCU_BOOT0))
    (pad F6 smd circle (at -1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G6 smd circle (at -1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad H6 smd circle (at -1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J6 smd circle (at -1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K6 smd circle (at -1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L6 smd circle (at -1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad M6 smd circle (at -1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N6 smd circle (at -1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P6 smd circle (at -1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R6 smd circle (at -1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A7 smd circle (at -0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_D6))
    (pad B7 smd circle (at -0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C7 smd circle (at -0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D7 smd circle (at -0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E7 smd circle (at -0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad F7 smd circle (at -0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K7 smd circle (at -0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L7 smd circle (at -0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M7 smd circle (at -0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N7 smd circle (at -0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P7 smd circle (at -0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R7 smd circle (at -0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A8 smd circle (at 0 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 154 "Net-(J2-Pad33)"))
    (pad B8 smd circle (at 0 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C8 smd circle (at 0 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D8 smd circle (at 0 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E8 smd circle (at 0 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad F8 smd circle (at 0 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K8 smd circle (at 0 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L8 smd circle (at 0 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M8 smd circle (at 0 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N8 smd circle (at 0 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P8 smd circle (at 0 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 298 /MCU/SPI5_MOSI))
    (pad R8 smd circle (at 0 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(J2-Pad82)"))
    (pad A9 smd circle (at 0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 157 "Net-(J2-Pad30)"))
    (pad B9 smd circle (at 0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C9 smd circle (at 0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D9 smd circle (at 0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 299 /MCU/UART6_RX))
    (pad E9 smd circle (at 0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad F9 smd circle (at 0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K9 smd circle (at 0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L9 smd circle (at 0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M9 smd circle (at 0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N9 smd circle (at 0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(J2-Pad83)"))
    (pad P9 smd circle (at 0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(J2-Pad84)"))
    (pad R9 smd circle (at 0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(J2-Pad87)"))
    (pad A10 smd circle (at 1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 293 /MCU/JTAG_TDO))
    (pad B10 smd circle (at 1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C10 smd circle (at 1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(J2-Pad54)"))
    (pad D10 smd circle (at 1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E10 smd circle (at 1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad F10 smd circle (at 1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad G10 smd circle (at 1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad H10 smd circle (at 1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad J10 smd circle (at 1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad K10 smd circle (at 1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 /GND))
    (pad L10 smd circle (at 1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad M10 smd circle (at 1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(J2-Pad65)"))
    (pad N10 smd circle (at 1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(J2-Pad64)"))
    (pad P10 smd circle (at 1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(J2-Pad88)"))
    (pad R10 smd circle (at 1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(J2-Pad89)"))
    (pad A11 smd circle (at 2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(J2-Pad58)"))
    (pad B11 smd circle (at 2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(J2-Pad57)"))
    (pad C11 smd circle (at 2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(J2-Pad52)"))
    (pad D11 smd circle (at 2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(J2-Pad53)"))
    (pad E11 smd circle (at 2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 228 "Net-(C2-Pad1)"))
    (pad F11 smd circle (at 2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad G11 smd circle (at 2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad H11 smd circle (at 2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad J11 smd circle (at 2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad K11 smd circle (at 2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 /3V3))
    (pad L11 smd circle (at 2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 229 "Net-(C1-Pad2)"))
    (pad M11 smd circle (at 2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(J2-Pad66)"))
    (pad N11 smd circle (at 2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P11 smd circle (at 2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(J2-Pad93)"))
    (pad R11 smd circle (at 2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(J2-Pad94)"))
    (pad A12 smd circle (at 3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(J2-Pad45)"))
    (pad B12 smd circle (at 3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(J2-Pad47)"))
    (pad C12 smd circle (at 3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(J2-Pad48)"))
    (pad D12 smd circle (at 3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(J2-Pad51)"))
    (pad E12 smd circle (at 3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F12 smd circle (at 3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G12 smd circle (at 3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H12 smd circle (at 3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J12 smd circle (at 3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K12 smd circle (at 3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L12 smd circle (at 3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(J2-Pad69)"))
    (pad M12 smd circle (at 3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N12 smd circle (at 3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P12 smd circle (at 3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 155 "Net-(J2-Pad34)"))
    (pad R12 smd circle (at 3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(J2-Pad90)"))
    (pad A13 smd circle (at 4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 230 /FPGA_TDO))
    (pad B13 smd circle (at 4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/DCMI_D4))
    (pad C13 smd circle (at 4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D13 smd circle (at 4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E13 smd circle (at 4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F13 smd circle (at 4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G13 smd circle (at 4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H13 smd circle (at 4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J13 smd circle (at 4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K13 smd circle (at 4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(J2-Pad70)"))
    (pad L13 smd circle (at 4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 63 /MCU/RMII_TXD0))
    (pad M13 smd circle (at 4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N13 smd circle (at 4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 300 /MCU/SPI5_MISO))
    (pad P13 smd circle (at 4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 301 /MCU/SPI5_SCK))
    (pad R13 smd circle (at 4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/RMII_TX_EN))
    (pad A14 smd circle (at 4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 223 /JTAG_TCK))
    (pad B14 smd circle (at 4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(J2-Pad42)"))
    (pad C14 smd circle (at 4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D14 smd circle (at 4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E14 smd circle (at 4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F14 smd circle (at 4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/DCMI_D3))
    (pad G14 smd circle (at 4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/DCMI_D2))
    (pad H14 smd circle (at 4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J14 smd circle (at 4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K14 smd circle (at 4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 67 /MCU/RMII_TXD1))
    (pad L14 smd circle (at 4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(J2-Pad60)"))
    (pad M14 smd circle (at 4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N14 smd circle (at 4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P14 smd circle (at 4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R14 smd circle (at 4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 152 "Net-(J2-Pad35)"))
    (pad A15 smd circle (at 5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 226 /JTAG_TMS))
    (pad B15 smd circle (at 5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 161 "Net-(J2-Pad24)"))
    (pad C15 smd circle (at 5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 160 "Net-(J2-Pad23)"))
    (pad D15 smd circle (at 5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(J2-Pad22)"))
    (pad E15 smd circle (at 5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(J2-Pad21)"))
    (pad F15 smd circle (at 5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 165 "Net-(J2-Pad18)"))
    (pad G15 smd circle (at 5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/DCMI_D1))
    (pad H15 smd circle (at 5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_D0))
    (pad J15 smd circle (at 5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K15 smd circle (at 5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(J2-Pad63)"))
    (pad L15 smd circle (at 5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(J2-Pad59)"))
    (pad M15 smd circle (at 5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N15 smd circle (at 5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P15 smd circle (at 5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R15 smd circle (at 5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 153 "Net-(J2-Pad36)"))
  )

  (segment (start 57.5 35.5) (end 57.5 33) (width 0.175) (layer F.Cu) (net 1))
  (segment (start 58.5 35.5) (end 58.5 33) (width 0.175) (layer F.Cu) (net 2))
  (segment (start 59.5 35.5) (end 59.5 35.125234) (width 0.175) (layer F.Cu) (net 3))
  (segment (start 59.5 35.125234) (end 59.5 33) (width 0.175) (layer F.Cu) (net 3))
  (segment (start 60.5 35.5) (end 60.5 35.125234) (width 0.175) (layer F.Cu) (net 4))
  (segment (start 60.5 35.125234) (end 60.5 33) (width 0.175) (layer F.Cu) (net 4))
  (segment (start 62.5 35.5) (end 62.5 33) (width 0.175) (layer F.Cu) (net 5))
  (segment (start 56.5 36.5) (end 56.125234 36.5) (width 0.175) (layer F.Cu) (net 6))
  (segment (start 56.125234 36.5) (end 51.75 36.5) (width 0.175) (layer F.Cu) (net 6))
  (segment (start 57.5 36.5) (end 57 37) (width 0.175) (layer F.Cu) (net 7))
  (segment (start 57 37) (end 51.8 37) (width 0.175) (layer F.Cu) (net 7))
  (segment (start 59.5 36.5) (end 59 36) (width 0.175) (layer F.Cu) (net 8))
  (segment (start 59 36) (end 59 33) (width 0.175) (layer F.Cu) (net 8))
  (segment (start 60.5 36.5) (end 60 36) (width 0.175) (layer F.Cu) (net 9))
  (segment (start 60 36) (end 60 33) (width 0.175) (layer F.Cu) (net 9))
  (segment (start 61.5 36.5) (end 61 36) (width 0.175) (layer F.Cu) (net 10))
  (segment (start 61 36) (end 61 33) (width 0.175) (layer F.Cu) (net 10))
  (segment (start 62.5 36.5) (end 62 36) (width 0.165) (layer F.Cu) (net 11))
  (segment (start 62 36) (end 62 33) (width 0.165) (layer F.Cu) (net 11))
  (segment (start 56.5 37.5) (end 51.75 37.5) (width 0.175) (layer F.Cu) (net 12))
  (segment (start 56.5 38.5) (end 51.75 38.5) (width 0.175) (layer F.Cu) (net 18))
  (segment (start 56.5 42.5) (end 51.75 42.5) (width 0.175) (layer F.Cu) (net 87))
  (segment (start 56.5 41.5) (end 51.75 41.5) (width 0.175) (layer F.Cu) (net 93))
  (segment (start 64.5 35.5) (end 64.5 35.125234) (width 0.175) (layer F.Cu) (net 118))
  (segment (start 64.5 35.125234) (end 64.5 33) (width 0.175) (layer F.Cu) (net 118))
  (segment (start 63.5 35.5) (end 63.5 33) (width 0.175) (layer F.Cu) (net 119))
  (segment (start 70.5 40.5) (end 71 41) (width 0.175) (layer F.Cu) (net 122))
  (segment (start 71 41) (end 76.5 41) (width 0.175) (layer F.Cu) (net 122))
  (segment (start 71.5 38.5) (end 76.5 38.5) (width 0.175) (layer F.Cu) (net 123))
  (segment (start 70.5 38.5) (end 71 38) (width 0.175) (layer F.Cu) (net 125))
  (segment (start 71 38) (end 76.5 38) (width 0.175) (layer F.Cu) (net 125))
  (segment (start 71.5 39.5) (end 76.5 39.5) (width 0.175) (layer F.Cu) (net 130))
  (segment (start 71.5 42.5) (end 76.5 42.5) (width 0.175) (layer F.Cu) (net 131))
  (segment (start 71.5 36.5) (end 76.5 36.5) (width 0.175) (layer F.Cu) (net 132))
  (segment (start 71.5 37.5) (end 76.5 37.5) (width 0.175) (layer F.Cu) (net 133))
  (segment (start 70.5 35.5) (end 70.5 35.125234) (width 0.175) (layer F.Cu) (net 134))
  (segment (start 70.5 35.125234) (end 70.5 33) (width 0.175) (layer F.Cu) (net 134))
  (segment (start 69.5 35.5) (end 69.5 33) (width 0.175) (layer F.Cu) (net 126))
  (segment (start 68.5 35.5) (end 68.5 33) (width 0.175) (layer F.Cu) (net 137))
  (segment (start 59.5 37.5) (end 59 38) (width 0.175) (layer F.Cu) (net 20))
  (segment (start 59 38) (end 52 38) (width 0.175) (layer F.Cu) (net 20))
  (segment (start 56.3 40) (end 57 40) (width 0.165) (layer F.Cu) (net 25))
  (segment (start 56.2325 39.9325) (end 56.3 40) (width 0.165) (layer F.Cu) (net 25))
  (segment (start 57 40) (end 57.5 40.5) (width 0.165) (layer F.Cu) (net 25))
  (segment (start 53.112844 39.9325) (end 56.2325 39.9325) (width 0.165) (layer F.Cu) (net 25))
  (segment (start 57.5 39.5) (end 57 39) (width 0.175) (layer F.Cu) (net 29))
  (segment (start 57 39) (end 56.243383 39) (width 0.175) (layer F.Cu) (net 29))
  (segment (start 56.243383 39) (end 52.5 39) (width 0.175) (layer F.Cu) (net 29))
  (segment (start 56.125234 39.5) (end 56.5 39.5) (width 0.165) (layer F.Cu) (net 30))
  (segment (start 55.957734 39.6675) (end 56.125234 39.5) (width 0.165) (layer F.Cu) (net 30))
  (segment (start 53.112844 39.6675) (end 55.957734 39.6675) (width 0.165) (layer F.Cu) (net 30))
  (segment (start 70.5 48.5) (end 71 48) (width 0.175) (layer F.Cu) (net 40))
  (segment (start 71 48) (end 76.388922 48) (width 0.175) (layer F.Cu) (net 40))
  (segment (start 76.388922 48) (end 76.5 48) (width 0.175) (layer F.Cu) (net 40))
  (segment (start 62.5 50.5) (end 62.5 53) (width 0.175) (layer F.Cu) (net 41))
  (segment (start 69.5 48.5) (end 70 49) (width 0.165) (layer F.Cu) (net 48))
  (segment (start 70 49) (end 76.5 49) (width 0.165) (layer F.Cu) (net 48))
  (segment (start 69.5 50.5) (end 69.5 53) (width 0.175) (layer F.Cu) (net 49))
  (segment (start 70.5 50.5) (end 70.5 53) (width 0.175) (layer F.Cu) (net 50))
  (segment (start 63.5 49.5) (end 64 50) (width 0.175) (layer F.Cu) (net 53))
  (segment (start 64 50) (end 64 53) (width 0.175) (layer F.Cu) (net 53))
  (segment (start 71.5 49.5) (end 76.5 49.5) (width 0.175) (layer F.Cu) (net 59))
  (segment (start 70.5 49.5) (end 71 50) (width 0.165) (layer F.Cu) (net 60))
  (segment (start 71 50) (end 76.5 50) (width 0.165) (layer F.Cu) (net 60))
  (segment (start 71.5 48.5) (end 76.5 48.5) (width 0.175) (layer F.Cu) (net 61))
  (segment (start 69.5 46.5) (end 70 46) (width 0.165) (layer F.Cu) (net 67))
  (segment (start 70 46) (end 76.5 46) (width 0.165) (layer F.Cu) (net 67))
  (segment (start 71.5 47.5) (end 76.5 47.5) (width 0.175) (layer F.Cu) (net 68))
  (segment (start 71.5 46.5) (end 76.5 46.5) (width 0.175) (layer F.Cu) (net 69))
  (segment (start 70.5 46.5) (end 71 47) (width 0.165) (layer F.Cu) (net 70))
  (segment (start 71 47) (end 76.5 47) (width 0.165) (layer F.Cu) (net 70))
  (segment (start 65.5 50.5) (end 65.5 53) (width 0.175) (layer F.Cu) (net 71))
  (segment (start 64.5 50.5) (end 64.5 53) (width 0.175) (layer F.Cu) (net 72))
  (segment (start 63.5 50.5) (end 63.5 53) (width 0.175) (layer F.Cu) (net 74))
  (segment (start 62.5 49.5) (end 63 50) (width 0.165) (layer F.Cu) (net 75))
  (segment (start 63 50) (end 63 53) (width 0.165) (layer F.Cu) (net 75))
  (segment (start 61.5 49.5) (end 62 50) (width 0.165) (layer F.Cu) (net 76))
  (segment (start 62 50) (end 62 53) (width 0.165) (layer F.Cu) (net 76))
  (segment (start 60.5 50.5) (end 60.5 53) (width 0.175) (layer F.Cu) (net 77))
  (segment (start 60.5 49.5) (end 61 50) (width 0.165) (layer F.Cu) (net 78))
  (segment (start 61 50) (end 61 53) (width 0.165) (layer F.Cu) (net 78))
  (segment (start 57.5 44.5) (end 57 44) (width 0.175) (layer F.Cu) (net 79))
  (segment (start 57 44) (end 56.330298 44) (width 0.175) (layer F.Cu) (net 79))
  (segment (start 56.330298 44) (end 53 44) (width 0.175) (layer F.Cu) (net 79))
  (segment (start 57.5 45.5) (end 57 46) (width 0.165) (layer F.Cu) (net 81))
  (segment (start 57 46) (end 53 46) (width 0.165) (layer F.Cu) (net 81))
  (segment (start 56.5 43.5) (end 53 43.5) (width 0.175) (layer F.Cu) (net 83))
  (segment (start 58.5 45.5) (end 58 45) (width 0.165) (layer F.Cu) (net 84))
  (segment (start 58 45) (end 53 45) (width 0.165) (layer F.Cu) (net 84))
  (segment (start 58.5 42.5) (end 58 43) (width 0.165) (layer F.Cu) (net 85))
  (segment (start 58 43) (end 53.5 43) (width 0.165) (layer F.Cu) (net 85))
  (segment (start 56.5 44.5) (end 53 44.5) (width 0.175) (layer F.Cu) (net 86))
  (segment (start 57.5 42.5) (end 57 42) (width 0.165) (layer F.Cu) (net 90))
  (segment (start 57 42) (end 53.5 42) (width 0.165) (layer F.Cu) (net 90))
  (segment (start 57.5 41.5) (end 57 41) (width 0.165) (layer F.Cu) (net 96))
  (segment (start 57 41) (end 53.5 41) (width 0.165) (layer F.Cu) (net 96))
  (segment (start 60.5 48.5) (end 60 49) (width 0.165) (layer F.Cu) (net 97))
  (segment (start 60 49) (end 53.5 49) (width 0.165) (layer F.Cu) (net 97))
  (segment (start 58.5 50.5) (end 58.8675 50.8675) (width 0.165) (layer F.Cu) (net 98))
  (segment (start 58.8675 50.8675) (end 58.8675 53) (width 0.165) (layer F.Cu) (net 98))
  (segment (start 59.5 50.5) (end 59.1325 50.8675) (width 0.165) (layer F.Cu) (net 100))
  (segment (start 59.1325 50.8675) (end 59.1325 53) (width 0.165) (layer F.Cu) (net 100))
  (segment (start 56.5 49.5) (end 55.812616 49.5) (width 0.165) (layer F.Cu) (net 101))
  (segment (start 55.812616 49.5) (end 53.6 49.5) (width 0.165) (layer F.Cu) (net 101))
  (segment (start 57.5 50.874766) (end 57.5 50.5) (width 0.165) (layer F.Cu) (net 102))
  (segment (start 57.6675 51.042266) (end 57.5 50.874766) (width 0.165) (layer F.Cu) (net 102))
  (segment (start 57.6675 52.854884) (end 57.6675 51.042266) (width 0.165) (layer F.Cu) (net 102))
  (segment (start 56.102698 49.765) (end 55.922384 49.765) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 56.285199 49.947501) (end 56.102698 49.765) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 57.5 49.5) (end 57.235 49.765) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 56.897302 49.765) (end 56.714801 49.947501) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 57.235 49.765) (end 56.897302 49.765) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 56.714801 49.947501) (end 56.285199 49.947501) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 55.922384 49.765) (end 53.6 49.765) (width 0.165) (layer F.Cu) (net 103))
  (segment (start 58 50) (end 58.5 49.5) (width 0.165) (layer F.Cu) (net 104))
  (segment (start 58 50.7) (end 58 50) (width 0.165) (layer F.Cu) (net 104))
  (segment (start 57.9325 50.7675) (end 58 50.7) (width 0.165) (layer F.Cu) (net 104))
  (segment (start 57.9325 52.745116) (end 57.9325 50.7675) (width 0.165) (layer F.Cu) (net 104))
  (segment (start 56.5 48.5) (end 56.1325 48.1325) (width 0.165) (layer F.Cu) (net 110))
  (segment (start 56.1325 48.1325) (end 53 48.1325) (width 0.165) (layer F.Cu) (net 110))
  (segment (start 56.5 47.5) (end 56.1325 47.8675) (width 0.165) (layer F.Cu) (net 112))
  (segment (start 56.1325 47.8675) (end 53 47.8675) (width 0.165) (layer F.Cu) (net 112))
  (segment (start 53.187384 46.5) (end 52.773224 46.5) (width 0.165) (layer F.Cu) (net 114))
  (segment (start 56.5 46.5) (end 53.187384 46.5) (width 0.165) (layer F.Cu) (net 114))
  (segment (start 57.235 46.765) (end 56.897302 46.765) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 56.285199 46.947501) (end 56.102698 46.765) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 53.077616 46.765) (end 52.773224 46.765) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 56.897302 46.765) (end 56.714801 46.947501) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 56.714801 46.947501) (end 56.285199 46.947501) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 56.102698 46.765) (end 53.077616 46.765) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 57.5 46.5) (end 57.235 46.765) (width 0.165) (layer F.Cu) (net 116))
  (segment (start 69.5 37.5) (end 70 37) (width 0.165) (layer F.Cu) (net 129))
  (segment (start 70 37) (end 70 33) (width 0.165) (layer F.Cu) (net 129))
  (segment (start 70.5 36.5) (end 71 36) (width 0.165) (layer F.Cu) (net 135))
  (segment (start 71 36) (end 71 35.337698) (width 0.165) (layer F.Cu) (net 135))
  (segment (start 71 35.337698) (end 71 33) (width 0.165) (layer F.Cu) (net 135))
  (segment (start 69.5 36.5) (end 69 36) (width 0.175) (layer F.Cu) (net 136))
  (segment (start 69 36) (end 69 33) (width 0.175) (layer F.Cu) (net 136))
  (segment (start 71.5 43.5) (end 76.5 43.5) (width 0.175) (layer F.Cu) (net 138))
  (segment (start 70.5 43.5) (end 71 43) (width 0.175) (layer F.Cu) (net 139))
  (segment (start 71 43) (end 76.5 43) (width 0.175) (layer F.Cu) (net 139))
  (segment (start 67.5 35.5) (end 67.5 33) (width 0.175) (layer F.Cu) (net 142))
  (segment (start 67.5 36.5) (end 67 36) (width 0.165) (layer F.Cu) (net 143))
  (segment (start 67 36) (end 67 33) (width 0.165) (layer F.Cu) (net 143))
  (segment (start 66.5 36.5) (end 66 36) (width 0.175) (layer F.Cu) (net 144))
  (segment (start 66 36) (end 66 35.330298) (width 0.175) (layer F.Cu) (net 144))
  (segment (start 66 35.330298) (end 66 33) (width 0.175) (layer F.Cu) (net 144))
  (segment (start 65.5 36.5) (end 65 36) (width 0.175) (layer F.Cu) (net 145))
  (segment (start 65 36) (end 65 33) (width 0.175) (layer F.Cu) (net 145))
  (segment (start 65.5 35.5) (end 65.5 33) (width 0.175) (layer F.Cu) (net 146))
  (segment (start 64.5 36.5) (end 64 36) (width 0.175) (layer F.Cu) (net 147))
  (segment (start 64 36) (end 64 35.330298) (width 0.175) (layer F.Cu) (net 147))
  (segment (start 64 35.330298) (end 64 33) (width 0.175) (layer F.Cu) (net 147))
  (via (at 68 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 67.5 43.5) (end 68 44) (width 0.175) (layer F.Cu) (net 216))
  (via (at 61 46) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 61.5 45.5) (end 61 46) (width 0.175) (layer F.Cu) (net 216))
  (via (at 65 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 64.5 46.5) (end 65 47) (width 0.175) (layer F.Cu) (net 216))
  (via (at 66 48) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 65.5 47.5) (end 66 48) (width 0.175) (layer F.Cu) (net 216))
  (via (at 70 50) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 69.5 49.5) (end 70 50) (width 0.175) (layer F.Cu) (net 216))
  (via (at 69 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 68.5 46.5) (end 69 47) (width 0.175) (layer F.Cu) (net 216))
  (via (at 63 48) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 62.5 48.5) (end 63 48) (width 0.175) (layer F.Cu) (net 216))
  (via (at 68 36) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 68.5 36.5) (end 68 36) (width 0.175) (layer F.Cu) (net 216))
  (via (at 70 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 69.5 39.5) (end 70 40) (width 0.175) (layer F.Cu) (net 216))
  (via (at 70 42) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 70.5 42.5) (end 70 42) (width 0.175) (layer F.Cu) (net 216))
  (via (at 66 38) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 65.5 37.5) (end 66 38) (width 0.175) (layer F.Cu) (net 216))
  (segment (start 70 42) (end 70.5 41.5) (width 0.175) (layer B.Cu) (net 216))
  (segment (start 69 47) (end 69.5 47.5) (width 0.175) (layer B.Cu) (net 216))
  (segment (start 66.5 48.5) (end 66 48) (width 0.175) (layer B.Cu) (net 216))
  (via (at 62 39) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 62.5 39.5) (end 62 39) (width 0.175) (layer F.Cu) (net 216))
  (segment (start 68 36) (end 68 35.5) (width 0.175) (layer B.Cu) (net 216))
  (segment (start 70.5 39.5) (end 70 40) (width 0.175) (layer B.Cu) (net 216))
  (segment (start 70 50) (end 70 50.5) (width 0.175) (layer B.Cu) (net 216))
  (segment (start 71.5 35.5) (end 72 35.5) (width 0.165) (layer F.Cu) (net 216))
  (segment (start 72 35.5) (end 71.5 35.5) (width 0.165) (layer B.Cu) (net 216))
  (via (at 72 35.5) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (via (at 73.5 45.5) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 71.5 45.5) (end 73.5 45.5) (width 0.165) (layer F.Cu) (net 216))
  (segment (start 73.5 45.5) (end 74 45.5) (width 0.165) (layer F.Cu) (net 216))
  (via (at 66.5 51) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 216))
  (segment (start 66.5 50.5) (end 66.5 51) (width 0.165) (layer F.Cu) (net 216))
  (segment (start 66.5 51) (end 66 50.5) (width 0.165) (layer B.Cu) (net 216))
  (via (at 58 36) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 58.5 36.5) (end 58 36) (width 0.175) (layer F.Cu) (net 219))
  (via (at 59 39) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 59.5 39.5) (end 59 39) (width 0.175) (layer F.Cu) (net 219))
  (via (at 62 38) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 62.5 38.5) (end 62 38) (width 0.175) (layer F.Cu) (net 219))
  (via (at 63 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 63.5 40.5) (end 63 40) (width 0.175) (layer F.Cu) (net 219))
  (via (at 63 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 63.5 41.5) (end 63 41) (width 0.175) (layer F.Cu) (net 219))
  (via (at 66 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 65.5 41.5) (end 66 41) (width 0.175) (layer F.Cu) (net 219))
  (via (at 66 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 65.5 43.5) (end 66 44) (width 0.175) (layer F.Cu) (net 219))
  (via (at 67 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 66.5 44.5) (end 67 45) (width 0.175) (layer F.Cu) (net 219))
  (via (at 66 46) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 65.5 45.5) (end 66 46) (width 0.175) (layer F.Cu) (net 219))
  (via (at 58 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 57.5 43.5) (end 58 44) (width 0.175) (layer F.Cu) (net 219))
  (segment (start 57.500001 35.5) (end 57.500001 35.500001) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 62.5 40.5) (end 63 41) (width 0.175) (layer B.Cu) (net 219))
  (segment (start 66.5 46.5) (end 66 46) (width 0.175) (layer B.Cu) (net 219))
  (segment (start 65.5 41.5) (end 66 41) (width 0.175) (layer B.Cu) (net 219))
  (segment (start 58.000001 35.999999) (end 58 36) (width 0.175) (layer B.Cu) (net 219))
  (segment (start 62 38) (end 62.5 38.5) (width 0.175) (layer B.Cu) (net 219))
  (via (at 56 40.5) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 56.5 40.5) (end 56 40.5) (width 0.165) (layer F.Cu) (net 219))
  (segment (start 56 40.5) (end 56.5 40.5) (width 0.165) (layer B.Cu) (net 219))
  (segment (start 58.000001 35.5) (end 58.000001 35.999999) (width 0.175) (layer B.Cu) (net 219))
  (via (at 61.5 35) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 219))
  (segment (start 61.5 35.5) (end 61.5 35) (width 0.165) (layer F.Cu) (net 219))
  (segment (start 62 35.5) (end 61.5 35) (width 0.165) (layer B.Cu) (net 219))
  (segment (start 71.5 41.5) (end 76.5 41.5) (width 0.175) (layer F.Cu) (net 231))
  (segment (start 70.5 41.5) (end 71 42) (width 0.175) (layer F.Cu) (net 232))
  (segment (start 71 42) (end 76.5 42) (width 0.175) (layer F.Cu) (net 232))
  (segment (start 67.5 49.5) (end 68 50) (width 0.175) (layer F.Cu) (net 234))
  (segment (start 68 50) (end 68 53) (width 0.175) (layer F.Cu) (net 234))
  (via (at 57 36) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 56.5 35.5) (end 57 36) (width 0.175) (layer F.Cu) (net 244))
  (via (at 58 39) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 57.5 38.5) (end 58 39) (width 0.175) (layer F.Cu) (net 244))
  (via (at 63 36) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 63.5 36.5) (end 63 36) (width 0.175) (layer F.Cu) (net 244))
  (via (at 61 38) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 60.5 37.5) (end 61 38) (width 0.175) (layer F.Cu) (net 244))
  (via (at 61 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 61.5 40.5) (end 61 40) (width 0.175) (layer F.Cu) (net 244))
  (via (at 62 42) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 62.5 42.5) (end 62 42) (width 0.175) (layer F.Cu) (net 244))
  (via (at 61 42) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 61.5 42.5) (end 61 42) (width 0.175) (layer F.Cu) (net 244))
  (via (at 62 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 62.5 41.5) (end 62 41) (width 0.175) (layer F.Cu) (net 244))
  (via (at 65 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 64.5 41.5) (end 65 41) (width 0.175) (layer F.Cu) (net 244))
  (via (at 66 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 65.5 40.5) (end 66 40) (width 0.175) (layer F.Cu) (net 244))
  (via (at 65 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 64.5 43.5) (end 65 44) (width 0.175) (layer F.Cu) (net 244))
  (via (at 67 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 66.5 43.5) (end 67 44) (width 0.175) (layer F.Cu) (net 244))
  (via (at 63 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 63.5 43.5) (end 63 44) (width 0.175) (layer F.Cu) (net 244))
  (via (at 61 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 61.5 44.5) (end 61 45) (width 0.175) (layer F.Cu) (net 244))
  (via (at 63 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 63.5 46.5) (end 63 47) (width 0.175) (layer F.Cu) (net 244))
  (via (at 66 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 65.5 46.5) (end 66 47) (width 0.175) (layer F.Cu) (net 244))
  (via (at 65 50) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 64.5 49.5) (end 65 50) (width 0.175) (layer F.Cu) (net 244))
  (via (at 67 48) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 67.5 48.5) (end 67 48) (width 0.175) (layer F.Cu) (net 244))
  (via (at 70 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 70.5 47.5) (end 70 47) (width 0.175) (layer F.Cu) (net 244))
  (via (at 58 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 58.5 41.5) (end 58 41) (width 0.175) (layer F.Cu) (net 244))
  (via (at 59 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 59.5 44.5) (end 59 44) (width 0.175) (layer F.Cu) (net 244))
  (via (at 61 47) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 60.5 47.5) (end 61 47) (width 0.175) (layer F.Cu) (net 244))
  (via (at 71 37) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 70.5 37.5) (end 71 37) (width 0.175) (layer F.Cu) (net 244))
  (via (at 69 42) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 68.5 41.5) (end 69 42) (width 0.175) (layer F.Cu) (net 244))
  (segment (start 69.5 44.5) (end 70 45) (width 0.175) (layer F.Cu) (net 244))
  (via (at 70 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (via (at 67 38) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 67.5 38.5) (end 67 38) (width 0.175) (layer F.Cu) (net 244))
  (segment (start 63.5 44.5) (end 63 45) (width 0.175) (layer F.Cu) (net 244))
  (via (at 62 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 62.5 44.5) (end 62 45) (width 0.175) (layer F.Cu) (net 244))
  (via (at 63 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (via (at 67 46) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 66.5 46.5) (end 67 46) (width 0.175) (layer F.Cu) (net 244))
  (via (at 66 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 66.5 45.5) (end 66 45) (width 0.175) (layer F.Cu) (net 244))
  (segment (start 56.500001 35.5) (end 56.500001 35.500001) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 71.5 36.5) (end 71 37) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 69 42) (end 69.5 41.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 70 47) (end 70.5 47.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 67.5 48.5) (end 67 48) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 61.5 40.5) (end 62 41) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 67.5 46.5) (end 67 46) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 60.5 39.5) (end 61 40) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 66 45) (end 66.5 45.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 61 45) (end 61 45.000001) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 61 42) (end 60.5 41.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 66.5 39.5) (end 66 40) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 65 41) (end 64.5 41.5) (width 0.175) (layer B.Cu) (net 244))
  (via (at 67 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 66.5 41.5) (end 67 41) (width 0.175) (layer B.Cu) (net 244))
  (via (at 65 39) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 64.5 39.5) (end 65 39) (width 0.175) (layer F.Cu) (net 244))
  (segment (start 65 39) (end 64.5 39.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 57.000001 35.999999) (end 57 36) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 61 38) (end 61.5 38.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 57.5 40.5) (end 58 41) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 65 50) (end 65 50.5) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 61.5 44.5) (end 61 45) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 63.5 44.5) (end 63 45) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 57.000001 35.5) (end 57.000001 35.999999) (width 0.175) (layer B.Cu) (net 244))
  (segment (start 63 35.5) (end 63 36) (width 0.165) (layer B.Cu) (net 244))
  (via (at 66.5 35) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 66.5 35.5) (end 66.5 35) (width 0.165) (layer F.Cu) (net 244))
  (segment (start 67 35.5) (end 66.5 35) (width 0.165) (layer B.Cu) (net 244))
  (via (at 71 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 71.5 40.5) (end 71 40) (width 0.175) (layer F.Cu) (net 244))
  (segment (start 71 40) (end 71.5 39.5) (width 0.175) (layer B.Cu) (net 244))
  (via (at 71.5 51) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 71.5 50.5) (end 71.5 51) (width 0.165) (layer F.Cu) (net 244))
  (segment (start 71.5 51) (end 71 50.5) (width 0.165) (layer B.Cu) (net 244))
  (via (at 61.5 51) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 61.5 50.5) (end 61.5 51) (width 0.165) (layer F.Cu) (net 244))
  (segment (start 61 50.5) (end 61.5 51) (width 0.165) (layer B.Cu) (net 244))
  (via (at 56 45.5) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 56.5 45.5) (end 56 45.5) (width 0.165) (layer B.Cu) (net 244))
  (segment (start 56 45.5) (end 56.5 45.5) (width 0.165) (layer F.Cu) (net 244))
  (via (at 57 48) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 244))
  (segment (start 57.5 48.5) (end 57 48) (width 0.165) (layer F.Cu) (net 244))
  (segment (start 57 48) (end 56.5 48.5) (width 0.165) (layer B.Cu) (net 244))
  (via (at 60 50) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 245))
  (segment (start 59.5 49.5) (end 60 50) (width 0.175) (layer F.Cu) (net 245))
  (via (at 58 46) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 245))
  (segment (start 58.5 46.5) (end 58 46) (width 0.175) (layer F.Cu) (net 245))
  (segment (start 60 50) (end 60 50.5) (width 0.175) (layer B.Cu) (net 245))
  (via (at 56 50.5) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 245))
  (segment (start 56 50.5) (end 56.5 50.5) (width 0.165) (layer F.Cu) (net 245))
  (segment (start 57.5 45.5) (end 58 46) (width 0.165) (layer B.Cu) (net 245))
  (segment (start 56.5 50) (end 56 50.5) (width 0.165) (layer B.Cu) (net 245))
  (segment (start 56.5 49.5) (end 56.5 50) (width 0.165) (layer B.Cu) (net 245))
  (via (at 62 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 62.5 40.5) (end 62 40) (width 0.175) (layer F.Cu) (net 246))
  (via (at 61 41) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 61.5 41.5) (end 61 41) (width 0.175) (layer F.Cu) (net 246))
  (via (at 65 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 64.5 40.5) (end 65 40) (width 0.175) (layer F.Cu) (net 246))
  (via (at 65 42) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 64.5 42.5) (end 65 42) (width 0.175) (layer F.Cu) (net 246))
  (via (at 67 40) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 66.5 40.5) (end 67 40) (width 0.175) (layer F.Cu) (net 246))
  (via (at 65 45) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 64.5 44.5) (end 65 45) (width 0.175) (layer F.Cu) (net 246))
  (via (at 61 44) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 61.5 43.5) (end 61 44) (width 0.175) (layer F.Cu) (net 246))
  (via (at 63 46) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 63.5 45.5) (end 63 46) (width 0.175) (layer F.Cu) (net 246))
  (via (at 66 39) (size 0.46) (drill 0.25) (layers F.Cu B.Cu) (net 246))
  (segment (start 65.5 39.5) (end 66 39) (width 0.175) (layer F.Cu) (net 246))
  (segment (start 61.5 39.5) (end 62 40) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 65 45) (end 65.5 45.5) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 61 44) (end 61 44.000001) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 61 41) (end 60.5 40.5) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 67.5 39.5) (end 67 40) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 65 40) (end 64.5 40.5) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 66 39) (end 65.5 39.5) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 61.5 43.5) (end 61 44) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 63.5 45.5) (end 63 46) (width 0.175) (layer B.Cu) (net 246))
  (segment (start 65.5 49.5) (end 66 50) (width 0.165) (layer F.Cu) (net 266))
  (segment (start 66 50) (end 66 53) (width 0.165) (layer F.Cu) (net 266))
  (segment (start 71 45) (end 70.5 45.5) (width 0.165) (layer F.Cu) (net 270))
  (segment (start 74.915 45) (end 71 45) (width 0.165) (layer F.Cu) (net 270))
  (segment (start 75 45.085) (end 74.915 45) (width 0.165) (layer F.Cu) (net 270))
  (segment (start 75 45.5) (end 75 45.085) (width 0.165) (layer F.Cu) (net 270))
  (segment (start 70.5 44.5) (end 71 44) (width 0.175) (layer F.Cu) (net 290))
  (segment (start 71 44) (end 76.5 44) (width 0.175) (layer F.Cu) (net 290))
  (segment (start 71.5 44.5) (end 76.5 44.5) (width 0.175) (layer F.Cu) (net 291))
  (segment (start 67.5 50.5) (end 67.5 53) (width 0.175) (layer F.Cu) (net 296))
  (segment (start 68.5 50.5) (end 68.5 53) (width 0.175) (layer F.Cu) (net 297))
  (segment (start 68.5 49.5) (end 69 50) (width 0.175) (layer F.Cu) (net 299))
  (segment (start 69 50) (end 69 53) (width 0.175) (layer F.Cu) (net 299))
  (segment (start 66.5 49.5) (end 67 50) (width 0.175) (layer F.Cu) (net 301))
  (segment (start 67 50) (end 67 53) (width 0.175) (layer F.Cu) (net 301))
  (segment (start 70.5 39.5) (end 71 39) (width 0.175) (layer F.Cu) (net 303))
  (segment (start 71 39) (end 76.5 39) (width 0.175) (layer F.Cu) (net 303))

)
