#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 22 13:49:31 2023
# Process ID: 4224
# Current directory: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14840 D:\Faculta\ArhitecturaCalculatoarelor\Projects\mips16PipelineFinalV1\mips16PipelineFinalV1.xpr
# Log file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/vivado.log
# Journal file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 843.086 ; gain = 112.883
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:1]
[Mon May 22 13:58:27 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/synth_1/runme.log
open_hw
close_hw
launch_runs impl_1 -jobs 8
[Mon May 22 13:59:49 2023] Launched impl_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 22 14:01:56 2023] Launched impl_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89A0BA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_env' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_env_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_WB_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b1eeae8d24394e91b3e2b195546f600a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_env_behav xil_defaultlib.test_env -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.IFetch [ifetch_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_Reg [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.IDecode [idecode_default]
Compiling architecture behavioral of entity xil_defaultlib.MainControl [maincontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_Reg [id_ex_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecutionUnit [executionunit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_Reg [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_WB_Reg [mem_wb_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.SSD [ssd_default]
Compiling architecture mips of entity xil_defaultlib.test_env
Built simulation snapshot test_env_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav/xsim.dir/test_env_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 22 14:06:56 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 975.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_env_behav -key {Behavioral:sim_1:Functional:test_env} -tclbatch {test_env.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test_env.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_env_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 979.047 ; gain = 3.742
add_force {/test_env/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/test_env/sw} -radix bin {0000000010100000 0ns}
add_force {/test_env/en} -radix bin {1 0ns}
run 20000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.023 ; gain = 0.000
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_env' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_env_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_WB_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b1eeae8d24394e91b3e2b195546f600a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_env_behav xil_defaultlib.test_env -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.IFetch [ifetch_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_Reg [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.IDecode [idecode_default]
Compiling architecture behavioral of entity xil_defaultlib.MainControl [maincontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_Reg [id_ex_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecutionUnit [executionunit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_Reg [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_WB_Reg [mem_wb_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.SSD [ssd_default]
Compiling architecture mips of entity xil_defaultlib.test_env
Built simulation snapshot test_env_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav/xsim.dir/test_env_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 22 14:22:33 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_env_behav -key {Behavioral:sim_1:Functional:test_env} -tclbatch {test_env.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test_env.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_env_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.023 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_env/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/test_env/sw} -radix bin {0000000010100000 0ns}
add_force {/test_env/en} -radix bin {1 0ns}
run 10000 ns
save_wave_config {D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/simPipe.wcfg}
add_files -fileset sim_1 -norecurse D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/simPipe.wcfg
set_property xsim.view D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/simPipe.wcfg [get_filesets sim_1]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 22 14:39:08 2023] Launched impl_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183625007A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_hw
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 22 14:41:33 2023] Launched impl_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183625007A
set_property PROGRAM.FILE {D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.324 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 22 15:10:21 2023...
