# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/tools/Xilinx/Vitis/2021.1
SSH_CONNECTION=172.29.220.104 49406 172.28.136.202 22
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINXVERSION=2019.1
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
LANG=en_US.UTF-8
RDI_INSTALLROOT=/tools/Xilinx
OLDPWD=/tools/Xilinx/Vitis/2021.1/bin
COLORTERM=truecolor
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2021.1/bin
MAKE_TERMOUT=/dev/pts/65
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
FAKETIME=-24613436
MFLAGS=-j --jobserver-fds=5,6
XILINX_XRT=/opt/xilinx/xrt
S_COLORS=auto
XILINX_VIVADO=/tools/Xilinx/Vivado/2021.1
XILINX_SDK=/tools/Xilinx/Vitis/2021.1
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2021.1
XDG_SESSION_ID=10715
USER=aee38
XILINXD_LICENSE_FILE=/licenses/xilinx.lic
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_INSTALLVER=2021.1
RDI_JAVA_VERSION=11.0.2
PWD=/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.1
HOME=/home/aee38
BROWSER=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/node
TERM_PROGRAM=vscode
SSH_CLIENT=172.29.220.104 49406 22
TERM_PROGRAM_VERSION=1.72.0
TCL_LIBRARY=/tools/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2021.1
RDI_APPROOT=/tools/Xilinx/Vitis/2021.1
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2021.1/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2021.1/tps/isl
VSCODE_IPC_HOOK_CLI=/run/user/1007/vscode-ipc-3d9ff6c7-43b8-429d-b34e-eb4a3e238763.sock
RDI_PLATFORM=lnx64
RDI_BINROOT=/tools/Xilinx/Vitis/2021.1/bin
RDI_PROG=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/tools/Xilinx/Vitis/2021.1/data
SYNTH_COMMON=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
MAIL=/var/mail/aee38
VSCODE_GIT_ASKPASS_MAIN=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/extensions/git/dist/askpass-main.js
EDGE_COMMON_SW=/home//xilinx-versal-common-v2021.1
SHELL=/bin/bash
TERM=xterm-256color
MAKEOVERRIDES=${-*-command-variables-*-}
PLATFORM=xilinx_u2_gen3x4_xdma_gc_2_202110_1
MAKELEVEL=1
HDI_APPROOT=/tools/Xilinx/Vitis/2021.1
SHLVL=7
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python:
GHDL_PREFIX=/home/aee38/Documents/eeng428-spring2022-project-5-2/FOMU/fomu-toolchain-Linux//lib/ghdl
MAKE_TERMERR=/dev/pts/65
VSCODE_GIT_IPC_HANDLE=/run/user/1007/vscode-git-4d232c7083.sock
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
TARGET=hw
LOGNAME=aee38
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1007/bus
GIT_ASKPASS=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/1007
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/tools/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/DocNav:/opt/xilinx/xrt/bin:/tools/Xilinx/Vivado/2019.1/bin:/tools/Xilinx/Vitis/2019.1/bin:/home/aee38/Documents/eeng428-spring2022-project-5-2/FOMU/fomu-toolchain-Linux/bin:/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/bin/remote-cli:/home/aee38/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/tools/ccf
RDI_JAVA_PLATFORM=
MAKEFLAGS= -j --jobserver-fds=5,6 -- EDGE_COMMON_SW=/home//xilinx-versal-common-v2021.1 PLATFORM=xilinx_u2_gen3x4_xdma_gc_2_202110_1 TARGET=hw
LD_PRELOAD=/usr/$LIB/faketime/libfaketime.so.1
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o
FAKETIME_SHARED=/faketime_sem_28369 /faketime_shm_28369
LESSOPEN=| /usr/bin/lesspipe %s
_=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=33657
XILINX_CD_SESSION=cbe7e35a-5d6c-400f-b019-d5ff59b0b461
XILINX_RS_PORT=35137
XILINX_RS_SESSION=b60d4134-b8ed-4875-a5bf-cb2e46e037b0


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ -p ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin -t hw --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 --package.out_dir ./package.hw -o ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin 

FINAL PROGRAM OPTIONS
--input_files ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin
--optimize 0
--output ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin
--package
--package.out_dir ./package.hw
--platform xilinx_u2_gen3x4_xdma_gc_2_202110_1
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
-p 
./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin 
-t hw 
--platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 
--package.out_dir ./package.hw 
-o ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 31 Dec 2021 12:52:56
------------------------------------------
V++ internal step: running xclbinutil to extract system diagram from input xclbin
timestamp: 31 Dec 2021 12:52:56
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --input /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin --dump-section SYSTEM_METADATA:RAW:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/extractedSystemDiagram.json --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: copying input xclbin to output xclbin, from /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin to /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin
timestamp: 31 Dec 2021 12:52:56
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section SYSTEM_METADATA:RAW: with a file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/packagedSystemDiagram.json to output xclbin: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/upsert.xclbin
timestamp: 31 Dec 2021 12:52:56
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --input /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin --replace-section SYSTEM_METADATA:RAW:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/packagedSystemDiagram.json -o /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/upsert.xclbin to /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin
timestamp: 31 Dec 2021 12:52:56
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/package/upsert.xclbin
timestamp: 31 Dec 2021 12:52:56
V++ internal step status: success
