module tx_cp
(
	input wire 			clk,
	input wire 			rst,
	input wire 			set,
	input wire [19:0] baud_clk,
	input wire [9:0]  bit_cnto,
	
	output reg [9:0]  bit_cntn,
	output reg 			tx_en
);

always @ *
begin
	casex ({rst, set, baud_clk, bit_cnto})
	
	{1'b1, 1'bx, 1'bx, 10'bxxxxx_xxxxx}: {tx_en, bit_cntn} = {1'b0, 10'b00000_00000}; // reset control
	
	{1'b0, 1'b0, 1'bx, 10'bxxxxx_xxxxx}: {tx_en, bit_cntn} = {1'b0, 10'b00000_00000}; // no valid din
	
	{1'b0, 1'b1, 1'b0, 10'b00000_00000}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00000}; // Start bit
	{1'b0, 1'b1, 1'b1, 10'b00000_00000}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00001};
	
	{1'b0, 1'b1, 1'b0, 10'b00000_00001}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00001}; // din[0]
	{1'b0, 1'b1, 1'b1, 10'b00000_00001}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00010};
	
	{1'b0, 1'b1, 1'b0, 10'b00000_00010}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00010}; // din[1]
	{1'b0, 1'b1, 1'b1, 10'b00000_00010}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00100};
	
	{1'b0, 1'b1, 1'b0, 10'b00000_00100}: {tx_en, bit_cntn} = {1'b1, 10'b00000_00100}; // din[2]
	{1'b0, 1'b1, 1'b1, 10'b00000_00100}: {tx_en, bit_cntn} = {1'b1, 10'b00000_01000};
	
	{1'b0, 1'b1, 1'b0, 10'b00000_01000}: {tx_en, bit_cntn} = {1'b1, 10'b00000_01000}; // din[3]
	{1'b0, 1'b1, 1'b1, 10'b00000_01000}: {tx_en, bit_cntn} = {1'b1, 10'b00000_10000};
	