/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_2z[5] & celloutsig_0_13z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[161]);
  assign celloutsig_1_17z = ~celloutsig_1_1z;
  assign celloutsig_1_3z = ~in_data[144];
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z } & { celloutsig_0_5z[16:5], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_17z[6:2], celloutsig_0_14z } & { celloutsig_0_5z[4:0], celloutsig_0_14z };
  assign celloutsig_1_6z = in_data[105:102] & { in_data[137:135], celloutsig_1_3z };
  assign celloutsig_0_18z = { celloutsig_0_17z[7:3], celloutsig_0_1z, celloutsig_0_14z } == { celloutsig_0_2z[0], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_8z = celloutsig_0_2z[6:1] <= celloutsig_0_3z[5:0];
  assign celloutsig_0_1z = in_data[79:69] <= in_data[82:72];
  assign celloutsig_1_11z = in_data[187:183] <= { celloutsig_1_6z[2:0], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[88:85] % { 1'h1, in_data[42:40] };
  assign celloutsig_0_2z = { in_data[83:79], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[57:56], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_11z[6] ? { in_data[70:66], celloutsig_0_4z, celloutsig_0_8z } : { celloutsig_0_11z[12:7], celloutsig_0_4z };
  assign celloutsig_1_9z[7:1] = celloutsig_1_2z ? in_data[120:114] : { in_data[155:150], 1'h0 };
  assign celloutsig_0_4z = in_data[20:1] !== { celloutsig_0_3z[6:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[138:129], celloutsig_1_0z, celloutsig_1_0z } !== in_data[143:132];
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z[3:1], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_2z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_15z = ^ celloutsig_0_12z[2:0];
  assign celloutsig_0_3z = { in_data[34:25], celloutsig_0_1z } << { celloutsig_0_2z[4:1], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[85:80], celloutsig_0_3z } << { in_data[64:59], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_5z[16:3], celloutsig_0_4z, celloutsig_0_7z } << celloutsig_0_5z[15:0];
  assign celloutsig_1_0z = ~((in_data[140] & in_data[144]) | in_data[183]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_9z[7:6], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_9z = celloutsig_0_0z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_11z[11:5], celloutsig_0_0z };
  assign celloutsig_1_9z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
