$comment
	File created using the following command:
		vcd file Gulnaz_2020510121_Group31_ControlUnit.msim.vcd -direction
$end
$date
	Mon May 20 16:24:14 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Gulnaz_2020510121_Group31_ControlUnit_vlg_vec_tst $end
$var reg 4 ! Input [3:0] $end
$var reg 1 " Memory_CLK $end
$var reg 1 # Register_CLK $end
$var wire 1 $ ALU_out [3] $end
$var wire 1 % ALU_out [2] $end
$var wire 1 & ALU_out [1] $end
$var wire 1 ' ALU_out [0] $end
$var wire 1 ( ALU_Overflow $end
$var wire 1 ) AR_Q [3] $end
$var wire 1 * AR_Q [2] $end
$var wire 1 + AR_Q [1] $end
$var wire 1 , AR_Q [0] $end
$var wire 1 - BUS [3] $end
$var wire 1 . BUS [2] $end
$var wire 1 / BUS [1] $end
$var wire 1 0 BUS [0] $end
$var wire 1 1 D0 $end
$var wire 1 2 D1 $end
$var wire 1 3 D2 $end
$var wire 1 4 D3 $end
$var wire 1 5 D4 $end
$var wire 1 6 D5 $end
$var wire 1 7 D6 $end
$var wire 1 8 D7 $end
$var wire 1 9 D8 $end
$var wire 1 : D9 $end
$var wire 1 ; D10 $end
$var wire 1 < D11 $end
$var wire 1 = D12 $end
$var wire 1 > D13 $end
$var wire 1 ? D14 $end
$var wire 1 @ D15 $end
$var wire 1 A DataMemory [3] $end
$var wire 1 B DataMemory [2] $end
$var wire 1 C DataMemory [1] $end
$var wire 1 D DataMemory [0] $end
$var wire 1 E Input_Q [3] $end
$var wire 1 F Input_Q [2] $end
$var wire 1 G Input_Q [1] $end
$var wire 1 H Input_Q [0] $end
$var wire 1 I InstructionMemory [10] $end
$var wire 1 J InstructionMemory [9] $end
$var wire 1 K InstructionMemory [8] $end
$var wire 1 L InstructionMemory [7] $end
$var wire 1 M InstructionMemory [6] $end
$var wire 1 N InstructionMemory [5] $end
$var wire 1 O InstructionMemory [4] $end
$var wire 1 P InstructionMemory [3] $end
$var wire 1 Q InstructionMemory [2] $end
$var wire 1 R InstructionMemory [1] $end
$var wire 1 S InstructionMemory [0] $end
$var wire 1 T IR_Q [10] $end
$var wire 1 U IR_Q [9] $end
$var wire 1 V IR_Q [8] $end
$var wire 1 W IR_Q [7] $end
$var wire 1 X IR_Q [6] $end
$var wire 1 Y IR_Q [5] $end
$var wire 1 Z IR_Q [4] $end
$var wire 1 [ IR_Q [3] $end
$var wire 1 \ IR_Q [2] $end
$var wire 1 ] IR_Q [1] $end
$var wire 1 ^ IR_Q [0] $end
$var wire 1 _ Output_Q [3] $end
$var wire 1 ` Output_Q [2] $end
$var wire 1 a Output_Q [1] $end
$var wire 1 b Output_Q [0] $end
$var wire 1 c over_flow $end
$var wire 1 d PC_Q [4] $end
$var wire 1 e PC_Q [3] $end
$var wire 1 f PC_Q [2] $end
$var wire 1 g PC_Q [1] $end
$var wire 1 h PC_Q [0] $end
$var wire 1 i R0_Q [3] $end
$var wire 1 j R0_Q [2] $end
$var wire 1 k R0_Q [1] $end
$var wire 1 l R0_Q [0] $end
$var wire 1 m R1_Q [3] $end
$var wire 1 n R1_Q [2] $end
$var wire 1 o R1_Q [1] $end
$var wire 1 p R1_Q [0] $end
$var wire 1 q R2_Q [3] $end
$var wire 1 r R2_Q [2] $end
$var wire 1 s R2_Q [1] $end
$var wire 1 t R2_Q [0] $end
$var wire 1 u SCOUT [2] $end
$var wire 1 v SCOUT [1] $end
$var wire 1 w SCOUT [0] $end
$var wire 1 x SP_Q [3] $end
$var wire 1 y SP_Q [2] $end
$var wire 1 z SP_Q [1] $end
$var wire 1 { SP_Q [0] $end
$var wire 1 | StackMemory [4] $end
$var wire 1 } StackMemory [3] $end
$var wire 1 ~ StackMemory [2] $end
$var wire 1 !! StackMemory [1] $end
$var wire 1 "! StackMemory [0] $end
$var wire 1 #! T0 $end
$var wire 1 $! T1 $end
$var wire 1 %! T2 $end
$var wire 1 &! T3 $end
$var wire 1 '! T4 $end
$var wire 1 (! sampler $end
$scope module i1 $end
$var wire 1 )! gnd $end
$var wire 1 *! vcc $end
$var wire 1 +! unknown $end
$var tri1 1 ,! devclrn $end
$var tri1 1 -! devpor $end
$var tri1 1 .! devoe $end
$var wire 1 /! inst97|output_sum[0]~0_combout $end
$var wire 1 0! inst97|output_sum[1]~2_combout $end
$var wire 1 1! inst97|output_sum[2]~4_combout $end
$var wire 1 2! inst97|output_sum[3]~7 $end
$var wire 1 3! inst97|output_sum[4]~8_combout $end
$var wire 1 4! inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 5! inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout $end
$var wire 1 6! inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 7! inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~0_combout $end
$var wire 1 8! inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~3_combout $end
$var wire 1 9! inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout $end
$var wire 1 :! inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout $end
$var wire 1 ;! inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout $end
$var wire 1 <! inst45|LPM_MUX_component|auto_generated|result_node[0]~6_combout $end
$var wire 1 =! inst17|LPM_MUX_component|auto_generated|result_node[0]~25_combout $end
$var wire 1 >! inst33~2_combout $end
$var wire 1 ?! inst97|Add0~0_combout $end
$var wire 1 @! inst97|Add0~1_combout $end
$var wire 1 A! inst97|Add1~0_combout $end
$var wire 1 B! inst97|Add1~4_combout $end
$var wire 1 C! inst97|Add1~6_combout $end
$var wire 1 D! inst97|Add1~8_combout $end
$var wire 1 E! inst85~combout $end
$var wire 1 F! inst53~0_combout $end
$var wire 1 G! inst53~combout $end
$var wire 1 H! inst17|LPM_MUX_component|auto_generated|result_node[3]~31_combout $end
$var wire 1 I! inst37~combout $end
$var wire 1 J! inst53~clkctrl_outclk $end
$var wire 1 K! ALU_Overflow~output_o $end
$var wire 1 L! IR_Q[10]~output_o $end
$var wire 1 M! IR_Q[9]~output_o $end
$var wire 1 N! IR_Q[8]~output_o $end
$var wire 1 O! IR_Q[7]~output_o $end
$var wire 1 P! IR_Q[6]~output_o $end
$var wire 1 Q! IR_Q[5]~output_o $end
$var wire 1 R! IR_Q[4]~output_o $end
$var wire 1 S! IR_Q[3]~output_o $end
$var wire 1 T! IR_Q[2]~output_o $end
$var wire 1 U! IR_Q[1]~output_o $end
$var wire 1 V! IR_Q[0]~output_o $end
$var wire 1 W! T1~output_o $end
$var wire 1 X! T4~output_o $end
$var wire 1 Y! D8~output_o $end
$var wire 1 Z! D14~output_o $end
$var wire 1 [! D13~output_o $end
$var wire 1 \! D9~output_o $end
$var wire 1 ]! D10~output_o $end
$var wire 1 ^! D15~output_o $end
$var wire 1 _! D5~output_o $end
$var wire 1 `! D6~output_o $end
$var wire 1 a! D4~output_o $end
$var wire 1 b! D2~output_o $end
$var wire 1 c! D3~output_o $end
$var wire 1 d! D1~output_o $end
$var wire 1 e! D0~output_o $end
$var wire 1 f! D12~output_o $end
$var wire 1 g! D11~output_o $end
$var wire 1 h! T3~output_o $end
$var wire 1 i! InstructionMemory[10]~output_o $end
$var wire 1 j! InstructionMemory[9]~output_o $end
$var wire 1 k! InstructionMemory[8]~output_o $end
$var wire 1 l! InstructionMemory[7]~output_o $end
$var wire 1 m! InstructionMemory[6]~output_o $end
$var wire 1 n! InstructionMemory[5]~output_o $end
$var wire 1 o! InstructionMemory[4]~output_o $end
$var wire 1 p! InstructionMemory[3]~output_o $end
$var wire 1 q! InstructionMemory[2]~output_o $end
$var wire 1 r! InstructionMemory[1]~output_o $end
$var wire 1 s! InstructionMemory[0]~output_o $end
$var wire 1 t! T0~output_o $end
$var wire 1 u! PC_Q[4]~output_o $end
$var wire 1 v! PC_Q[3]~output_o $end
$var wire 1 w! PC_Q[2]~output_o $end
$var wire 1 x! PC_Q[1]~output_o $end
$var wire 1 y! PC_Q[0]~output_o $end
$var wire 1 z! over_flow~output_o $end
$var wire 1 {! StackMemory[4]~output_o $end
$var wire 1 |! StackMemory[3]~output_o $end
$var wire 1 }! StackMemory[2]~output_o $end
$var wire 1 ~! StackMemory[1]~output_o $end
$var wire 1 !" StackMemory[0]~output_o $end
$var wire 1 "" SP_Q[3]~output_o $end
$var wire 1 #" SP_Q[2]~output_o $end
$var wire 1 $" SP_Q[1]~output_o $end
$var wire 1 %" SP_Q[0]~output_o $end
$var wire 1 &" R0_Q[3]~output_o $end
$var wire 1 '" R0_Q[2]~output_o $end
$var wire 1 (" R0_Q[1]~output_o $end
$var wire 1 )" R0_Q[0]~output_o $end
$var wire 1 *" BUS[3]~output_o $end
$var wire 1 +" BUS[2]~output_o $end
$var wire 1 ," BUS[1]~output_o $end
$var wire 1 -" BUS[0]~output_o $end
$var wire 1 ." ALU_out[3]~output_o $end
$var wire 1 /" ALU_out[2]~output_o $end
$var wire 1 0" ALU_out[1]~output_o $end
$var wire 1 1" ALU_out[0]~output_o $end
$var wire 1 2" R1_Q[3]~output_o $end
$var wire 1 3" R1_Q[2]~output_o $end
$var wire 1 4" R1_Q[1]~output_o $end
$var wire 1 5" R1_Q[0]~output_o $end
$var wire 1 6" R2_Q[3]~output_o $end
$var wire 1 7" R2_Q[2]~output_o $end
$var wire 1 8" R2_Q[1]~output_o $end
$var wire 1 9" R2_Q[0]~output_o $end
$var wire 1 :" DataMemory[3]~output_o $end
$var wire 1 ;" DataMemory[2]~output_o $end
$var wire 1 <" DataMemory[1]~output_o $end
$var wire 1 =" DataMemory[0]~output_o $end
$var wire 1 >" AR_Q[3]~output_o $end
$var wire 1 ?" AR_Q[2]~output_o $end
$var wire 1 @" AR_Q[1]~output_o $end
$var wire 1 A" AR_Q[0]~output_o $end
$var wire 1 B" Input_Q[3]~output_o $end
$var wire 1 C" Input_Q[2]~output_o $end
$var wire 1 D" Input_Q[1]~output_o $end
$var wire 1 E" Input_Q[0]~output_o $end
$var wire 1 F" D7~output_o $end
$var wire 1 G" T2~output_o $end
$var wire 1 H" Output_Q[3]~output_o $end
$var wire 1 I" Output_Q[2]~output_o $end
$var wire 1 J" Output_Q[1]~output_o $end
$var wire 1 K" Output_Q[0]~output_o $end
$var wire 1 L" SCOUT[2]~output_o $end
$var wire 1 M" SCOUT[1]~output_o $end
$var wire 1 N" SCOUT[0]~output_o $end
$var wire 1 O" inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 P" inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 Q" ~GND~combout $end
$var wire 1 R" Memory_CLK~input_o $end
$var wire 1 S" Memory_CLK~inputclkctrl_outclk $end
$var wire 1 T" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 U" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 V" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 W" inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 X" inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 Y" inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 Z" inst145~2_combout $end
$var wire 1 [" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 \" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 ]" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 ^" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 _" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 `" inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 a" inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 b" inst145~1_combout $end
$var wire 1 c" inst16|sp_addr_internal[0]~12_combout $end
$var wire 1 d" inst16|sp_addr_internal[1]~4_cout $end
$var wire 1 e" inst16|sp_addr_internal[1]~5_combout $end
$var wire 1 f" inst87|LPM_DECODE_component|auto_generated|w_anode152w[3]~0_combout $end
$var wire 1 g" inst16|sp_addr_internal[3]~11_combout $end
$var wire 1 h" inst16|sp_addr_internal[1]~6 $end
$var wire 1 i" inst16|sp_addr_internal[2]~7_combout $end
$var wire 1 j" inst16|sp_addr_internal[2]~8 $end
$var wire 1 k" inst16|sp_addr_internal[3]~9_combout $end
$var wire 1 l" inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout $end
$var wire 1 m" inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 n" inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 o" inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 p" inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 q" inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 r" inst83|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 s" inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 t" inst97|Add1~1_combout $end
$var wire 1 u" inst145~0_combout $end
$var wire 1 v" inst87|LPM_DECODE_component|auto_generated|w_anode162w[3]~0_combout $end
$var wire 1 w" inst87|LPM_DECODE_component|auto_generated|w_anode132w[3]~0_combout $end
$var wire 1 x" inst72~0_combout $end
$var wire 1 y" inst65~combout $end
$var wire 1 z" inst72~1_combout $end
$var wire 1 {" inst12|LPM_COUNTER_component|auto_generated|_~0_combout $end
$var wire 1 |" inst97|Add0~2_combout $end
$var wire 1 }" inst97|Add0~3_combout $end
$var wire 1 ~" inst97|output_sum[0]~1 $end
$var wire 1 !# inst97|output_sum[1]~3 $end
$var wire 1 "# inst97|output_sum[2]~5 $end
$var wire 1 ## inst97|output_sum[3]~6_combout $end
$var wire 1 $# inst97|Add1~2_combout $end
$var wire 1 %# inst97|Add1~3_combout $end
$var wire 1 &# inst87|LPM_DECODE_component|auto_generated|w_anode142w[3]~1_combout $end
$var wire 1 '# inst78~0_combout $end
$var wire 1 (# inst78~1_combout $end
$var wire 1 )# inst97|Add1~5_combout $end
$var wire 1 *# inst66~combout $end
$var wire 1 +# inst97|Add1~7_combout $end
$var wire 1 ,# inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~feeder_combout $end
$var wire 1 -# inst76~0_combout $end
$var wire 1 .# inst97|Add1~9_combout $end
$var wire 1 /# inst87|LPM_DECODE_component|auto_generated|w_anode112w[3]~1_combout $end
$var wire 1 0# inst576~2_combout $end
$var wire 1 1# inst254~0_combout $end
$var wire 1 2# inst145~3_combout $end
$var wire 1 3# inst17|LPM_MUX_component|auto_generated|result_node[3]~2_combout $end
$var wire 1 4# Input[2]~input_o $end
$var wire 1 5# inst17|LPM_MUX_component|auto_generated|result_node[2]~10_combout $end
$var wire 1 6# inst2|LPM_MUX_component|auto_generated|result_node[2]~2_combout $end
$var wire 1 7# inst17|LPM_MUX_component|auto_generated|result_node[2]~9_combout $end
$var wire 1 8# inst17|LPM_MUX_component|auto_generated|result_node[2]~11_combout $end
$var wire 1 9# inst87|LPM_DECODE_component|auto_generated|w_anode142w[3]~0_combout $end
$var wire 1 :# inst87|LPM_DECODE_component|auto_generated|w_anode112w[3]~0_combout $end
$var wire 1 ;# inst87|LPM_DECODE_component|auto_generated|w_anode102w[3]~0_combout $end
$var wire 1 <# inst33~3_combout $end
$var wire 1 =# inst33~4_combout $end
$var wire 1 ># inst29~combout $end
$var wire 1 ?# inst34~combout $end
$var wire 1 @# inst27~combout $end
$var wire 1 A# inst45|LPM_MUX_component|auto_generated|result_node[1]~4_combout $end
$var wire 1 B# inst45|LPM_MUX_component|auto_generated|result_node[1]~5_combout $end
$var wire 1 C# inst17|LPM_MUX_component|auto_generated|result_node[1]~18_combout $end
$var wire 1 D# inst2|LPM_MUX_component|auto_generated|result_node[1]~4_combout $end
$var wire 1 E# inst2|LPM_MUX_component|auto_generated|_~2_combout $end
$var wire 1 F# inst17|LPM_MUX_component|auto_generated|result_node[3]~3_combout $end
$var wire 1 G# inst17|LPM_MUX_component|auto_generated|result_node[1]~17_combout $end
$var wire 1 H# inst17|LPM_MUX_component|auto_generated|result_node[1]~19_combout $end
$var wire 1 I# inst35~combout $end
$var wire 1 J# inst2|LPM_MUX_component|auto_generated|result_node[0]~6_combout $end
$var wire 1 K# inst2|LPM_MUX_component|auto_generated|_~3_combout $end
$var wire 1 L# inst2|LPM_MUX_component|auto_generated|result_node[0]~7_combout $end
$var wire 1 M# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 N# inst87|LPM_DECODE_component|auto_generated|w_anode102w[3]~1_combout $end
$var wire 1 O# Input[0]~input_o $end
$var wire 1 P# inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout $end
$var wire 1 Q# inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout $end
$var wire 1 R# inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout $end
$var wire 1 S# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 T# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 U# inst17|LPM_MUX_component|auto_generated|result_node[0]~24_combout $end
$var wire 1 V# inst17|LPM_MUX_component|auto_generated|result_node[0]~26_combout $end
$var wire 1 W# inst45|LPM_MUX_component|auto_generated|result_node[0]~7_combout $end
$var wire 1 X# inst17|LPM_MUX_component|auto_generated|result_node[0]~27_combout $end
$var wire 1 Y# inst17|LPM_MUX_component|auto_generated|result_node[0]~28_combout $end
$var wire 1 Z# inst87|LPM_DECODE_component|auto_generated|w_anode91w[3]~0_combout $end
$var wire 1 [# inst44|LPM_MUX_component|auto_generated|result_node[0]~3_combout $end
$var wire 1 \# inst576~3_combout $end
$var wire 1 ]# inst44|LPM_MUX_component|auto_generated|result_node[1]~2_combout $end
$var wire 1 ^# inst45|LPM_MUX_component|auto_generated|result_node[2]~2_combout $end
$var wire 1 _# inst45|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 `# inst44|LPM_MUX_component|auto_generated|result_node[2]~1_combout $end
$var wire 1 a# inst45|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 b# inst45|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 c# inst44|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 d# inst17|LPM_MUX_component|auto_generated|result_node[0]~29_combout $end
$var wire 1 e# inst17|LPM_MUX_component|auto_generated|result_node[0]~30_combout $end
$var wire 1 f# inst17|LPM_MUX_component|auto_generated|result_node[1]~20_combout $end
$var wire 1 g# inst17|LPM_MUX_component|auto_generated|result_node[1]~21_combout $end
$var wire 1 h# inst17|LPM_MUX_component|auto_generated|result_node[1]~22_combout $end
$var wire 1 i# Input[1]~input_o $end
$var wire 1 j# inst2|LPM_MUX_component|auto_generated|result_node[1]~5_combout $end
$var wire 1 k# inst87|LPM_DECODE_component|auto_generated|w_anode51w[3]~1_combout $end
$var wire 1 l# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout $end
$var wire 1 m# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout $end
$var wire 1 n# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~4_combout $end
$var wire 1 o# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~5_combout $end
$var wire 1 p# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~6_combout $end
$var wire 1 q# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~7_combout $end
$var wire 1 r# inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 $end
$var wire 1 s# inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout $end
$var wire 1 t# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~8_combout $end
$var wire 1 u# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~9_combout $end
$var wire 1 v# inst17|LPM_MUX_component|auto_generated|result_node[1]~23_combout $end
$var wire 1 w# inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout $end
$var wire 1 x# inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout $end
$var wire 1 y# inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 $end
$var wire 1 z# inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout $end
$var wire 1 {# inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~2_combout $end
$var wire 1 |# inst2|LPM_MUX_component|auto_generated|_~0_combout $end
$var wire 1 }# Input[3]~input_o $end
$var wire 1 ~# inst2|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 !$ inst2|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 "$ inst23|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout $end
$var wire 1 #$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~1_combout $end
$var wire 1 $$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout $end
$var wire 1 %$ inst17|LPM_MUX_component|auto_generated|result_node[2]~13_combout $end
$var wire 1 &$ inst17|LPM_MUX_component|auto_generated|result_node[2]~14_combout $end
$var wire 1 '$ inst17|LPM_MUX_component|auto_generated|result_node[2]~12_combout $end
$var wire 1 ($ inst17|LPM_MUX_component|auto_generated|result_node[2]~15_combout $end
$var wire 1 )$ inst17|LPM_MUX_component|auto_generated|result_node[2]~16_combout $end
$var wire 1 *$ inst2|LPM_MUX_component|auto_generated|_~1_combout $end
$var wire 1 +$ inst2|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 ,$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout $end
$var wire 1 -$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~10_combout $end
$var wire 1 .$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout $end
$var wire 1 /$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout $end
$var wire 1 0$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout $end
$var wire 1 1$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout $end
$var wire 1 2$ inst23|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 3$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~7_combout $end
$var wire 1 4$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~8_combout $end
$var wire 1 5$ inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 $end
$var wire 1 6$ inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout $end
$var wire 1 7$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~9_combout $end
$var wire 1 8$ inst17|LPM_MUX_component|auto_generated|result_node[3]~4_combout $end
$var wire 1 9$ inst17|LPM_MUX_component|auto_generated|result_node[3]~5_combout $end
$var wire 1 :$ inst17|LPM_MUX_component|auto_generated|result_node[3]~6_combout $end
$var wire 1 ;$ inst17|LPM_MUX_component|auto_generated|result_node[3]~7_combout $end
$var wire 1 <$ inst17|LPM_MUX_component|auto_generated|result_node[3]~8_combout $end
$var wire 1 =$ inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 >$ inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 $end
$var wire 1 ?$ inst23|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout $end
$var wire 1 @$ inst23|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 A$ inst23|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 B$ inst23|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 C$ inst87|LPM_DECODE_component|auto_generated|w_anode61w[3]~0_combout $end
$var wire 1 D$ inst87|LPM_DECODE_component|auto_generated|w_anode71w[3]~0_combout $end
$var wire 1 E$ inst87|LPM_DECODE_component|auto_generated|w_anode51w[3]~0_combout $end
$var wire 1 F$ inst87|LPM_DECODE_component|auto_generated|w_anode31w[3]~0_combout $end
$var wire 1 G$ inst87|LPM_DECODE_component|auto_generated|w_anode41w[3]~0_combout $end
$var wire 1 H$ inst87|LPM_DECODE_component|auto_generated|w_anode21w[3]~0_combout $end
$var wire 1 I$ inst87|LPM_DECODE_component|auto_generated|w_anode122w[3]~0_combout $end
$var wire 1 J$ Register_CLK~input_o $end
$var wire 1 K$ Register_CLK~inputclkctrl_outclk $end
$var wire 1 L$ inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout $end
$var wire 1 M$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~combout $end
$var wire 1 N$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~combout $end
$var wire 1 O$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~combout $end
$var wire 1 P$ inst23|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout $end
$var wire 1 Q$ inst145~4_combout $end
$var wire 1 R$ inst76456~combout $end
$var wire 1 S$ inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 T$ inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 U$ inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 V$ inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 W$ inst15|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 X$ inst15|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 Y$ inst15|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 Z$ inst15|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 [$ inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 \$ inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 ]$ inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ^$ inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 _$ inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 `$ inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 a$ inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 b$ inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 c$ inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 d$ inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 e$ inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 f$ inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 g$ inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 h$ inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 i$ inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 j$ inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 k$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] $end
$var wire 1 l$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] $end
$var wire 1 m$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] $end
$var wire 1 n$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 o$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 p$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 q$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 r$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 s$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 t$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 u$ inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 v$ inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 w$ inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 x$ inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 y$ inst87|LPM_DECODE_component|auto_generated|w_anode4w [3] $end
$var wire 1 z$ inst87|LPM_DECODE_component|auto_generated|w_anode4w [2] $end
$var wire 1 {$ inst87|LPM_DECODE_component|auto_generated|w_anode4w [1] $end
$var wire 1 |$ inst87|LPM_DECODE_component|auto_generated|w_anode4w [0] $end
$var wire 1 }$ inst4|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 ~$ inst4|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 !% inst4|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 "% inst4|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 #% inst4|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 $% inst4|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 %% inst4|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 &% inst4|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 '% inst4|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 (% inst4|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 )% inst4|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 *% inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 +% inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 ,% inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 -% inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 .% inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 /% inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 0% inst11|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 1% inst11|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 2% inst11|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 3% inst11|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 4% inst11|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 5% inst16|sp_addr_internal [3] $end
$var wire 1 6% inst16|sp_addr_internal [2] $end
$var wire 1 7% inst16|sp_addr_internal [1] $end
$var wire 1 8% inst16|sp_addr_internal [0] $end
$var wire 1 9% inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 :% inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 ;% inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 <% inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 =% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 >% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ?% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 @% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 A% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 B% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 C% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 D% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 E% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 F% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 G% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 H% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 I% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 J% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 K% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 L% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 M% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 N% inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 O% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 P% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 Q% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 R% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 S% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 T% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 U% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 V% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 W% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 X% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 Y% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 Z% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 [% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 \% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ]% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ^% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 _% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 `% inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 a% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 b% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 c% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 d% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 e% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 f% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 g% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 h% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 i% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 j% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 k% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 l% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 m% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 n% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 o% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 p% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 q% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 r% inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0'
0&
0%
0$
0(
0,
0+
0*
0)
00
0/
0.
0-
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0D
0C
0B
0A
0H
0G
0F
0E
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0b
0a
0`
0_
0c
0h
0g
0f
0e
0d
0l
0k
0j
0i
0p
0o
0n
0m
0t
0s
0r
0q
0w
0v
0u
0{
0z
0y
0x
0"!
0!!
0~
0}
0|
0#!
0$!
0%!
0&!
0'!
x(!
0)!
1*!
x+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
1W"
1X"
0Y"
0Z"
1["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
1h"
1i"
0j"
1k"
0l"
0m"
1n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
1>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0V$
0U$
0T$
0S$
0Z$
0Y$
0X$
0W$
0^$
0]$
0\$
0[$
0b$
0a$
0`$
0_$
0f$
0e$
0d$
0c$
0j$
0i$
0h$
0g$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0x$
0w$
0v$
z|$
z{$
zz$
0y$
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0.%
0-%
0,%
0+%
0*%
0/%
04%
03%
02%
01%
00%
08%
07%
06%
05%
0<%
0;%
0:%
09%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
$end
#5000
1"
1R"
1S"
0(!
#10000
0"
0R"
0S"
1(!
#15000
1"
1R"
1S"
0(!
#20000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1O"
0W"
1N"
1w
12#
1P"
1t!
1#!
#25000
1"
1R"
1S"
0(!
#30000
0"
0R"
0S"
1(!
#35000
1"
1R"
1S"
0(!
1N%
1M%
1J%
1H%
1E%
1D%
1)%
1(%
1%%
1#%
1~$
1}$
1s!
1r!
1o!
1m!
1j!
1i!
1S
1R
1O
1M
1J
1I
#40000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#45000
1"
1R"
1S"
0(!
#50000
0"
0R"
0S"
1(!
#55000
1"
1R"
1S"
0(!
#60000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#65000
1"
1R"
1S"
0(!
#70000
0"
0R"
0S"
1(!
#75000
1"
1R"
1S"
0(!
#80000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#85000
1"
1R"
1S"
0(!
#90000
0"
0R"
0S"
1(!
#95000
1"
1R"
1S"
0(!
#100000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1l$
1o$
1q$
1t$
1.%
1u$
1k$
0{"
1O"
0W"
1y$
14$
1{#
1t#
03#
1/#
0>!
13$
1/$
1%$
1f#
1X#
1N#
1M#
1C#
1H!
1=!
1A!
1w#
1g#
1]#
1P#
1|"
1C!
15!
14!
1a"
1U"
0T"
1~"
1[#
1Y#
1D!
1N"
1M!
1P!
1R!
1U!
1y!
1V!
1L!
1w
1U
1X
1Z
1]
1h
1^
1T
1Q$
0u"
1;#
0X"
0P"
17$
1$$
1u#
18#
10#
0<#
0g#
0Y#
1V#
1H#
1h#
01!
1V"
0!#
00!
1d#
0e!
1G"
0W!
1\!
01
1%!
0$!
1:
1Y"
0h#
0d#
11!
1v#
1e#
1,"
1-"
1/
10
0v#
0e#
0,"
0-"
0/
00
#105000
1"
1R"
1S"
0(!
#110000
0"
0R"
0S"
1(!
#115000
1"
1R"
1S"
0(!
#120000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#125000
1"
1R"
1S"
0(!
#130000
0"
0R"
0S"
1(!
#135000
1"
1R"
1S"
0(!
#140000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0w$
1v$
0x$
1\#
1X"
1P"
0Y"
0O"
1W"
0M"
1L"
0N"
0v
1u
0w
0Q$
1Z"
1Y"
0P"
0G"
1h!
0%!
1&!
#145000
1"
1R"
1S"
0(!
#150000
0"
0R"
0S"
1(!
#155000
1"
1R"
1S"
0(!
#160000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#165000
1"
1R"
1S"
0(!
#170000
0"
0R"
0S"
1(!
#175000
1"
1R"
1S"
0(!
#180000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1U$
1V$
0\#
1O"
0W"
1N"
1@"
1A"
1w
1+
1,
1b"
0Z"
1P"
1>#
11#
1X!
0h!
1'!
0&!
1I#
#185000
1"
1R"
1S"
0(!
#190000
0"
0R"
0S"
1(!
#195000
1"
1R"
1S"
0(!
1r%
1p%
1Z$
1X$
1d#
1($
1="
1;"
1D
1B
1e#
1)$
1L$
1-"
1+"
10
1.
#200000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#205000
1"
1R"
1S"
0(!
#210000
0"
0R"
0S"
1(!
#215000
1"
1R"
1S"
0(!
#220000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0v$
1\$
1^$
0Y"
1_#
1W#
0L"
13"
15"
0u
1n
1p
12#
0b"
0>#
01#
1t!
0X!
1#!
0'!
0I#
#225000
1"
1R"
1S"
0(!
#230000
0"
0R"
0S"
1(!
#235000
1"
1R"
1S"
0(!
0N%
1L%
0J%
1I%
0D%
0)%
1'%
0%%
1$%
0}$
0s!
1q!
0o!
1n!
0i!
0S
1Q
0O
1N
0I
#240000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#245000
1"
1R"
1S"
0(!
#250000
0"
0R"
0S"
1(!
#255000
1"
1R"
1S"
0(!
#260000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#265000
1"
1R"
1S"
0(!
#270000
0"
0R"
0S"
1(!
#275000
1"
1R"
1S"
0(!
#280000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#285000
1"
1R"
1S"
0(!
#290000
0"
0R"
0S"
1(!
#295000
1"
1R"
1S"
0(!
#300000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1p$
0q$
0.%
1-%
1s$
0u$
0k$
0{"
1O"
0W"
0_#
0W#
0A!
0a"
0U"
1T"
0~"
1m"
0["
0V"
10!
1&$
1`#
1J#
16#
15#
1B!
0w#
0[#
1Y#
1Q#
0P#
1}"
0D!
16!
05!
04!
0%$
1g#
0f#
0X#
0C#
1<#
08#
00#
0H!
0=!
1N"
1Q!
0R!
0y!
1x!
1T!
0V!
0L!
1w
1Y
0Z
0h
1g
1\
0^
0T
1Q$
0u"
0X"
0P"
1["
1V"
1!#
1\"
1L#
1+$
18#
1R#
0Q#
1z#
19!
06!
1h#
0Y#
0V#
1G"
0W!
1%!
0$!
0)$
1Y"
0\"
01!
0M#
1m#
0d#
0L$
0+"
0.
1)$
1v#
1n#
1L$
1+"
1,"
1.
1/
0e#
0-"
00
#305000
1"
1R"
1S"
0(!
#310000
0"
0R"
0S"
1(!
#315000
1"
1R"
1S"
0(!
#320000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#325000
1"
1R"
1S"
0(!
#330000
0"
0R"
0S"
1(!
#335000
1"
1R"
1S"
0(!
#340000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0w$
1v$
0x$
1=#
1X"
1P"
0Y"
0O"
1W"
0M"
1L"
0N"
0v
1u
0w
0Q$
1Z"
1?#
1Y"
0P"
11#
0G"
1h!
0%!
1&!
#345000
1"
1R"
1S"
0(!
#350000
0"
0R"
0S"
1(!
#355000
1"
1R"
1S"
0(!
#360000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#365000
1"
1R"
1S"
0(!
#370000
0"
0R"
0S"
1(!
#375000
1"
1R"
1S"
0(!
#380000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0v$
1x$
1`$
1a$
0=#
0Y"
1O"
0W"
1^#
15!
1x#
1B#
0L"
1N"
17"
18"
0u
1w
1r
1s
12#
0Z"
0?#
1P"
1_#
16!
1s#
01#
1t!
0h!
1#!
0&!
15$
0z#
09!
16$
#385000
1"
1R"
1S"
0(!
#390000
0"
0R"
0S"
1(!
#395000
1"
1R"
1S"
0(!
1N%
0M%
0L%
1K%
0I%
0H%
1G%
0E%
1)%
0(%
0'%
1&%
0$%
0#%
1"%
0~$
1,#
1s!
0r!
0q!
1p!
0n!
0m!
1l!
0j!
1S
0R
0Q
1P
0N
0M
1L
0J
#400000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#405000
1"
1R"
1S"
0(!
#410000
0"
0R"
0S"
1(!
#415000
1"
1R"
1S"
0(!
#420000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#425000
1"
1R"
1S"
0(!
#430000
0"
0R"
0S"
1(!
#435000
1"
1R"
1S"
0(!
#440000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#445000
1"
1R"
1S"
0(!
#450000
0"
0R"
0S"
1(!
#455000
1"
1R"
1S"
0(!
#460000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1n$
0l$
0o$
0p$
0t$
1.%
0s$
1u$
1r$
0{"
1O"
0W"
10$
1.$
1"$
0o#
0N#
1F#
05#
13#
1>!
1:!
18!
04$
0{#
0t#
0/#
03$
0/$
1,$
1p#
0m#
0^#
0B#
0x#
0g#
0]#
0H#
0|"
0C!
1@!
05!
1a"
1U"
0T"
1~"
1*$
0&$
0`#
0J#
1E#
06#
0B!
1[#
1V#
1Q#
1D!
06!
1:$
1c#
1$#
1N"
1O!
0M!
0P!
0Q!
0U!
1y!
0T!
1V!
1S!
1w
1W
0U
0X
0Y
0]
1h
0\
1^
1[
1Q$
0u"
1F$
0;#
1O$
1N$
1M$
0X"
0P"
1#$
0p#
0:$
0($
0V#
1'$
1G#
17#
08#
19!
0$$
00$
0n#
0_#
0s#
0h#
11!
0##
16!
0["
0V"
0!#
00!
0L#
1j#
1d#
1Y#
1r#
0R#
1M#
05$
1z#
07!
1;$
1G"
0W!
1b!
0\!
10"
1/"
1."
1%!
0$!
13
0:
1&
1%
1$
1<$
1Y"
1$$
0u#
0;$
0Y#
1($
1h#
07$
15$
0z#
17!
1\"
1"#
01!
0r#
1R#
0M#
0y#
1T#
06$
0#$
1*"
1-
0)$
0N$
0d#
16$
1#$
1##
1y#
1s#
0T#
1z#
0$$
0L$
0+"
0/"
0.
0%
1N$
1)$
0O$
0v#
0<$
0M$
1P$
1e#
1$$
0z#
1L$
1/"
1+"
00"
0,"
0*"
0."
11"
1-"
1%
1.
0&
0/
0-
0$
1'
10
0e#
0P$
0N$
0)$
0L$
0-"
01"
0/"
0+"
00
0'
0%
0.
1N$
1)$
1L$
1/"
1+"
1%
1.
#465000
1"
1R"
1S"
0(!
#470000
0"
0R"
0S"
1(!
#475000
1"
1R"
1S"
0(!
#480000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#485000
1"
1R"
1S"
0(!
#490000
0"
0R"
0S"
1(!
#495000
1"
1R"
1S"
0(!
#500000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0w$
1v$
0x$
1=#
1X"
1P"
0Y"
0O"
1W"
0M"
1L"
0N"
0v
1u
0w
0Q$
1Z"
1@#
1Y"
0P"
11#
0G"
1h!
0%!
1&!
#505000
1"
1R"
1S"
0(!
#510000
0"
0R"
0S"
1(!
#515000
1"
1R"
1S"
0(!
#520000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#525000
1"
1R"
1S"
0(!
#530000
0"
0R"
0S"
1(!
#535000
1"
1R"
1S"
0(!
#540000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0v$
1x$
1:%
0=#
0Y"
1O"
0W"
1^#
0L"
1N"
1'"
0u
1w
1j
12#
0Z"
0@#
1P"
1_#
01#
1t!
0h!
1#!
0&!
#545000
1"
1R"
1S"
0(!
#550000
0"
0R"
0S"
1(!
#555000
1"
1R"
1S"
0(!
1L%
0K%
0G%
1E%
1'%
0&%
0"%
1~$
0,#
1q!
0p!
0l!
1j!
1Q
0P
0L
1J
#560000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#565000
1"
1R"
1S"
0(!
#570000
0"
0R"
0S"
1(!
#575000
1"
1R"
1S"
0(!
#580000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#585000
1"
1R"
1S"
0(!
#590000
0"
0R"
0S"
1(!
#595000
1"
1R"
1S"
0(!
#600000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#605000
1"
1R"
1S"
0(!
#610000
0"
0R"
0S"
1(!
#615000
1"
1R"
1S"
0(!
#620000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
0n$
1l$
0.%
0-%
1,%
1s$
0r$
0{"
1O"
0W"
10$
0.$
1%$
1o#
0F#
15#
03#
0>!
0:!
08!
14$
1{#
1t#
1/#
0a"
0U"
1T"
0/!
0m"
1["
1V"
1!#
10!
1o"
1]"
0\"
11!
0+$
0*$
0'$
0j#
1`#
1J#
0G#
0E#
16#
1|"
1B!
0@!
0c#
0$#
1N"
0O!
1M!
0y!
0x!
1w!
1T!
0S!
1w
0W
1U
0h
0g
1f
1\
0[
1Q$
0u"
0F$
1Z#
0N$
0X"
0P"
17$
1&$
07#
18#
0<#
1u#
10#
0V"
0]"
1\"
0"#
1^"
0,$
05$
1z#
1+$
0($
0"$
0s#
1L#
0h#
02!
0##
1G"
0W!
0b!
1Y!
0/"
1%!
0$!
03
19
0%
0)$
1v#
1Y"
1($
0^"
12!
1##
00$
06$
1,$
15$
0z#
09!
0#$
1p#
1r#
0R#
1M#
03!
0L$
0+"
1,"
0.
1/
0v#
13!
10$
16$
1s#
0,"
0/
1)$
1L$
1+"
1.
#625000
1"
1R"
1S"
0(!
#630000
0"
0R"
0S"
1(!
#635000
1"
1R"
1S"
0(!
#640000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#645000
1"
1R"
1S"
0(!
#650000
0"
0R"
0S"
1(!
#655000
1"
1R"
1S"
0(!
#660000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0w$
1v$
0x$
1\#
1X"
1P"
0Y"
0O"
1W"
0M"
1L"
0N"
0v
1u
0w
0Q$
1Z"
1Y"
0P"
0G"
1h!
0%!
1&!
#665000
1"
1R"
1S"
0(!
#670000
0"
0R"
0S"
1(!
#675000
1"
1R"
1S"
0(!
#680000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#685000
1"
1R"
1S"
0(!
#690000
0"
0R"
0S"
1(!
#695000
1"
1R"
1S"
0(!
#700000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1T$
0U$
0\#
1O"
0W"
1I!
1N"
1?"
0@"
1w
1*
0+
1b"
0Z"
1P"
11#
1X!
0h!
1'!
0&!
#705000
1"
1R"
1S"
0(!
#710000
0"
0R"
0S"
1(!
#715000
1"
1R"
1S"
0(!
#720000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#725000
1"
1R"
1S"
0(!
#730000
0"
0R"
0S"
1(!
#735000
1"
1R"
1S"
0(!
#740000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0v$
0Y"
0I!
0L"
0u
12#
0b"
01#
1t!
0X!
1#!
0'!
#745000
1"
1R"
1S"
0(!
#750000
0"
0R"
0S"
1(!
#755000
1"
1R"
1S"
0(!
0N%
1G%
0)%
1"%
1,#
0s!
1l!
0S
1L
#760000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#765000
1"
1R"
1S"
0(!
#770000
0"
0R"
0S"
1(!
#775000
1"
1R"
1S"
0(!
#780000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#785000
1"
1R"
1S"
0(!
#790000
0"
0R"
0S"
1(!
#795000
1"
1R"
1S"
0(!
#800000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#805000
1"
1R"
1S"
0(!
#810000
0"
0R"
0S"
1(!
#815000
1"
1R"
1S"
0(!
#820000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
1n$
1.%
0u$
0{"
1O"
0W"
00$
1.$
0%$
1"$
0o#
1T#
1F#
00#
1:!
18!
1a"
1U"
0T"
0[#
0Q#
0}"
0D!
06!
15!
1N"
1O!
1y!
0V!
1w
1W
1h
0^
1Q$
0u"
0Z#
1:#
0X"
0P"
0&$
1#$
0p#
1'$
1U#
17#
19!
1V"
0r#
1R#
0M#
0!#
00!
05$
1z#
07!
16!
1G"
0W!
0Y!
1]!
1%!
0$!
09
1;
1Y"
1d#
0s#
0T#
1"#
01!
06$
0#$
15$
0z#
17!
02!
0##
16$
1#$
1e#
03!
1-"
10
#825000
1"
1R"
1S"
0(!
#830000
0"
0R"
0S"
1(!
#835000
1"
1R"
1S"
0(!
#840000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#845000
1"
1R"
1S"
0(!
#850000
0"
0R"
0S"
1(!
#855000
1"
1R"
1S"
0(!
#860000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0w$
1v$
0x$
1X"
1P"
0Y"
0O"
1W"
0M"
1L"
0N"
0v
1u
0w
0Q$
1Z"
1Y"
0P"
1R$
11#
0G"
1h!
0%!
1&!
#865000
1"
1R"
1S"
0(!
#870000
0"
0R"
0S"
1(!
#875000
1"
1R"
1S"
0(!
#880000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#885000
1"
1R"
1S"
0(!
#890000
0"
0R"
0S"
1(!
#895000
1"
1R"
1S"
0(!
#900000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
0v$
1x$
1j$
1h$
0Y"
1O"
0W"
0L"
1N"
1K"
1I"
0u
1w
1b
1`
12#
0Z"
1P"
0R$
01#
1t!
0h!
1#!
0&!
#905000
1"
1R"
1S"
0(!
#910000
0"
0R"
0S"
1(!
#915000
1"
1R"
1S"
0(!
0L%
0G%
0E%
0'%
0"%
0~$
0,#
0q!
0l!
0j!
0Q
0L
0J
#920000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#925000
1"
1R"
1S"
0(!
#930000
0"
0R"
0S"
1(!
#935000
1"
1R"
1S"
0(!
#940000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1w$
0x$
1{"
0X"
0P"
0O"
1W"
1M"
0N"
1v
0w
02#
1u"
1Y"
1X"
1P"
0t!
1W!
0#!
1$!
0Y"
#945000
1"
1R"
1S"
0(!
#950000
0"
0R"
0S"
1(!
#955000
1"
1R"
1S"
0(!
#960000
0#
0"
0J$
0R"
0K$
0S"
1(!
0G!
0J!
#965000
1"
1R"
1S"
0(!
#970000
0"
0R"
0S"
1(!
#975000
1"
1R"
1S"
0(!
#980000
1#
0"
1J$
0R"
1K$
0S"
1(!
1G!
1J!
1x$
0n$
0l$
0.%
1-%
0s$
0{"
1O"
0W"
0y$
10$
0.$
1%$
0"$
1o#
0F#
13#
10#
1>!
0:!
08!
04$
0{#
0t#
0/#
0a"
0U"
1T"
0~"
1/!
1m"
0["
0V"
10!
1*$
0`#
0J#
06#
0|"
0B!
1N"
0O!
0M!
0y!
1x!
0T!
1w
0W
0U
0h
1g
0\
1Q$
0u"
0:#
1O$
1N$
1M$
0X"
0P"
1&$
0#$
1p#
0'$
0U#
07#
1<#
09!
0u#
08#
00#
1["
1V"
00!
1]"
0\"
0L#
11!
1e!
1G"
0W!
0]!
10"
1/"
1."
11
1%!
0$!
0;
1&
1%
1$
1<$
1v#
0e#
1Y"
0$$
1u#
0d#
0]"
1\"
1^"
0p#
0R#
1*"
1,"
0-"
1-
1/
00
0O$
0v#
0^"
0u#
00"
0,"
0&
0/
0N$
0)$
1O$
1v#
0L$
0/"
0+"
10"
1,"
0%
0.
1&
1/
0O$
0v#
00"
0,"
0&
0/
#985000
1"
1R"
1S"
0(!
#990000
0"
0R"
0S"
1(!
#995000
1"
1R"
1S"
0(!
#1000000
