{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605465131159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465131159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:32:10 2020 " "Processing started: Sun Nov 15 15:32:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465131159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605465131159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605465131159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605465131876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605465131976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605465131976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605465132045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(10) " "Verilog HDL assignment warning at ula.v(10): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(13) " "Verilog HDL assignment warning at ula.v(13): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ula.v(15) " "Verilog HDL Case Statement warning at ula.v(15): case item expression never matches the case expression" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ula.v(6) " "Verilog HDL Always Construct warning at ula.v(6): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero ula.v(6) " "Verilog HDL Always Construct warning at ula.v(6): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ula.v(6) " "Inferred latch for \"Zero\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ula.v(6) " "Inferred latch for \"ALUOut\[0\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ula.v(6) " "Inferred latch for \"ALUOut\[1\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ula.v(6) " "Inferred latch for \"ALUOut\[2\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ula.v(6) " "Inferred latch for \"ALUOut\[3\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ula.v(6) " "Inferred latch for \"ALUOut\[4\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ula.v(6) " "Inferred latch for \"ALUOut\[5\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ula.v(6) " "Inferred latch for \"ALUOut\[6\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ula.v(6) " "Inferred latch for \"ALUOut\[7\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ula.v(6) " "Inferred latch for \"ALUOut\[8\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ula.v(6) " "Inferred latch for \"ALUOut\[9\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ula.v(6) " "Inferred latch for \"ALUOut\[10\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ula.v(6) " "Inferred latch for \"ALUOut\[11\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ula.v(6) " "Inferred latch for \"ALUOut\[12\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ula.v(6) " "Inferred latch for \"ALUOut\[13\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ula.v(6) " "Inferred latch for \"ALUOut\[14\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ula.v(6) " "Inferred latch for \"ALUOut\[15\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[16\] ula.v(6) " "Inferred latch for \"ALUOut\[16\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[17\] ula.v(6) " "Inferred latch for \"ALUOut\[17\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[18\] ula.v(6) " "Inferred latch for \"ALUOut\[18\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[19\] ula.v(6) " "Inferred latch for \"ALUOut\[19\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[20\] ula.v(6) " "Inferred latch for \"ALUOut\[20\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[21\] ula.v(6) " "Inferred latch for \"ALUOut\[21\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[22\] ula.v(6) " "Inferred latch for \"ALUOut\[22\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[23\] ula.v(6) " "Inferred latch for \"ALUOut\[23\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[24\] ula.v(6) " "Inferred latch for \"ALUOut\[24\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[25\] ula.v(6) " "Inferred latch for \"ALUOut\[25\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[26\] ula.v(6) " "Inferred latch for \"ALUOut\[26\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[27\] ula.v(6) " "Inferred latch for \"ALUOut\[27\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[28\] ula.v(6) " "Inferred latch for \"ALUOut\[28\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[29\] ula.v(6) " "Inferred latch for \"ALUOut\[29\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[30\] ula.v(6) " "Inferred latch for \"ALUOut\[30\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[31\] ula.v(6) " "Inferred latch for \"ALUOut\[31\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465132061 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[0\]\$latch " "Latch ALUOut\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[1\]\$latch " "Latch ALUOut\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[2\]\$latch " "Latch ALUOut\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[3\]\$latch " "Latch ALUOut\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[4\]\$latch " "Latch ALUOut\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[5\]\$latch " "Latch ALUOut\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[6\]\$latch " "Latch ALUOut\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[7\]\$latch " "Latch ALUOut\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[8\]\$latch " "Latch ALUOut\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[9\]\$latch " "Latch ALUOut\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[10\]\$latch " "Latch ALUOut\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[11\]\$latch " "Latch ALUOut\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[12\]\$latch " "Latch ALUOut\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[13\]\$latch " "Latch ALUOut\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[14\]\$latch " "Latch ALUOut\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[15\]\$latch " "Latch ALUOut\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[16\]\$latch " "Latch ALUOut\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132574 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[17\]\$latch " "Latch ALUOut\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[18\]\$latch " "Latch ALUOut\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[19\]\$latch " "Latch ALUOut\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[20\]\$latch " "Latch ALUOut\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[21\]\$latch " "Latch ALUOut\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[22\]\$latch " "Latch ALUOut\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[23\]\$latch " "Latch ALUOut\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[24\]\$latch " "Latch ALUOut\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[25\]\$latch " "Latch ALUOut\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[26\]\$latch " "Latch ALUOut\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[27\]\$latch " "Latch ALUOut\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[28\]\$latch " "Latch ALUOut\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[29\]\$latch " "Latch ALUOut\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[30\]\$latch " "Latch ALUOut\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[31\]\$latch " "Latch ALUOut\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[1\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Latch Zero\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[0\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465132580 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465132580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605465132912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605465132912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605465132975 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605465132975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605465132975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605465132975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465132997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:32:12 2020 " "Processing ended: Sun Nov 15 15:32:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465132997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465132997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465132997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605465132997 ""}
