#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fad749d7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fad749ea70 .scope module, "tb_spi_slave" "tb_spi_slave" 3 3;
 .timescale 0 0;
P_000001fad749ec00 .param/l "BIT_DUR" 0 3 6, +C4<00000000000000000000000000000010>;
P_000001fad749ec38 .param/l "BYTE_STORE" 0 3 7, +C4<00000000000000000000000011111010>;
P_000001fad749ec70 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
v000001fad7533cb0_0 .var "clk", 0 0;
v000001fad7535040_0 .net "clk_out", 0 0, v000001fad7533f30_0;  1 drivers
v000001fad75352c0_0 .net "data_out", 7 0, L_000001fad7534c80;  1 drivers
v000001fad7535a40_0 .var "en", 0 0;
v000001fad7534fa0_0 .var "load_id", 7 0;
v000001fad75348c0_0 .var "load_iv", 0 0;
v000001fad7534aa0_0 .var "nrst", 0 0;
v000001fad7534f00_0 .net "sel_out", 0 0, v000001fad7533210_0;  1 drivers
v000001fad75350e0_0 .net "spi_od", 7 0, L_000001fad7535ea0;  1 drivers
v000001fad7534960_0 .net "spi_ov", 0 0, L_000001fad7534d20;  1 drivers
S_000001fad74d3940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 74, 3 74 0, S_000001fad749ea70;
 .timescale 0 0;
v000001fad74a2a80_0 .var/2s "i", 31 0;
S_000001fad74d7c10 .scope module, "u_spi_host" "spi_host" 3 28, 4 6 0, S_000001fad749ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "load_iv";
    .port_info 3 /INPUT 8 "load_id";
    .port_info 4 /OUTPUT 1 "clk_out";
    .port_info 5 /OUTPUT 1 "sel_out";
    .port_info 6 /OUTPUT 8 "data_out";
P_000001fad74ab2f0 .param/l "BIT_DUR" 0 4 8, +C4<00000000000000000000000000000010>;
P_000001fad74ab328 .param/l "BYTE_STORE" 0 4 9, +C4<00000000000000000000000000010100>;
P_000001fad74ab360 .param/l "CNT_WIDTH" 1 4 29, +C4<00000000000000000000000000000101>;
P_000001fad74ab398 .param/l "DATA_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_000001fad74ab3d0 .param/l "IDLE" 1 4 24, +C4<00000000000000000000000000000000>;
P_000001fad74ab408 .param/l "LOAD" 1 4 26, +C4<00000000000000000000000000000010>;
P_000001fad74ab440 .param/l "SEND" 1 4 27, +C4<00000000000000000000000000000011>;
P_000001fad74ab478 .param/l "START" 1 4 25, +C4<00000000000000000000000000000001>;
L_000001fad74c2570 .functor NOT 1, v000001fad75348c0_0, C4<0>, C4<0>, C4<0>;
L_000001fad74c1ee0 .functor AND 1, L_000001fad7535360, L_000001fad74c2570, C4<1>, C4<1>;
L_000001fad74c1850 .functor AND 1, L_000001fad7535860, L_000001fad75354a0, C4<1>, C4<1>;
v000001fad74a2b20_0 .net *"_ivl_0", 31 0, L_000001fad75343c0;  1 drivers
v000001fad74a2bc0_0 .net *"_ivl_12", 0 0, L_000001fad7535860;  1 drivers
L_000001fad78b0118 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001fad74a2c60_0 .net/2u *"_ivl_14", 1 0, L_000001fad78b0118;  1 drivers
v000001fad74a2d00_0 .net *"_ivl_16", 0 0, L_000001fad75354a0;  1 drivers
L_000001fad78b0088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fad74a3160_0 .net *"_ivl_3", 29 0, L_000001fad78b0088;  1 drivers
L_000001fad78b00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fad74a2da0_0 .net/2u *"_ivl_4", 31 0, L_000001fad78b00d0;  1 drivers
v000001fad74a2ee0_0 .net *"_ivl_6", 0 0, L_000001fad7535360;  1 drivers
v000001fad7533030_0 .net *"_ivl_8", 0 0, L_000001fad74c2570;  1 drivers
v000001fad7532310_0 .net "clk", 0 0, v000001fad7533cb0_0;  1 drivers
v000001fad7532c70_0 .var "clk_cnt", 1 0;
v000001fad7533f30_0 .var "clk_out", 0 0;
v000001fad75328b0_0 .var "data_buf", 159 0;
v000001fad7532db0_0 .net "data_out", 7 0, L_000001fad7534c80;  alias, 1 drivers
v000001fad7533d50_0 .net "finish_load", 0 0, L_000001fad74c1ee0;  1 drivers
v000001fad7532810_0 .net "finish_send", 0 0, L_000001fad74c1850;  1 drivers
v000001fad7532950_0 .var "load_cnt", 4 0;
v000001fad75329f0_0 .net "load_id", 7 0, v000001fad7534fa0_0;  1 drivers
v000001fad7533df0_0 .net "load_iv", 0 0, v000001fad75348c0_0;  1 drivers
v000001fad7532130_0 .net "nrst", 0 0, v000001fad7534aa0_0;  1 drivers
v000001fad7533210_0 .var "sel_out", 0 0;
v000001fad7533ad0_0 .var "send_cnt", 4 0;
v000001fad7533e90_0 .var "state", 1 0;
E_000001fad74ccbb0/0 .event negedge, v000001fad7532130_0;
E_000001fad74ccbb0/1 .event posedge, v000001fad7532310_0;
E_000001fad74ccbb0 .event/or E_000001fad74ccbb0/0, E_000001fad74ccbb0/1;
L_000001fad75343c0 .concat [ 2 30 0 0], v000001fad7533e90_0, L_000001fad78b0088;
L_000001fad7535360 .cmp/eq 32, L_000001fad75343c0, L_000001fad78b00d0;
L_000001fad7535860 .cmp/eq 5, v000001fad7533ad0_0, v000001fad7532950_0;
L_000001fad75354a0 .cmp/eq 2, v000001fad7532c70_0, L_000001fad78b0118;
L_000001fad7534c80 .part v000001fad75328b0_0, 0, 8;
S_000001fad74ab4c0 .scope module, "u_spi_slave" "spi_slave" 3 43, 5 3 0, S_000001fad749ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "clk_in";
    .port_info 3 /INPUT 1 "sel_in";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "spi_ov";
    .port_info 6 /OUTPUT 8 "spi_od";
P_000001fad7566070 .param/l "BIT_DUR" 0 5 5, +C4<00000000000000000000000000000010>;
P_000001fad75660a8 .param/l "BYTE_STORE" 0 5 6, +C4<00000000000000000000000000010100>;
P_000001fad75660e0 .param/l "CNT_WIDTH" 1 5 23, +C4<00000000000000000000000000000101>;
P_000001fad7566118 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_000001fad7566150 .param/l "IDLE" 1 5 19, +C4<00000000000000000000000000000000>;
P_000001fad7566188 .param/l "PIPE" 1 5 21, +C4<00000000000000000000000000000010>;
P_000001fad75661c0 .param/l "RECE" 1 5 20, +C4<00000000000000000000000000000001>;
L_000001fad74c18c0 .functor AND 1, v000001fad7533f30_0, v000001fad7533210_0, C4<1>, C4<1>;
L_000001fad74c1f50 .functor AND 1, L_000001fad7535180, L_000001fad75355e0, C4<1>, C4<1>;
v000001fad7532b30_0 .net *"_ivl_0", 1 0, L_000001fad7535f40;  1 drivers
v000001fad75330d0_0 .net *"_ivl_14", 31 0, L_000001fad7535540;  1 drivers
L_000001fad78b0238 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fad7532a90_0 .net *"_ivl_17", 29 0, L_000001fad78b0238;  1 drivers
L_000001fad78b0280 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fad7533490_0 .net/2u *"_ivl_18", 31 0, L_000001fad78b0280;  1 drivers
L_000001fad78b0160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fad75323b0_0 .net/2u *"_ivl_2", 1 0, L_000001fad78b0160;  1 drivers
v000001fad7532090_0 .net *"_ivl_20", 0 0, L_000001fad7535180;  1 drivers
v000001fad7533990_0 .net *"_ivl_22", 31 0, L_000001fad7535220;  1 drivers
L_000001fad78b02c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fad7533350_0 .net *"_ivl_25", 26 0, L_000001fad78b02c8;  1 drivers
v000001fad7532bd0_0 .net *"_ivl_26", 31 0, L_000001fad75341e0;  1 drivers
L_000001fad78b0310 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fad7533b70_0 .net *"_ivl_29", 26 0, L_000001fad78b0310;  1 drivers
L_000001fad78b0358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fad75321d0_0 .net/2u *"_ivl_30", 31 0, L_000001fad78b0358;  1 drivers
v000001fad7532d10_0 .net *"_ivl_32", 31 0, L_000001fad7535400;  1 drivers
v000001fad7532270_0 .net *"_ivl_34", 0 0, L_000001fad75355e0;  1 drivers
v000001fad7533a30_0 .net *"_ivl_4", 0 0, L_000001fad75340a0;  1 drivers
v000001fad7532450_0 .net *"_ivl_40", 31 0, L_000001fad75359a0;  1 drivers
L_000001fad78b03a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fad7532e50_0 .net *"_ivl_43", 29 0, L_000001fad78b03a0;  1 drivers
L_000001fad78b03e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fad75324f0_0 .net/2u *"_ivl_44", 31 0, L_000001fad78b03e8;  1 drivers
L_000001fad78b01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fad7532630_0 .net/2u *"_ivl_6", 0 0, L_000001fad78b01a8;  1 drivers
L_000001fad78b01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fad7532ef0_0 .net/2u *"_ivl_8", 0 0, L_000001fad78b01f0;  1 drivers
v000001fad75337b0_0 .net "clk", 0 0, v000001fad7533cb0_0;  alias, 1 drivers
v000001fad7532770_0 .net "clk_in", 0 0, v000001fad7533f30_0;  alias, 1 drivers
v000001fad75326d0_0 .net "clk_in_posedge", 0 0, L_000001fad75357c0;  1 drivers
v000001fad7532f90_0 .var "d_clk_in", 0 0;
v000001fad75333f0_0 .var "data_buf", 159 0;
v000001fad7533170_0 .net "data_in", 7 0, L_000001fad7534c80;  alias, 1 drivers
v000001fad75335d0_0 .net "finish_rece", 0 0, L_000001fad74c18c0;  1 drivers
v000001fad7533670_0 .net "finish_send", 0 0, L_000001fad74c1f50;  1 drivers
v000001fad7533530_0 .var "length", 4 0;
v000001fad75332b0_0 .net "nrst", 0 0, v000001fad7534aa0_0;  alias, 1 drivers
v000001fad7532590_0 .net "sel_in", 0 0, v000001fad7533210_0;  alias, 1 drivers
v000001fad7533710_0 .var "send_cnt", 4 0;
v000001fad7533850_0 .net "spi_od", 7 0, L_000001fad7535ea0;  alias, 1 drivers
v000001fad75338f0_0 .net "spi_ov", 0 0, L_000001fad7534d20;  alias, 1 drivers
v000001fad7533c10_0 .var "state", 1 0;
E_000001fad74cc530 .event posedge, v000001fad7532310_0;
L_000001fad7535f40 .concat [ 1 1 0 0], v000001fad7533f30_0, v000001fad7532f90_0;
L_000001fad75340a0 .cmp/eq 2, L_000001fad7535f40, L_000001fad78b0160;
L_000001fad75357c0 .functor MUXZ 1, L_000001fad78b01f0, L_000001fad78b01a8, L_000001fad75340a0, C4<>;
L_000001fad7535540 .concat [ 2 30 0 0], v000001fad7533c10_0, L_000001fad78b0238;
L_000001fad7535180 .cmp/eq 32, L_000001fad7535540, L_000001fad78b0280;
L_000001fad7535220 .concat [ 5 27 0 0], v000001fad7533710_0, L_000001fad78b02c8;
L_000001fad75341e0 .concat [ 5 27 0 0], v000001fad7533530_0, L_000001fad78b0310;
L_000001fad7535400 .arith/sub 32, L_000001fad75341e0, L_000001fad78b0358;
L_000001fad75355e0 .cmp/eq 32, L_000001fad7535220, L_000001fad7535400;
L_000001fad7535ea0 .part v000001fad75333f0_0, 0, 8;
L_000001fad75359a0 .concat [ 2 30 0 0], v000001fad7533c10_0, L_000001fad78b03a0;
L_000001fad7534d20 .cmp/eq 32, L_000001fad75359a0, L_000001fad78b03e8;
    .scope S_000001fad74d7c10;
T_0 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7533e90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001fad7533df0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fad7533e90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fad7533d50_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001fad7533e90_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001fad7532810_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7533e90_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001fad7533e90_0;
    %assign/vec4 v000001fad7533e90_0, 0;
T_0.9 ;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fad74d7c10;
T_1 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7532950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v000001fad7533df0_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001fad7532950_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fad7532950_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7532950_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001fad7532950_0;
    %assign/vec4 v000001fad7532950_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fad74d7c10;
T_2 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fad7533210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001fad7533d50_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fad7533210_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %load/vec4 v000001fad7532810_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 1;
    %assign/vec4 v000001fad7533210_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fad7533210_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fad74d7c10;
T_3 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7532c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fad7533f30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v000001fad7533d50_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7532c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fad7533f30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v000001fad7532c70_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001fad7532c70_0, 0;
    %load/vec4 v000001fad7532810_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v000001fad7532c70_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/1 T_3.10, 4;
    %load/vec4 v000001fad7532c70_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.10;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %load/vec4 v000001fad7533f30_0;
    %inv;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %load/vec4 v000001fad7533f30_0;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %assign/vec4 v000001fad7533f30_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7532c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fad7533f30_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fad74d7c10;
T_4 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v000001fad7533ad0_0;
    %load/vec4 v000001fad7532950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001fad7532c70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.5, 8;
    %load/vec4 v000001fad7533ad0_0;
    %addi 1, 0, 5;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %load/vec4 v000001fad7533ad0_0;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %assign/vec4 v000001fad7533ad0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v000001fad7533ad0_0;
    %load/vec4 v000001fad7532950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v000001fad7532c70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v000001fad7533ad0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v000001fad7533ad0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533ad0_0, 0;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fad74d7c10;
T_5 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad7532130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001fad75328b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001fad7533df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v000001fad75328b0_0;
    %load/vec4 v000001fad75329f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001fad75328b0_0;
    %pad/u 168;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %pad/u 160;
    %assign/vec4 v000001fad75328b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001fad7533e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001fad7532c70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %load/vec4 v000001fad75328b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %load/vec4 v000001fad75328b0_0;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v000001fad75328b0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001fad75328b0_0, 0;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fad74ab4c0;
T_6 ;
    %wait E_000001fad74cc530;
    %load/vec4 v000001fad7532770_0;
    %assign/vec4 v000001fad7532f90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fad74ab4c0;
T_7 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad75332b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7533c10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v000001fad7532590_0;
    %inv;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fad7533c10_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v000001fad75335d0_0;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fad7533c10_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v000001fad7533670_0;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fad7533c10_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001fad7533c10_0;
    %assign/vec4 v000001fad7533c10_0, 0;
T_7.9 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fad74ab4c0;
T_8 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad75332b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v000001fad75326d0_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001fad7533530_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fad7533530_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.5, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533530_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001fad7533530_0;
    %assign/vec4 v000001fad7533530_0, 0;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fad74ab4c0;
T_9 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad75332b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533710_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v000001fad7533710_0;
    %load/vec4 v000001fad7533530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001fad7533710_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fad7533710_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.7, 4;
    %load/vec4 v000001fad7533710_0;
    %load/vec4 v000001fad7533530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533710_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fad7533710_0, 0;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fad74ab4c0;
T_10 ;
    %wait E_000001fad74ccbb0;
    %load/vec4 v000001fad75332b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001fad75333f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001fad75326d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v000001fad75333f0_0;
    %load/vec4 v000001fad7533170_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v000001fad75333f0_0;
    %pad/u 168;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/u 160;
    %assign/vec4 v000001fad75333f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fad7533c10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v000001fad75333f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001fad75333f0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001fad75333f0_0, 0;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fad749ea70;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001fad7533cb0_0;
    %inv;
    %store/vec4 v000001fad7533cb0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fad749ea70;
T_12 ;
    %vpi_call/w 3 58 "$display", "Starting Sim" {0 0 0};
    %vpi_call/w 3 59 "$dumpfile", "sim/vcd/spi_slave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fad749ea70 {0 0 0};
    %vpi_call/w 3 61 "$display", "Testing assorted values" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fad7533cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fad7534aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fad7535a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fad75348c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fad7534fa0_0, 0, 8;
    %delay 1, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fad7534aa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fad7535a40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fad7535a40_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fad75348c0_0, 0, 1;
    %fork t_1, S_000001fad74d3940;
    %jmp t_0;
    .scope S_000001fad74d3940;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fad74a2a80_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001fad74a2a80_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_12.1, 5;
    %delay 10, 0;
    %load/vec4 v000001fad74a2a80_0;
    %pad/s 8;
    %store/vec4 v000001fad7534fa0_0, 0, 8;
    %load/vec4 v000001fad74a2a80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001fad74a2a80_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001fad749ea70;
t_0 %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fad75348c0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 81 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_spi_slave.sv";
    ".\src\spi_host.sv";
    ".\src\spi_slave.sv";
