

================================================================
== Vitis HLS Report for 'smm'
================================================================
* Date:           Sun Jun 23 03:43:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      301|    20901|  1.505 us|  0.105 ms|  302|  20902|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61  |smm_Pipeline_VITIS_LOOP_15_1  |      205|      205|  1.025 us|  1.025 us|  205|  205|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      300|    20900|   3 ~ 209|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      69|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      391|     266|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      40|    -|
|Register             |        -|     -|       21|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      412|     375|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61  |smm_Pipeline_VITIS_LOOP_15_1  |        0|   3|  391|  266|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   3|  391|  266|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_84_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_78_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln18_fu_95_p2               |      icmp|   0|  0|  39|          32|           4|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  69|          47|          12|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |j_fu_44    |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  40|          8|    8|         20|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |add_ln15_reg_118                                     |  7|   0|    7|          0|
    |ap_CS_fsm                                            |  5|   0|    5|          0|
    |grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln18_reg_128                                    |  1|   0|    1|          0|
    |j_fu_44                                              |  7|   0|    7|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 21|   0|   21|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           smm|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           smm|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           smm|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           smm|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           smm|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           smm|  return value|
|data_address0      |  out|    8|   ap_memory|          data|         array|
|data_ce0           |  out|    1|   ap_memory|          data|         array|
|data_we0           |  out|    1|   ap_memory|          data|         array|
|data_d0            |  out|   32|   ap_memory|          data|         array|
|data_q0            |   in|   32|   ap_memory|          data|         array|
|data_address1      |  out|    8|   ap_memory|          data|         array|
|data_ce1           |  out|    1|   ap_memory|          data|         array|
|data_q1            |   in|   32|   ap_memory|          data|         array|
|all_zero_address0  |  out|    7|   ap_memory|      all_zero|         array|
|all_zero_ce0       |  out|    1|   ap_memory|      all_zero|         array|
|all_zero_q0        |   in|   32|   ap_memory|      all_zero|         array|
|w_address0         |  out|   14|   ap_memory|             w|         array|
|w_ce0              |  out|    1|   ap_memory|             w|         array|
|w_q0               |   in|   32|   ap_memory|             w|         array|
+-------------------+-----+-----+------------+--------------+--------------+

