Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 17:24:08 2022
| Host         : DESKTOP-CBEJ2VF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_Tx_control_sets_placed.rpt
| Design       : top_Tx
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              11 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+---------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------+---------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | UART_Tx/clk_en/ce_o_reg_0   |                                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | UART_Tx/clk_en/Tx_active_o0 |                                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | UART_Tx/clk_en/Tx_done_o0   |                                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                             |                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | UART_Tx/clk_en/E[0]         |                                       |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                             | UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------+-----------------------------+---------------------------------------+------------------+----------------+--------------+


