REGISTER WIDTH,32,,,,,,
,,,,,,,
Register Address,Register Name:,Type,Default value,Register Description,Lock Bit support,DigRF Register Name:,Nominal Value
0x00,PM_BUCK_CTRL_REG,rw,0x00000000,No,,,
,,0,pm_buck_xtal_en,Active high signal to enable operating from the crystal clock,,,
,,4:1,pm_buck_tstmuxsel,Selects which test mux configuration is being used in the Buck.,,,
,,5,pm_buck_test_en,Active high signal to enable the Buck test mode.,,,
,,6,pm_buck_trim_en,Enables buck output voltage trimming,,,
,,11:7,pm_buck_trim_zcross,"5 bits trimming signal controlling the zero cross detector offset voltage.
00000      0mV
00001      1mV
00010      2mV
.....
01111      15mV
10000      0mV
10001      -1mV
10010      -2mV
10011      -3mV (0x19 = Default)
.....
11111      -15mv",,,
,,13:12,pm_buck_trim_freq,"2 bits trimming signal for the internal buck oscillator.
 00: (fosc=10.0MHz, default)
 01: (fosc=13.0MHz)
 10: (fosc=6.0MHz)
 11: (fosc=15.7MHz)",,,
,,17:14,pm_buck_trim,"  4 bits trimming signal of the buck converter output voltage
0000: Vsysnom · 90%
1000: Vsysnom  (Default)
1111: Vsysnom · 110%",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x04,PM_LDO_CTRL_REG,rw,0x00000000,No,,,
,,0,pm_sldo_tst_en,Active high enable for pm_sldo testmode.,,,
,,2,pm_hvldo_tst_load_en,Test enable for enabling load current of 20mA in typ case for hv_ldo,,,
,,3,pm_ioldo_en,Active high enable for pm_ioldo_en,,,
,,4,pm_ioldo_tst_load_en,Test enable for enabling load current on pm_ioldo of circa 20mA in typ case.,,,
,,5,pm_ioldo_trim,"Digital trim setting to configure output voltage of pm_ioldo.

‘1’: 3V output mode

‘0’: 1.8V output mode",,,
,,6,pm_simldo_en,Active high enable for pm_simldo.,,,
,,7,pm_simldo_tst_load_en, Test enable for enabling load current on pm_simldo of circa 20mA in typ case.,,,
,,8,pm_simldo_trim,"Digital trim setting to configure output voltage of pm_simldo.

‘1’: 3V output mode

‘0’: 1.8V output mode",,,
,,9,usim_vcc_en_force_regmap,Force to use pm_simldo_en from regmap instead of Ceva driven usim_vcc_en,,,
,,10,usim_vcc_volt_force_regmap,Force to use pm_simldo_trim from regmap instead of Ceva driven usim_vcc_volt,,,
,,12,pm_scan_iddq_en,When ‘1’ connects S11VD to D11VD. This should only be used in schan chain or iddq mode,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x08,PM_BGRBIAS_CTRL_REG,rw,0x00000000,No,,,
,,2:0,pm_bgr_trim,"Trimmng for bgr voltage
bgr_trim ----- Resitor % change
000 ----- 90%
001 ----- 95 % ( 1 LSB step)
....
100 ----- 100%
111 ----- 105%",,,
,,3,pm_bgr_tst_sel,Active high test enable signal for bgr test outputs,,,
,,4,pm_ib_4u_tst_sel,Active high test enable of 4uA test current,,,
,,5,pm_ib_20u_tst_sel,Active high test enable of 20uA test current,,,
,,6,pm_lvbias_trim_en," Active high signal to enable trimming of lvbias 4uA bias current.When ‘0’, trimming is disabled and the default (10000) trim word is selected.",,,
,,11:7,pm_trim_4u,"Current trim setting for the 4uA currents
trim_4u ----- current % change
00000 ----- 90%
00001 ----- 90.625 % ( 1 LSB step)
....
10000 ----- 100%
11111 ----- 110%",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x0C,TST_ATB_CTRL_REG,rw,0x00000000,No,,,
,,0,tst_auxdac1_sel,"auxdac output switch select to bypass auxdac output to ATEST0 pin

when 1, connects tst_auxdac1 input to ATEST0",,,
,,1,tst_auxdac2_sel,"auxdac output switch select to bypass auxdac output to ATEST0 pin

when 1, connects tst_auxdac2 input to ATEST1",,,
,,3:2,tst_buf_en_10,"atb buffer mode enable

when tst_buf_en_10_d11vd<1:0> is is b'11 / d'3 enables buffer and biasgen for ATEST1 and ATEST0

when tst_buf_en_10_d11vd<1:0> is is b'10 / d'2 enables buffer and biasgen only for ATEST1

when tst_buf_en_10_d11vd<1:0> is is b'01 / d'1 enables buffer and biasgen only for ATEST0

when tst_buf_en_10_d11vd<1:0> is is b'00 / d'0 disables the buffer and biasgen for ATEST1 and and ATEST0",,,
,,5:4,tst_buf_en_32,"atb buffer mode enable

when tst_buf_en_32_d11vd<1:0> is is b'11 / d'3 enables buffer and biasgen for ATEST3 and ATEST2

when tst_buf_en_32_d11vd<1:0> is is b'10 / d'2 enables buffer and biasgen only for ATEST3

when tst_buf_en_32_d11vd<1:0> is is b'01 / d'1 enables buffer and biasgen only for ATEST2

when tst_buf_en_32_d11vd<1:0> is is b'00 / d'0 disables the buffer and biasgen for ATEST3 and and ATEST2",,,
,,7:6,tst_bypass_en_10," 
atb bypass mode enable

when tst_bypass_en_10_d11vd is is b'11 / d'3 enables bypass mode for ATEST1 and ATEST0

when tst_bypass_en_10_d11vd is is b'10 / d'2 enables bypass mode only for ATEST1

when tst_bypass_en_10_d11vd is is b'01 / d'1 enables bypass mode only for ATEST0

when tst_bypass_en_10_d11vd is is b'00 / d'0 disables the bypass mode for ATEST1 and and ATEST0",,,
,,9:8,tst_bypass_en_32,"atb bypass mode enable

when tst_bypass_en_32_d11vd is is b'11 / d'3 enables bypass mode for ATEST3 and ATEST2

when tst_bypass_en_32_d11vd is is b'10 / d'2 enables bypass mode only for ATEST3

when tst_bypass_en_32_d11vd is is b'01 / d'1 enables bypass mode only for ATEST2

when tst_bypass_en_32_d11vd is is b'00 / d'0 disables the bypass mode for ATEST3 and and ATEST2",,,
,,10,tst_flip_10,"When 1, Flips output on ATEST1 and ATEST0",,,
,,11,tst_flip_32,"When 1, Flips output on ATEST3 and ATEST2",,,
,,15:12,tst_pd_atb,"When tst_pd_atb<3> is 1, Pull down is active on atb_iqp1 internal bus line

When tst_pd_atb<2> is 1, Pull down is active on atb_iqp0 internal bus line

When tst_pd_atb<1> is 1, Pull down is active on atb_iqn1 internal bus line

When tst_pd_atb<0> is 1, Pull down is active on atb_iqn0 internal bus line",,,
,,19:16,tst_pd_atest,When tst_pd_atest<x> is 1 Pull down is active on ATESTx pin,,,
,,20,auxmeas_in_div_en,"Division of the ADC-input:

‘1’ divide by 3

‘0’ divide by 1

only if auxmeas_in_en_d11vd = 1.",,,
,,21,auxmeas_in_en,"Division of the ADC-input:

‘1’ divide by 3

‘0’ divide by 1

only if auxmeas_in_en_d11vd = 1.",,,
,,22,tst_buf_stg2_en,"When tst_buf_en_32_d11vd<1:0> is b'11 or b'10 or b'01,

if tst_buf_stg2_en_d11vd is 1,

stage2 of buffer is enabled as well. Used in case when the output test capacitance load is 200pF.",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x10,TST_ATB_SEL_REG,rw,0x00000000,No,,,
,,3:0,tst_pm_sel,"when tst_pm_sel_d11vd<3:0> is b'1000 / d'8 ,tst_pm_ip = atb_iqp1

when tst_pm_sel_d11vd<3:0> is b'0100 / d'4 ,tst_pm_qp = atb_iqp0

when tst_pm_sel_d11vd<3:0> is b'0010 / d'2 ,tst_pm_in = atb_iqn1

when tst_pm_sel_d11vd<3:0> is b'0001 / d'1 ,tst_pm_qn = atb_iqn0",,,
,,7:4,tst_gnss_sel,"when tst_gnss_sel_d11vd<3:0> is b'1000 / d'8 ,tst_gnss_ip = atb_iqp1

when tst_gnss_sel_d11vd<3:0> is b'0100 / d'4 ,tst_gnss_qp = atb_iqp0

when tst_gnss_sel_d11vd<3:0> is b'0010 / d'2 ,tst_gnss_in = atb_iqn1

when tst_gnss_sel_d11vd<3:0> is b'0001 / d'1 ,tst_gnss_qn = atb_iqn0",,,
,,11:8,tst_nbiot_sel,"when tst_nbiot_sel_d11vd<3:0> is b'1000 / d'8 ,tst_nbiot_ip = atb_iqp1

when tst_nbiot_sel_d11vd<3:0> is b'0100 / d'4 ,tst_nbiot_qp = atb_iqp0

when tst_nbiot_sel_d11vd<3:0> is b'0010 / d'2 ,tst_nbiot_in = atb_iqn1

when tst_nbiot_sel_d11vd<3:0> is b'0001 / d'1 ,tst_nbiot_qn = atb_iqn0",,,
,,15:12,tst_adc_sel,"atb bus select for aux-adc input

when tst_adc_sel_d11vd<3:0> is b'1000 / d'8 ,aux_meas = atb_iqp1

when tst_adc_sel_d11vd<3:0> is b'0100 / d'4 ,aux_meas = atb_iqp0

when tst_adc_sel_d11vd<3:0> is b'0010 / d'2 ,aux_meas = atb_iqn1

when tst_adc_sel_d11vd<3:0> is b'0001 / d'1 ,aux_meas = atb_iqn0",,,
,,17:16,tst_sel_0,"atb test buffer input select for ATEST0

when tst_sel_0_d11vd<1:0> is b'10/d'2, atb_iqn1 = ATEST0

when tst_sel_0_d11vd<1:0> is b'01/d'1, atb_iqn0 = ATEST0",,,
,,19:18,tst_sel_1,"atb test buffer input select for ATEST1

when tst_sel_1_d11vd<1:0> is b'10/d'2, atb_iqp1 = ATEST1

when tst_sel_1_d11vd<1:0> is b'01/d'1, atb_iqp0 = ATEST1",,,
,,21:20,tst_sel_2,"atb test buffer input select for ATEST2

when tst_sel_2_d11vd<1:0> is b'10/d'2, atb_iqn1 = ATEST2

when tst_sel_2_d11vd<1:0> is b'01/d'1, atb_iqn0 = ATEST2",,,
,,23:22,tst_sel_3,"atb test buffer input select for ATEST3

when tst_sel_3_d11vd<1:0> is b'10/d'2, atb_iqp1 = ATEST3

when tst_sel_3_d11vd<1:0> is b'01/d'1, atb_iqp0 = ATEST3",,,
,,27:24,tst_ana_pll_nbiot_sel,"atb bus select for nbiot pll testmux output
when tst_ana_pll_nbiot_sel_d11vd<3:0> is b'1000 / d'8 ,tst_ana_pll_nbiot = atb_iqp1
when tst_ana_pll_nbiot_sel_d11vd<3:0> is b'0100 / d'4 ,tst_ana_pll_nbiot = atb_iqp0
when tst_ana_pll_nbiot_sel_d11vd<3:0> is b'0010 / d'2 ,tst_ana_pll_nbiot = atb_iqn1
when tst_ana_pll_nbiot_sel_d11vd<3:0> is b'0001 / d'1 ,tst_ana_pll_nbiot = atb_iqn0",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x14,PM_CTRL_REG,rw,0x00000000,No,,,
,,3:0,pm_tstoutqn_sel,"4-bit mux selection signal to connect pm test outputs to tst_pm_qn pin of atb 
0001 : ib_20u_tst 
0010 : ib_4u_tst
0100 : bgr_tst
1000 : pm_sldo_tst",,,
,,7:4,pm_tstoutqp_sel,"4-bit mux selection signal to connect pm test outputs to tst_pm_qp pin of atb
0001 : ib_20u_tst 
0010 : ib_4u_tst
0100 : bgr_tst
1000 : pm_sldo_tst",,,
,,8,pm_battery_div_en, Active high signal to enable battery divider,,,
,,12:9,pm_tstoutip_sel,"4-bit mux selection signal to connect pm test outputs to tst_pm_ip pin of atb
0001 : BUCK_VS
0010 : PM_VS2
0100 : D11VD
1000 : VSYS",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x18,CONFIG_GPIO_REG,rw,0x00000000,No,,,
,,7:0,gpio_in,ARM GPIO read side,,,
,,15:8,gpio_out,ARM GPIO write side,,,
,,23:16,gpio_oen,"ARM GPIO output enable. 0=output, 1=input",,,
,,31:24,gpio_pol,"ARM GPIO input polarity. 0=no inversion, 1=inversion active.",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x20,CONFIG_CLK_CTRL_REG,rw,0x00000000,No,,,
,,2,buck_clk_en,Enable of the buck clock gate,,,
,,3,ceva_timer_clk_en,Enable of the ceva timers clock gate,,,
,,9,arm_lockupreset,"Enable ARM reset when LOCKUP situation occurs.
0 = reset disabled
1 = reset enabled",,,
,,14:11,spare_high,"Spare registers, deafult high",,,
,,18:15,spare_low,"Spare registers, deafult low",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x24,CONFIG_CLK_CTRL2_REG,rw,0x00000000,No,,,
,,0,pll_bypass,FREF is bypassed to FOUTPOSTDIV,,,
,,13:2,pll_fbdiv,PLL Feedback divide value (16 to 400),,,
,,16,pll_lock,"Lock signal
Indicates no cycle slips between the feedback clock and FPFD for 256
consecutive cycles
",,,
,,20:18,pll_postdiv1,"PLL post divide 1 setting (1 to 7)
Total post divide is POSTDIV1 x POSTDIV2
",,,
,,23:21,pll_postdiv2,"PLL post divide 2 setting (1 to 7)
Total post divide is POSTDIV1 x POSTDIV2
",,,
,,29:24,pll_refdiv,Reference divide value (1 to 63),,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x28,CONFIG_BIST_REG,rw,0x00000000,No,,,
,,0,bist_en_arm_code_ram,Enable of BIST for ARM code RAM,,,
,,1,bist_en_arm_data_ram,Enable of BIST for ARM data RAM,,,
,,2,bist_en_ceva_ptcm,Enable of BIST for Ceva PTCM,,,
,,3,bist_en_ceva_dtcm,Enable of BIST for Ceva DTCM,,,
,,4,bist_en_ceva_pcache_tag,Enable of BIST for Ceva PCACHE TAG,,,
,,5,bist_en_ceva_pcache_set,Enable of BIST for Ceva PCACHE SET,,,
,,6,bist_en_ext_data_ram,Enable of BIST for external data RAM,,,
,,7,bist_en_ret_ram,Enable of BIST for retention RAM,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x2C,STATUS_BIST0_REG,rw,0x00000000,No,,,
,,0,bist_end_arm_code_ram,End of BIST for ARM code RAM,,,
,,1,bist_end_arm_data_ram,End of BIST for ARM data RAM,,,
,,2,bist_end_ceva_pcache_tag0,End of BIST for Ceva PCACHE TAG0,,,
,,3,bist_end_ceva_pcache_tag1,End of BIST for Ceva PCACHE TAG1,,,
,,4,bist_end_ceva_pcache_tag2,End of BIST for Ceva PCACHE TAG2,,,
,,5,bist_end_ceva_pcache_tag3,End of BIST for Ceva PCACHE TAG3,,,
,,6,bist_end_ceva_pcache_set0,End of BIST for Ceva PCACHE SET0,,,
,,7,bist_end_ceva_pcache_set1,End of BIST for Ceva PCACHE SET1,,,
,,8,bist_end_ceva_pcache_set2,End of BIST for Ceva PCACHE SET2,,,
,,9,bist_end_ceva_pcache_set3,End of BIST for Ceva PCACHE SET3,,,
,,10,bist_end_ext_data_ram,End of BIST for external data RAM,,,
,,11,bist_end_ret_ram,End of BIST for retention RAM,,,
,,12,bist_err_arm_code_ram,BIST error flag for ARM code RAM,,,
,,13,bist_err_arm_data_ram,BIST error flag for ARM data RAM,,,
,,16,bist_err_pcache_tag0,BIST error flag for Ceva PCACHE TAG0,,,
,,17,bist_err_pcache_tag1,BIST error flag for Ceva PCACHE TAG1,,,
,,18,bist_err_pcache_tag2,BIST error flag for Ceva PCACHE TAG2,,,
,,19,bist_err_pcache_tag3,BIST error flag for Ceva PCACHE TAG3,,,
,,20,bist_err_pcache_set0,BIST error flag for Ceva PCACHE SET0,,,
,,21,bist_err_pcache_set1,BIST error flag for Ceva PCACHE SET1,,,
,,22,bist_err_pcache_set2,BIST error flag for Ceva PCACHE SET2,,,
,,23,bist_err_pcache_set3,BIST error flag for Ceva PCACHE SET3,,,
,,24,bist_err_ext_data_ram,BIST error flag for external data RAM,,,
,,25,bist_err_ret_ram,BIST error flag for retention RAM,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x30,STATUS_BIST1_REG,rw,0x00000000,No,,,
,,0,bist_end_ceva_ptcm0,End of BIST for Ceva PTCM0,,,
,,1,bist_end_ceva_ptcm1,End of BIST for Ceva PTCM1,,,
,,2,bist_end_ceva_ptcm2,End of BIST for Ceva PTCM2,,,
,,3,bist_end_ceva_ptcm3,End of BIST for Ceva PTCM3,,,
,,4,bist_err_ceva_ptcm0,BIST error flag for Ceva PTCM0,,,
,,5,bist_err_ceva_ptcm1,BIST error flag for Ceva PTCM1,,,
,,6,bist_err_ceva_ptcm2,BIST error flag for Ceva PTCM2,,,
,,7,bist_err_ceva_ptcm3,BIST error flag for Ceva PTCM3,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x34,STATUS_BIST2_REG,rw,0x00000000,No,,,
,,0,bist_end_ceva_dtcm00,End of BIST for Ceva DTCM block0 bank0,,,
,,1,bist_end_ceva_dtcm01,End of BIST for Ceva DTCM block0 bank1,,,
,,2,bist_end_ceva_dtcm02,End of BIST for Ceva DTCM block0 bank2,,,
,,3,bist_end_ceva_dtcm03,End of BIST for Ceva DTCM block0 bank3,,,
,,4,bist_end_ceva_dtcm10,End of BIST for Ceva DTCM block1 bank0,,,
,,5,bist_end_ceva_dtcm11,End of BIST for Ceva DTCM block1 bank1,,,
,,6,bist_end_ceva_dtcm12,End of BIST for Ceva DTCM block1 bank2,,,
,,7,bist_end_ceva_dtcm13,End of BIST for Ceva DTCM block1 bank3,,,
,,8,bist_end_ceva_dtcm20,End of BIST for Ceva DTCM block2 bank0,,,
,,9,bist_end_ceva_dtcm21,End of BIST for Ceva DTCM block2 bank1,,,
,,10,bist_end_ceva_dtcm22,End of BIST for Ceva DTCM block2 bank2,,,
,,11,bist_end_ceva_dtcm23,End of BIST for Ceva DTCM block2 bank3,,,
,,12,bist_end_ceva_dtcm30,End of BIST for Ceva DTCM block3 bank0,,,
,,13,bist_end_ceva_dtcm31,End of BIST for Ceva DTCM block3 bank1,,,
,,14,bist_end_ceva_dtcm32,End of BIST for Ceva DTCM block3 bank2,,,
,,15,bist_end_ceva_dtcm33,End of BIST for Ceva DTCM block3 bank3,,,
,,16,bist_err_ceva_dtcm00,BIST error flag for Ceva DTCM block0 bank0,,,
,,17,bist_err_ceva_dtcm01,BIST error flag for Ceva DTCM block0 bank1,,,
,,18,bist_err_ceva_dtcm02,BIST error flag for Ceva DTCM block0 bank2,,,
,,19,bist_err_ceva_dtcm03,BIST error flag for Ceva DTCM block0 bank3,,,
,,20,bist_err_ceva_dtcm10,BIST error flag for Ceva DTCM block1 bank0,,,
,,21,bist_err_ceva_dtcm11,BIST error flag for Ceva DTCM block1 bank1,,,
,,22,bist_err_ceva_dtcm12,BIST error flag for Ceva DTCM block1 bank2,,,
,,23,bist_err_ceva_dtcm13,BIST error flag for Ceva DTCM block1 bank3,,,
,,24,bist_err_ceva_dtcm20,BIST error flag for Ceva DTCM block2 bank0,,,
,,25,bist_err_ceva_dtcm21,BIST error flag for Ceva DTCM block2 bank1,,,
,,26,bist_err_ceva_dtcm22,BIST error flag for Ceva DTCM block2 bank2,,,
,,27,bist_err_ceva_dtcm23,BIST error flag for Ceva DTCM block2 bank3,,,
,,28,bist_err_ceva_dtcm30,BIST error flag for Ceva DTCM block3 bank0,,,
,,29,bist_err_ceva_dtcm31,BIST error flag for Ceva DTCM block3 bank1,,,
,,30,bist_err_ceva_dtcm32,BIST error flag for Ceva DTCM block3 bank2,,,
,,31,bist_err_ceva_dtcm33,BIST error flag for Ceva DTCM block3 bank3,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x38,STATUS_CEVA_REG,rw,0x00000000,No,,,
,,3:0,ceva_jtag_state,State of the Ceva JTAG,,,
,,4,cevax_ocm_debug_r,State of the OCM debug,,,
,,6:5,cevax_seq_om_r,Ceva operation mode,,,
,,7,cevax_psu_core_wait_r,Ceva core is in wait state indication,,,
,,8,cevax_seq_int0_ack_n_r,Ceva int0 stretched acknowledge.,,,
,,9,cevax_seq_int1_ack_n_r,Ceva int1 stretched acknowledge.,,,
,,10,cevax_seq_int2_ack_n_r,Ceva int2 stretched acknowledge.,,,
,,11,cevax_seq_int3_ack_n_r,Ceva int3 stretched acknowledge.,,,
,,12,cevax_seq_int4_ack_n_r,Ceva int4 stretched acknowledge.,,,
,,13,cevax_seq_bp_ack_n_r,Ceva breakpoint stretched acknowledge.,,,
,,14,cevax_seq_nmi_ack_n_r,Ceva non-maskable interrupt stretched acknowledge.,,,
,,15,cevax_seq_vint_ack_n_r,Ceva VINT stretched acknowledge.,,,
,,16,cevax_ocm_ext2_ack_r,Ceva breakpoint  #2 acknowledge,,,
,,17,cevax_psu_cactive_r,Ceva low power active indication,,,
,,18,cevax_psu_csysack_r,Ceva low power acknowledgement,,,
,,19,cevax_psu_dsp_idle_r,Ceva DSP idle indication; both clock and MSS clock are turned off,,,
,,20,cevax_psu_core_idle_r,"Ceva Core idle indication, core clock from PSU to core are shut down",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x3C,CONFIG_CEVA0_REG,rw,0x00000000,No,,,
,,0,external_wait,Ceva external wait request,,,
,,2:1,ceva_ext_int_edge_level,Ceva external interrupts linked to ICU inputs.,,,
,,17:3,ceva_ext_int_level,Ceva external interrupts linked to ICU inputs.,,,
,,19,ceva_ext_nmi,Ceva non-maskable interrupt,,,
,,20,ceva_ext_bp2_req,Ceva breakpoint #2,,,
,,22,ceva_ext_wd_timer_rst_n,Watchdog Timers reset input port,,,
,,23,ceva_csysreq,Low power request to switch from light sleep to standby and vice versa,,,
,,24,ceva_core_rcvr,Recover from standby/light sleep modes,,,
,,25,ceva_cxwake_req,Recover from PMU sleep mode,,,
,,26,ceva_rtc_wake_up,Wake up Ceva from the power down mode (using the RTC),,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x40,TST_MODE_REG,rw,0x00000000,No,,,
,,0,set_scan_mode,To switch to structural test mode,,,
,,1,set_nand_tree_mode,Switch to GPIO test nand tree mode,,,
,,2,set_scan_compress_en,Enables Scan-Compression mode,,,
,,3,set_scan_spread_en,Enables spreader of Scan-Decompressor logic,,,
,,31:24,fpga_flash_latency,"FPGA related settings; sets the clock cycle delay for the emulated FLASH.
No functionality in ASIC.",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x44,STATUS_ARM_REG,rw,0x00000000,No,,,
,,0,arm_spi_busy,SSI busy flag,,,
,,2:1,arm_spi_mode,SSI mode flag,,,
,,3,sfc_ahb_mas_prog_arm,"Indicates that the AHB master transaction is still
in progress",,,
,,4,sfc_ahb_slv_prog_arm,"Indicates that the AHB slave transaction is still
in progress",,,
,,5,ceva_flash_avail_reg,Indication of the flash availability towards ARM,,,
,,11:6,power_latches_bus,"Used by ARM during the boot for mode configuration.
MSB = GPIO16
...
LSB = GPIO11",,,
,,27:24,version_mask,Mask version,,,
,,31:28,version_metal,Metal version,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x48,CONFIG_SFC0_REG,rw,0x00000000,No,,,
,,15:0,sfc_boot_sts_data,"Boot Status Data:
Indicates the Status command to be sent when automatic status check boot strap pin is enabled.
",,,
,,17:16,sfc_boot_sts_cnt,"Boot Status Count:
Indicates number of bytes of Boot Status Data (Status command) to be sent when automatic status check boot strap pin is enabled.
00 – Reserved
01 – 1 byte
10 – 2 bytes
11 - Reserved",,,
,,19:18,sfc_boot_sts_mode,"Indicates whether status command will go in single/dual/quad lane.
2’b00 – single lane
2’b01 – dual lane
2’b10 – quad lane",,,
,,20,sfc_boot_sts_busy_bit0_bit7_valid,"Indicates whether the busy bit position of Status Register of flash is 0th or 7th bit.
0 – bit0 is valid for busy status
1 – bit7 is valid for busy status",,,
,,21,sfc_boot_spi_en_cpha,"Clock phase (selects the transfer format)
0 = SPICLK starts toggling at the middle of 1st data bit.
1 = SPICLK starts toggling at the start of 1st
data bit.",,,
,,22,sfc_boot_spi_en_cpol,"Clock polarity
0 = active-high SPICLK (SPICLK low is the idle state)
1 = active-low SPICLK (SPICLK high is the idle state)",,,
,,23,sfc_boot_spi_en_lsbf,"Data format
0 = MSB sent/received first
1 = LSB sent/received first",,,
,,24,sfc_boot_wp,"Write Protect:
In single or Dual lane mode, this bit is used to
drive the spiout2 signal. Whenever this bit is
high, the controller drives 0 on spiout2 line and sets spimoe2 high.",,,
,,25,sfc_boot_hold,"Hold:
In Single or Dual lane mode, this bit is used to drive the spiout3 signal. Whenever this bit is high, the controller drives 0 on spiout3 line and sets spimoe3 high.",,,
,,27:26,sfc_boot_spi_type_cmd,"SPI TYPE – Command
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,29:28,sfc_boot_spi_type_addr,"SPI TYPE – Address
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,31:30,sfc_boot_spi_type_mode,"SPI TYPE – Mode
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x4C,CONFIG_SFC1_REG,rw,0x00000000,No,,,
,,10:0,sfc_boot_spi_clk_freq_sel,"SPI clock Frequency Select.
This Divisor value is used to generate the SPI
clock from Base Clock.",,,
,,12:11,sfc_boot_spi_type_dummy,"SPI TYPE – DUMMY
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,14:13,sfc_boot_spi_type_data,"SPI TYPE – DATA
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,16:15,sfc_boot_spi_type_init1,"SPI TYPE – INIT1
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,18:17,sfc_boot_spi_type_init2,"SPI TYPE – INIT2
00 – Single lane mode
01 – Dual lane mode
10 – Quad lane mode
11 – Reserved for Future use",,,
,,21:19,sfc_boot_read_addr_cyc,"000 – Zero Address Bytes
001 – 1 Address Bytes
010 – 2 Address Bytes
011 – 3 Address Bytes
100 – 4 Address Bytes",,,
,,24:22,sfc_boot_dummy_bytes,"000 – Zero Dummy bytes
001 – Transmit one dummy byte (8’h 00) after the address cycles.
010 – Transmit two dummy bytes (16’h 0000) after the address cycles.
011 – Transmit three dummy bytes (24’h 000000) after the address cycles.
…
111 – Transmit Seven dummy bytes (56’h 0) after the address cycles.",,,
,,26:25,sfc_boot_mode_bytes,"Mode Byte Cycle
00 – 0 Cycle
01 – 1 Cycle
10 – 2 Cycles
11 – 3 Cycles",,,
,,27,sfc_boot_spi_nand,"1 – SPI NAND device is connected
0 - SPI NOR device is connected",,,
,,29:28,sfc_boot_spi_plane,"00 – plane0 is selected
01 – plane1 is selected
10 – plane2 is selected
11 – plane3 is selected",,,
,,31:30,sfc_boot_spi_init1_cnt,"2bit SPI INIT1 Count.
Indicates whether 1, 2 or 3 bytes of INIT1 Code value are being sent.",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x50,CONFIG_SFC2_REG,rw,0x00000000,No,,,
,,7:0,sfc_boot_spi_read_opcode,8bit opcode value for Read operation,,,
,,15:8,sfc_boot_spi_read_cache_opcode,"8 bit read opcode value for page read command.
This page read command indicates to flash to transfer data from flash main array to cache register.",,,
,,23:16,sfc_boot_spi_mode_code,"8bit value for Mode byte.
This boot strap pin is used by the internal boot controller.",,,
,,31:24,sfc_boot_spi_init1_code1,8bit SPI Init1 Code1 value,,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x54,CONFIG_SFC3_REG,rw,0x00000000,No,,,
,,7:0,sfc_boot_spi_init1_code2,8bit SPI Init1 Code2 value,,,
,,15:8,sfc_boot_spi_init1_code3,8bit SPI Init1 Code3 value,,,
,,16,sfc_boot_spi_init1_sts_chk,"SPI Init1 Status Check:
0 – do not check status
1 – check status",,,
,,18:17,sfc_boot_spi_init2_cnt,"2bit SPI INIT2 Count.
Indicates whether 1, 2 or 3 bytes of INIT2 Code value are being sent.",,,
,,26:19,sfc_boot_spi_init2_code1,8bit SPI Init2 Code1 value.,,,
,,27,sfc_boot_spi_init2_sts_chk,"SPI Init2 Status Check:
0 – do not check status
1 – check status",,,
,,28,sfc_boot_spi_en,"1 – Enabled
0 – Disabled
The value from this field goes onto output
signal SPI_ON during boot mode of operation.",,,
,,30:29,sfc_boot_spi_lanes,"Max Data Lanes
11 – Reserved
10 – 4
01 – 2
00 – 1",,,
,,31,sfc_boot_ecc_on_off,"ECC ON/OFF during boot operation
0 – ECC OFF
1 – ECC ON",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x58,CONFIG_SFC4_REG,rw,0x00000000,No,,,
,,7:0,sfc_boot_spi_init2_code2,8bit SPI Init2 Code2 value.,,,
,,15:8,sfc_boot_spi_init2_code3,8bit SPI Init2 Code3 value.,,,
,,23:16,sfc_boot_spi_cs,"1 = Chip Select is used
0 = Chip Select is not used.",,,
,,27:24,sfc_boot_bch_t,"Configure in terms of the number of errors need to corrected for every packet size used for the transaction in Boot Mode
4’b0000 – 4 bit ecc
4’b0001 – 8 bit ecc
4’b0010 – 12 bit ecc
4’b0011 – 16 bit ecc
4’b0100 – 20 bit ecc
4’b0101 – 24 bit ecc
4’b0110 – 28 bit ecc
4’b0111 – 32 bit ecc
4’b1000 – 36 bit ecc
4’b1001 – 40 bit ecc
4’b1010 – 4’b1111",,,
,,31:28,sfc_boot_code_word_size,"This field determines the codeword size
4’d0 – 8bytes
4’d 1 – 16 bytes
4’d 2 – 32bytes
4’d 3 – 64bytes
4’d 4 – 128 bytes
4’d 5 – 256 bytes
4’d 6 – 512 bytes
4’d 7 - 1024 bytes
4’d 8 – 4’d 15 - Reserved",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x5C,CONFIG_SFC5_REG,rw,0x00000000,No,,,
,,15:0,sfc_boot_bch_n,Configure depends on number of errors to be corrected,,,
,,23:16,sfc_boot_ecc_offset,"Boot Spare Offset, where first byte of ECC is located.",,,
,,31:24,sfc_boot_ecc_spare_cnt,"This field determines, how many spare bytes,
the controller has to read from the flash for a
boot page read command.",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x60,CONFIG_SFC6_REG,rw,0x00000000,No,,,
,,15:0,sfc_boot_spi_init1_wait_cnt,"This field determines, how many system clock cycles, the controller has to wait, after issuing the BOOT_SPI_INIT1 command",,,
,,18:16,sfc_boot_page_size,"This field determines the page size
3’d 0 – 256byte page
3’d 1 – 512byte page
3’d 2 – 1024 byte page
3’d 3 – 2048byte page
3’d 4 – 4096 byte page
3’d 5 – 3’d 7 - Reserved",,,
Register Address,Register Name:,Type,Default value,Register Description,,,
0x64,CONFIG_CDMA_REG,rw,0x00000000,No,,,
,,0,cdma_boot_start,A pulse signal after reset. This signal starts boot sequence of CRDMA,,,
,,1,cdma_boot_done,Signalization of end of boot CRDMA sequence,,,
