pin,slack
CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a3:A,17414
CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a3:B,16147
CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a3:C,17267
CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a3:D,17022
CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a3:Y,16147
COREABC_0/UROM_UROM/INS_i_a2_i_a2_RNILF6E[1]:A,14053
COREABC_0/UROM_UROM/INS_i_a2_i_a2_RNILF6E[1]:Y,14053
CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:A,14989
CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:Y,14989
COREABC_0/ACCUM_NEXT_6_ns_1[3]:A,16042
COREABC_0/ACCUM_NEXT_6_ns_1[3]:B,15773
COREABC_0/ACCUM_NEXT_6_ns_1[3]:C,15712
COREABC_0/ACCUM_NEXT_6_ns_1[3]:D,13438
COREABC_0/ACCUM_NEXT_6_ns_1[3]:Y,13438
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,16225
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_19:EN,
COREABC_0/INSTR_SCMD[1]:ADn,
COREABC_0/INSTR_SCMD[1]:ALn,
COREABC_0/INSTR_SCMD[1]:CLK,13298
COREABC_0/INSTR_SCMD[1]:D,15079
COREABC_0/INSTR_SCMD[1]:EN,
COREABC_0/INSTR_SCMD[1]:LAT,
COREABC_0/INSTR_SCMD[1]:Q,13298
COREABC_0/INSTR_SCMD[1]:SD,
COREABC_0/INSTR_SCMD[1]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,16188
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,16218
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,17134
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,16188
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_6:EN,16427
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_6:IPENn,16427
COREABC_0/ACCUMULATOR[7]:ADn,
COREABC_0/ACCUMULATOR[7]:ALn,16293
COREABC_0/ACCUMULATOR[7]:CLK,14500
COREABC_0/ACCUMULATOR[7]:D,13253
COREABC_0/ACCUMULATOR[7]:EN,15890
COREABC_0/ACCUMULATOR[7]:LAT,
COREABC_0/ACCUMULATOR[7]:Q,14500
COREABC_0/ACCUMULATOR[7]:SD,
COREABC_0/ACCUMULATOR[7]:SLn,
COREABC_0/STBACCUM:ADn,
COREABC_0/STBACCUM:ALn,16293
COREABC_0/STBACCUM:CLK,17152
COREABC_0/STBACCUM:D,17029
COREABC_0/STBACCUM:EN,
COREABC_0/STBACCUM:LAT,
COREABC_0/STBACCUM:Q,17152
COREABC_0/STBACCUM:SD,
COREABC_0/STBACCUM:SLn,
SCLO_obuf[0]/U0/U_IOENFF:A,
SCLO_obuf[0]/U0/U_IOENFF:Y,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,16251
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,17346
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,16251
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_8:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_8:IPENn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
COREABC_0/un1_stbaccum:A,17249
COREABC_0/un1_stbaccum:B,15890
COREABC_0/un1_stbaccum:C,17152
COREABC_0/un1_stbaccum:Y,15890
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,13896
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,13896
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_9:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_9:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_2:EN,
COREABC_0/SMADDR_12_iv_1_148:A,17329
COREABC_0/SMADDR_12_iv_1_148:B,17308
COREABC_0/SMADDR_12_iv_1_148:C,15520
COREABC_0/SMADDR_12_iv_1_148:D,14971
COREABC_0/SMADDR_12_iv_1_148:Y,14971
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o4[1]:A,15155
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o4[1]:B,15104
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o4[1]:Y,15104
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_18:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_14:EN,
FCCC_0/CCC_INST/IP_INTERFACE_6:A,
FCCC_0/CCC_INST/IP_INTERFACE_6:B,
FCCC_0/CCC_INST/IP_INTERFACE_6:C,
FCCC_0/CCC_INST/IP_INTERFACE_6:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_6:IPC,
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1[4]:A,15209
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1[4]:B,14049
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1[4]:C,15062
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1[4]:D,14838
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1[4]:Y,14049
CoreUARTapb_0/iPRDATA[0]:ADn,
CoreUARTapb_0/iPRDATA[0]:ALn,16293
CoreUARTapb_0/iPRDATA[0]:CLK,17484
CoreUARTapb_0/iPRDATA[0]:D,17382
CoreUARTapb_0/iPRDATA[0]:EN,15890
CoreUARTapb_0/iPRDATA[0]:LAT,
CoreUARTapb_0/iPRDATA[0]:Q,17484
CoreUARTapb_0/iPRDATA[0]:SD,
CoreUARTapb_0/iPRDATA[0]:SLn,
COREABC_0/SMADDR[4]:ADn,
COREABC_0/SMADDR[4]:ALn,16293
COREABC_0/SMADDR[4]:CLK,14103
COREABC_0/SMADDR[4]:D,15030
COREABC_0/SMADDR[4]:EN,15691
COREABC_0/SMADDR[4]:LAT,
COREABC_0/SMADDR[4]:Q,14103
COREABC_0/SMADDR[4]:SD,
COREABC_0/SMADDR[4]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_20:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_20:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_20:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_20:IPC,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,15041
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:D,17154
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:EN,18219
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:Q,15041
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
CoreUARTapb_0/un1_nxtprdata_xhdl722_i:A,17195
CoreUARTapb_0/un1_nxtprdata_xhdl722_i:B,15890
CoreUARTapb_0/un1_nxtprdata_xhdl722_i:C,17111
CoreUARTapb_0/un1_nxtprdata_xhdl722_i:Y,15890
COREABC_0/un5_ramwdata_cry_5:A,
COREABC_0/un5_ramwdata_cry_5:B,15853
COREABC_0/un5_ramwdata_cry_5:C,
COREABC_0/un5_ramwdata_cry_5:CC,14971
COREABC_0/un5_ramwdata_cry_5:D,
COREABC_0/un5_ramwdata_cry_5:P,
COREABC_0/un5_ramwdata_cry_5:S,14971
COREABC_0/un5_ramwdata_cry_5:UB,
CoreUARTapb_0/uUART/make_TX/xmit_state_RNIEME51[3]:A,17257
CoreUARTapb_0/uUART/make_TX/xmit_state_RNIEME51[3]:B,17058
CoreUARTapb_0/uUART/make_TX/xmit_state_RNIEME51[3]:C,17144
CoreUARTapb_0/uUART/make_TX/xmit_state_RNIEME51[3]:Y,17058
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[0]:A,17390
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[0]:B,17315
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[0]:C,15004
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[0]:Y,15004
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[0]:A,15146
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[0]:B,13970
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[0]:C,15076
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[0]:Y,13970
COREABC_0/INSTR_DATA[4]:ADn,
COREABC_0/INSTR_DATA[4]:ALn,
COREABC_0/INSTR_DATA[4]:CLK,13765
COREABC_0/INSTR_DATA[4]:D,15068
COREABC_0/INSTR_DATA[4]:EN,
COREABC_0/INSTR_DATA[4]:LAT,
COREABC_0/INSTR_DATA[4]:Q,13765
COREABC_0/INSTR_DATA[4]:SD,
COREABC_0/INSTR_DATA[4]:SLn,
COREABC_0/ACCUMULATOR_RNIB4DU[2]:A,17236
COREABC_0/ACCUMULATOR_RNIB4DU[2]:B,17366
COREABC_0/ACCUMULATOR_RNIB4DU[2]:C,17095
COREABC_0/ACCUMULATOR_RNIB4DU[2]:Y,17095
CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[6]:D,17095
CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
COREABC_0/UROM_UROM/PROM_ins248_0_a2:A,17374
COREABC_0/UROM_UROM/PROM_ins248_0_a2:B,17331
COREABC_0/UROM_UROM/PROM_ins248_0_a2:C,15068
COREABC_0/UROM_UROM/PROM_ins248_0_a2:D,17037
COREABC_0/UROM_UROM/PROM_ins248_0_a2:Y,15068
CoreUARTapb_0/iPRDATA[1]:ADn,
CoreUARTapb_0/iPRDATA[1]:ALn,16293
CoreUARTapb_0/iPRDATA[1]:CLK,17484
CoreUARTapb_0/iPRDATA[1]:D,17382
CoreUARTapb_0/iPRDATA[1]:EN,15890
CoreUARTapb_0/iPRDATA[1]:LAT,
CoreUARTapb_0/iPRDATA[1]:Q,17484
CoreUARTapb_0/iPRDATA[1]:SD,
CoreUARTapb_0/iPRDATA[1]:SLn,
CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2:A,13691
CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2:B,14809
CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2:Y,13691
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_21:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_21:IPENn,
COREABC_0/SMADDR_12_iv_6_87_i_m2:A,15086
COREABC_0/SMADDR_12_iv_6_87_i_m2:B,17308
COREABC_0/SMADDR_12_iv_6_87_i_m2:C,15635
COREABC_0/SMADDR_12_iv_6_87_i_m2:Y,15086
CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,16293
CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,13645
CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,13724
CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,18219
CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,13645
CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
COREABC_0/ICYCLE_ns_1_0__m5:A,17374
COREABC_0/ICYCLE_ns_1_0__m5:B,17315
COREABC_0/ICYCLE_ns_1_0__m5:Y,17315
FCCC_0/GL0_INST/U0:An,
FCCC_0/GL0_INST/U0:ENn,
FCCC_0/GL0_INST/U0:YNn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,17429
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,16218
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,17272
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,17060
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,16218
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,14147
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,14097
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,14000
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,13776
COREABC_0/SMADDR_12_iv_2_137:A,17329
COREABC_0/SMADDR_12_iv_2_137:B,17308
COREABC_0/SMADDR_12_iv_2_137:C,15524
COREABC_0/SMADDR_12_iv_2_137:D,15078
COREABC_0/SMADDR_12_iv_2_137:Y,15078
FCCC_0/CCC_INST/IP_INTERFACE_0:A,
FCCC_0/CCC_INST/IP_INTERFACE_0:B,
FCCC_0/CCC_INST/IP_INTERFACE_0:C,
FCCC_0/CCC_INST/IP_INTERFACE_0:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_0:IPB,
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,15168
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,15168
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,14110
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,14110
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
COREABC_0/UROM_UROM/PROM_ins250_0_a2:A,17374
COREABC_0/UROM_UROM/PROM_ins250_0_a2:B,17343
COREABC_0/UROM_UROM/PROM_ins250_0_a2:C,15068
COREABC_0/UROM_UROM/PROM_ins250_0_a2:D,17037
COREABC_0/UROM_UROM/PROM_ins250_0_a2:Y,15068
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:B,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:C,16364
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:CC,13860
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:P,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:S,13860
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNINGQN5[5]:UB,
COREABC_0/un1_ACCUMULATOR_0_s_7:A,
COREABC_0/un1_ACCUMULATOR_0_s_7:B,14500
COREABC_0/un1_ACCUMULATOR_0_s_7:C,14256
COREABC_0/un1_ACCUMULATOR_0_s_7:CC,13253
COREABC_0/un1_ACCUMULATOR_0_s_7:D,14033
COREABC_0/un1_ACCUMULATOR_0_s_7:P,
COREABC_0/un1_ACCUMULATOR_0_s_7:S,13253
COREABC_0/un1_ACCUMULATOR_0_s_7:UB,
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[0]:A,16325
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[0]:B,16194
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[0]:C,16186
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[0]:Y,16186
CoreUARTapb_0/uUART/make_RX/receive_full_int:ADn,
CoreUARTapb_0/uUART/make_RX/receive_full_int:ALn,16293
CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK,17142
CoreUARTapb_0/uUART/make_RX/receive_full_int:D,15000
CoreUARTapb_0/uUART/make_RX/receive_full_int:EN,14486
CoreUARTapb_0/uUART/make_RX/receive_full_int:LAT,
CoreUARTapb_0/uUART/make_RX/receive_full_int:Q,17142
CoreUARTapb_0/uUART/make_RX/receive_full_int:SD,
CoreUARTapb_0/uUART/make_RX/receive_full_int:SLn,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[6]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[6]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[6]:Y,17382
CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[2]:D,17095
CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:A,17445
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:B,16138
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:C,17313
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:Y,16138
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,15946
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,17282
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,15946
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_5:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_5:IPENn,
COREABC_0/un1_STKPTR_1_N_29_i:A,13741
COREABC_0/un1_STKPTR_1_N_29_i:B,17323
COREABC_0/un1_STKPTR_1_N_29_i:Y,13741
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_4:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_4:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_33:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_33:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_1:CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_1:IPCLKn,
COREABC_0/INSTR_DATA[5]:ADn,
COREABC_0/INSTR_DATA[5]:ALn,
COREABC_0/INSTR_DATA[5]:CLK,13686
COREABC_0/INSTR_DATA[5]:D,15068
COREABC_0/INSTR_DATA[5]:EN,
COREABC_0/INSTR_DATA[5]:LAT,
COREABC_0/INSTR_DATA[5]:Q,13686
COREABC_0/INSTR_DATA[5]:SD,
COREABC_0/INSTR_DATA[5]:SLn,
COREABC_0/ACCUM_NEXT_6_ns[2]:A,17484
COREABC_0/ACCUM_NEXT_6_ns[2]:B,17281
COREABC_0/ACCUM_NEXT_6_ns[2]:C,17125
COREABC_0/ACCUM_NEXT_6_ns[2]:D,13760
COREABC_0/ACCUM_NEXT_6_ns[2]:Y,13760
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,13538
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,16028
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,13957
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,13907
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,13810
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,13586
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
CoreUARTapb_0/iPRDATA[5]:ADn,
CoreUARTapb_0/iPRDATA[5]:ALn,16293
CoreUARTapb_0/iPRDATA[5]:CLK,17484
CoreUARTapb_0/iPRDATA[5]:D,17382
CoreUARTapb_0/iPRDATA[5]:EN,15890
CoreUARTapb_0/iPRDATA[5]:LAT,
CoreUARTapb_0/iPRDATA[5]:Q,17484
CoreUARTapb_0/iPRDATA[5]:SD,
CoreUARTapb_0/iPRDATA[5]:SLn,
COREABC_0/UROM_UROM/PROM_ins249_0_a2:A,14049
COREABC_0/UROM_UROM/PROM_ins249_0_a2:B,17331
COREABC_0/UROM_UROM/PROM_ins249_0_a2:Y,14049
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[0],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[1],13834
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[2],13760
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[3],13438
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[4],13702
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[5],13643
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[6],13359
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CC[7],13253
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:CI,
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[0],13438
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[10],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[11],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[1],13670
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[2],13885
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[3],13856
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[4],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[5],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[6],14007
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[7],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[8],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:P[9],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[0],13253
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[10],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[11],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[1],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[2],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[3],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[4],13298
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[5],13406
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[6],13914
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[7],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[8],
COREABC_0/un1_ACCUMULATOR_0_cry_0_CC_0:UB[9],
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:A,17390
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:B,13724
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:C,17249
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:D,17045
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:Y,13724
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[0],
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[1],15506
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[2],15635
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[3],15110
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[4],15030
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[5],14971
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[6],15078
COREABC_0/un5_ramwdata_s_1_49_CC_0:CC[7],14970
COREABC_0/un5_ramwdata_s_1_49_CC_0:CI,
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[0],14971
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[10],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[11],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[1],14970
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[2],15177
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[3],15187
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[4],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[5],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[6],15584
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[7],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[8],
COREABC_0/un5_ramwdata_s_1_49_CC_0:P[9],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[0],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[10],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[11],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[1],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[2],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[3],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[4],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[5],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[6],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[7],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[8],
COREABC_0/un5_ramwdata_s_1_49_CC_0:UB[9],
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO:A,15000
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO:Y,15000
COREABC_0/ACCUM_NEXT_6[0]:A,17484
COREABC_0/ACCUM_NEXT_6[0]:B,17281
COREABC_0/ACCUM_NEXT_6[0]:C,17125
COREABC_0/ACCUM_NEXT_6[0]:D,15699
COREABC_0/ACCUM_NEXT_6[0]:Y,15699
COREABC_0/ACCUMULATOR[5]:ADn,
COREABC_0/ACCUMULATOR[5]:ALn,16293
COREABC_0/ACCUMULATOR[5]:CLK,14806
COREABC_0/ACCUMULATOR[5]:D,13643
COREABC_0/ACCUMULATOR[5]:EN,15890
COREABC_0/ACCUMULATOR[5]:LAT,
COREABC_0/ACCUMULATOR[5]:Q,14806
COREABC_0/ACCUMULATOR[5]:SD,
COREABC_0/ACCUMULATOR[5]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,16225
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:A,15181
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:B,15079
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:C,13609
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:Y,13609
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_27:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,17221
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,16138
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,17221
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
COREABC_0/PWDATA_M[4]:A,17460
COREABC_0/PWDATA_M[4]:B,17366
COREABC_0/PWDATA_M[4]:C,17087
COREABC_0/PWDATA_M[4]:D,16892
COREABC_0/PWDATA_M[4]:Y,16892
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_35:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_35:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_35:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_35:IPC,
FCCC_0/CCC_INST/IP_INTERFACE_10:A,
FCCC_0/CCC_INST/IP_INTERFACE_10:B,
FCCC_0/CCC_INST/IP_INTERFACE_10:C,
FCCC_0/CCC_INST/IP_INTERFACE_10:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_10:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_22:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_22:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_9:B,17185
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_9:C,17255
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_9:IPB,17185
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_9:IPC,17255
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
COREABC_0/DOJMP:ADn,
COREABC_0/DOJMP:ALn,16293
COREABC_0/DOJMP:CLK,17243
COREABC_0/DOJMP:D,17374
COREABC_0/DOJMP:EN,14971
COREABC_0/DOJMP:LAT,
COREABC_0/DOJMP:Q,17243
COREABC_0/DOJMP:SD,
COREABC_0/DOJMP:SLn,
CoreUARTapb_0/uUART/reg_write_un1_csn:A,16165
CoreUARTapb_0/uUART/reg_write_un1_csn:B,14911
CoreUARTapb_0/uUART/reg_write_un1_csn:C,16075
CoreUARTapb_0/uUART/reg_write_un1_csn:D,15826
CoreUARTapb_0/uUART/reg_write_un1_csn:Y,14911
CoreUARTapb_0/uUART/make_RX/receive_count_RNINR7I[2]:A,13781
CoreUARTapb_0/uUART/make_RX/receive_count_RNINR7I[2]:B,13667
CoreUARTapb_0/uUART/make_RX/receive_count_RNINR7I[2]:C,13645
CoreUARTapb_0/uUART/make_RX/receive_count_RNINR7I[2]:Y,13645
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_6:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_6:IPC,
COREABC_0/un5_ramwdata_cry_6:A,
COREABC_0/un5_ramwdata_cry_6:B,15584
COREABC_0/un5_ramwdata_cry_6:C,
COREABC_0/un5_ramwdata_cry_6:CC,15078
COREABC_0/un5_ramwdata_cry_6:D,
COREABC_0/un5_ramwdata_cry_6:P,15584
COREABC_0/un5_ramwdata_cry_6:S,15078
COREABC_0/un5_ramwdata_cry_6:UB,
SCLO_obuf[0]/U0/U_IOOUTFF:A,
SCLO_obuf[0]/U0/U_IOOUTFF:Y,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,14097
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,14097
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_11:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_11:IPENn,
COREABC_0/ACCUM_NEXT_6_ns_1[2]:A,16042
COREABC_0/ACCUM_NEXT_6_ns_1[2]:B,15773
COREABC_0/ACCUM_NEXT_6_ns_1[2]:C,15712
COREABC_0/ACCUM_NEXT_6_ns_1[2]:D,13760
COREABC_0/ACCUM_NEXT_6_ns_1[2]:Y,13760
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_1[4]:A,14103
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_1[4]:B,14049
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_1[4]:Y,14049
FCCC_0/GL0_INST/U0_RGB1:An,
FCCC_0/GL0_INST/U0_RGB1:ENn,
FCCC_0/GL0_INST/U0_RGB1:YL,
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ADn,
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ALn,16293
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:CLK,17260
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:D,16147
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:EN,18219
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:LAT,
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:Q,17260
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SD,
CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SLn,
CoreUARTapb_0/iPRDATA[7]:ADn,
CoreUARTapb_0/iPRDATA[7]:ALn,16293
CoreUARTapb_0/iPRDATA[7]:CLK,17484
CoreUARTapb_0/iPRDATA[7]:D,17382
CoreUARTapb_0/iPRDATA[7]:EN,15890
CoreUARTapb_0/iPRDATA[7]:LAT,
CoreUARTapb_0/iPRDATA[7]:Q,17484
CoreUARTapb_0/iPRDATA[7]:SD,
CoreUARTapb_0/iPRDATA[7]:SLn,
COREABC_0/PENABLEI:ADn,
COREABC_0/PENABLEI:ALn,16293
COREABC_0/PENABLEI:CLK,15637
COREABC_0/PENABLEI:D,16214
COREABC_0/PENABLEI:EN,
COREABC_0/PENABLEI:LAT,
COREABC_0/PENABLEI:Q,15637
COREABC_0/PENABLEI:SD,
COREABC_0/PENABLEI:SLn,
COREABC_0/ACCUMULATOR[1]:ADn,
COREABC_0/ACCUMULATOR[1]:ALn,16293
COREABC_0/ACCUMULATOR[1]:CLK,13670
COREABC_0/ACCUMULATOR[1]:D,13834
COREABC_0/ACCUMULATOR[1]:EN,15890
COREABC_0/ACCUMULATOR[1]:LAT,
COREABC_0/ACCUMULATOR[1]:Q,13670
COREABC_0/ACCUMULATOR[1]:SD,
COREABC_0/ACCUMULATOR[1]:SLn,
COREABC_0/SMADDR_12_iv_0_159:A,17329
COREABC_0/SMADDR_12_iv_0_159:B,17308
COREABC_0/SMADDR_12_iv_0_159:C,16081
COREABC_0/SMADDR_12_iv_0_159:D,15030
COREABC_0/SMADDR_12_iv_0_159:Y,15030
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18_RNO:A,17490
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18_RNO:Y,17490
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_30:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_30:IPENn,
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,16114
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,15166
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,16114
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_RNIV18A1[4]:A,17374
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_RNIV18A1[4]:B,17331
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_RNIV18A1[4]:C,15079
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_RNIV18A1[4]:D,17037
COREABC_0/UROM_UROM/INS_0_a2_i_a2_1_RNIV18A1[4]:Y,15079
FCCC_0/CCC_INST/IP_INTERFACE_12:A,
FCCC_0/CCC_INST/IP_INTERFACE_12:B,
FCCC_0/CCC_INST/IP_INTERFACE_12:C,
FCCC_0/CCC_INST/IP_INTERFACE_12:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_12:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_15:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_15:C,16506
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_15:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_15:IPC,16506
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:A,15432
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:B,13955
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:C,13902
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:CC,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:D,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:P,14628
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:UB,14448
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1:Y,13658
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:A,17390
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:B,17315
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:C,13538
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:Y,13538
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_a2[3]:A,16045
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_a2[3]:B,15995
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_a2[3]:C,15807
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_a2[3]:Y,15807
COREABC_0/ICYCLE_ns_1_0__m4_ns_1:A,16001
COREABC_0/ICYCLE_ns_1_0__m4_ns_1:B,15864
COREABC_0/ICYCLE_ns_1_0__m4_ns_1:C,15894
COREABC_0/ICYCLE_ns_1_0__m4_ns_1:D,15637
COREABC_0/ICYCLE_ns_1_0__m4_ns_1:Y,15637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,17374
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,15906
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,17374
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,13781
CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,14454
CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,18219
CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,13781
CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
COREABC_0/INSTR_CMD[1]:ADn,
COREABC_0/INSTR_CMD[1]:ALn,
COREABC_0/INSTR_CMD[1]:CLK,15866
COREABC_0/INSTR_CMD[1]:D,15052
COREABC_0/INSTR_CMD[1]:EN,
COREABC_0/INSTR_CMD[1]:LAT,
COREABC_0/INSTR_CMD[1]:Q,15866
COREABC_0/INSTR_CMD[1]:SD,
COREABC_0/INSTR_CMD[1]:SLn,
COREABC_0/ACCUM_NEXT_5_ns[0]:A,15883
COREABC_0/ACCUM_NEXT_5_ns[0]:B,15816
COREABC_0/ACCUM_NEXT_5_ns[0]:C,15903
COREABC_0/ACCUM_NEXT_5_ns[0]:D,15699
COREABC_0/ACCUM_NEXT_5_ns[0]:Y,15699
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:A,13955
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:B,13896
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:C,13774
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:D,13538
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:Y,13538
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:A,14110
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:B,14051
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:C,13929
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:D,13666
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:Y,13666
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_33:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_33:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_33:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_33:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_17:EN,
COREABC_0/un1_STKPTR_1_SUM_0_o3[0]:A,16092
COREABC_0/un1_STKPTR_1_SUM_0_o3[0]:B,15957
COREABC_0/un1_STKPTR_1_SUM_0_o3[0]:C,14877
COREABC_0/un1_STKPTR_1_SUM_0_o3[0]:D,13592
COREABC_0/un1_STKPTR_1_SUM_0_o3[0]:Y,13592
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:A,17413
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:B,17374
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:Y,17374
FCCC_0/CCC_INST/IP_INTERFACE_9:A,
FCCC_0/CCC_INST/IP_INTERFACE_9:B,
FCCC_0/CCC_INST/IP_INTERFACE_9:C,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_12:CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_12:IPCLKn,
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a3_1[3]:A,16407
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a3_1[3]:B,16291
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a3_1[3]:C,15104
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a3_1[3]:Y,15104
CoreUARTapb_0/uUART/make_RX/samples_RNILCH5[0]:A,13467
CoreUARTapb_0/uUART/make_RX/samples_RNILCH5[0]:B,13384
CoreUARTapb_0/uUART/make_RX/samples_RNILCH5[0]:C,13323
CoreUARTapb_0/uUART/make_RX/samples_RNILCH5[0]:Y,13323
COREABC_0/STKPTR_RNO[1]:A,17382
COREABC_0/STKPTR_RNO[1]:B,13666
COREABC_0/STKPTR_RNO[1]:C,17249
COREABC_0/STKPTR_RNO[1]:Y,13666
SDAO_obuf[0]/U0/U_IOENFF:A,
SDAO_obuf[0]/U0/U_IOENFF:Y,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,13944
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,13740
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,13944
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_19:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_19:C,16428
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_19:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_19:IPC,16428
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,16407
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,16218
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,17134
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,16407
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_25:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_25:IPC,
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,16255
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,17374
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,16255
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,15004
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:D,15665
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,15004
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0:A,17149
CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0:B,17135
CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0:C,15807
CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0:D,15657
CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0:Y,15657
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_13:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_13:C,16869
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_13:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_13:IPC,16869
COREABC_0/PSELI:ADn,
COREABC_0/PSELI:ALn,16293
COREABC_0/PSELI:CLK,15791
COREABC_0/PSELI:D,15668
COREABC_0/PSELI:EN,
COREABC_0/PSELI:LAT,
COREABC_0/PSELI:Q,15791
COREABC_0/PSELI:SD,
COREABC_0/PSELI:SLn,
COREABC_0/RSTSYNC2_RNIK5VD/U0_RGB1:An,
COREABC_0/RSTSYNC2_RNIK5VD/U0_RGB1:ENn,
COREABC_0/RSTSYNC2_RNIK5VD/U0_RGB1:YL,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_pulse:A,15004
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_pulse:B,15041
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,15004
COREABC_0/ACCUM_NEXT_6_ns[6]:A,17484
COREABC_0/ACCUM_NEXT_6_ns[6]:B,17281
COREABC_0/ACCUM_NEXT_6_ns[6]:C,17125
COREABC_0/ACCUM_NEXT_6_ns[6]:D,13359
COREABC_0/ACCUM_NEXT_6_ns[6]:Y,13359
COREABC_0/un1_ACCUMULATOR_0_cry_1:A,
COREABC_0/un1_ACCUMULATOR_0_cry_1:B,13670
COREABC_0/un1_ACCUMULATOR_0_cry_1:C,
COREABC_0/un1_ACCUMULATOR_0_cry_1:CC,13834
COREABC_0/un1_ACCUMULATOR_0_cry_1:D,
COREABC_0/un1_ACCUMULATOR_0_cry_1:P,13670
COREABC_0/un1_ACCUMULATOR_0_cry_1:S,13834
COREABC_0/un1_ACCUMULATOR_0_cry_1:UB,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_20_i:A,15132
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_20_i:B,13990
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_20_i:C,13609
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_20_i:Y,13609
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_8:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_8:IPC,
COREABC_0/un1_ICYCLE_6_i_a3_RNIHVT71:A,17243
COREABC_0/un1_ICYCLE_6_i_a3_RNIHVT71:B,17050
COREABC_0/un1_ICYCLE_6_i_a3_RNIHVT71:C,16973
COREABC_0/un1_ICYCLE_6_i_a3_RNIHVT71:D,15691
COREABC_0/un1_ICYCLE_6_i_a3_RNIHVT71:Y,15691
FCCC_0/CCC_INST/IP_INTERFACE_1:A,
FCCC_0/CCC_INST/IP_INTERFACE_1:B,
FCCC_0/CCC_INST/IP_INTERFACE_1:C,
FCCC_0/CCC_INST/IP_INTERFACE_1:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_1:IPB,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,17256
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,16251
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,17256
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_32:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_32:IPC,
COREABC_0/ACCUM_NEXT_6[4]:A,17484
COREABC_0/ACCUM_NEXT_6[4]:B,17281
COREABC_0/ACCUM_NEXT_6[4]:C,17125
COREABC_0/ACCUM_NEXT_6[4]:D,13702
COREABC_0/ACCUM_NEXT_6[4]:Y,13702
FCCC_0/CCC_INST/IP_INTERFACE_5:A,
FCCC_0/CCC_INST/IP_INTERFACE_5:B,
FCCC_0/CCC_INST/IP_INTERFACE_5:C,
FCCC_0/CCC_INST/IP_INTERFACE_5:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_5:IPC,
COREABC_0/un5_ramwdata_s_1_49:A,
COREABC_0/un5_ramwdata_s_1_49:B,14971
COREABC_0/un5_ramwdata_s_1_49:C,
COREABC_0/un5_ramwdata_s_1_49:CC,
COREABC_0/un5_ramwdata_s_1_49:D,
COREABC_0/un5_ramwdata_s_1_49:P,14971
COREABC_0/un5_ramwdata_s_1_49:UB,
COREABC_0/un5_ramwdata_cry_2:A,
COREABC_0/un5_ramwdata_cry_2:B,15177
COREABC_0/un5_ramwdata_cry_2:C,
COREABC_0/un5_ramwdata_cry_2:CC,15635
COREABC_0/un5_ramwdata_cry_2:D,
COREABC_0/un5_ramwdata_cry_2:P,15177
COREABC_0/un5_ramwdata_cry_2:S,15635
COREABC_0/un5_ramwdata_cry_2:UB,
CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:A,14911
CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:B,17221
CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:C,15975
CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:Y,14911
COREABC_0/un1_STKPTR_1_SUM_0_o2_0[0]:A,15057
COREABC_0/un1_STKPTR_1_SUM_0_o2_0[0]:B,14928
COREABC_0/un1_STKPTR_1_SUM_0_o2_0[0]:C,14877
COREABC_0/un1_STKPTR_1_SUM_0_o2_0[0]:Y,14877
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[0],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[10],13643
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[11],13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[1],15249
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[2],15175
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[3],14853
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[4],14773
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[5],14714
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[6],13860
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[7],13736
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[8],13664
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CC[9],13740
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CI,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:CO,13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[0],14628
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[10],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[11],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[1],16294
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[2],13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[3],13608
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[4],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[5],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[6],13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[7],13712
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[8],13799
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:P[9],13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[0],14448
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[10],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[11],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[1],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[2],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[3],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[4],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[5],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[6],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[7],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[8],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_0:UB[9],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_29:C,17067
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_29:IPC,17067
COREABC_0/RSTSYNC2_RNIK5VD/U0:An,
COREABC_0/RSTSYNC2_RNIK5VD/U0:ENn,
COREABC_0/RSTSYNC2_RNIK5VD/U0:YNn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,15906
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,15946
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,15906
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,13907
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,13907
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
COREABC_0/SMADDR[3]:ADn,
COREABC_0/SMADDR[3]:ALn,16293
COREABC_0/SMADDR[3]:CLK,15187
COREABC_0/SMADDR[3]:D,15110
COREABC_0/SMADDR[3]:EN,15691
COREABC_0/SMADDR[3]:LAT,
COREABC_0/SMADDR[3]:Q,15187
COREABC_0/SMADDR[3]:SD,
COREABC_0/SMADDR[3]:SLn,
COREABC_0/ICYCLE_ns_1_0__m4_ns:A,17374
COREABC_0/ICYCLE_ns_1_0__m4_ns:B,17315
COREABC_0/ICYCLE_ns_1_0__m4_ns:C,17125
COREABC_0/ICYCLE_ns_1_0__m4_ns:D,15637
COREABC_0/ICYCLE_ns_1_0__m4_ns:Y,15637
SDAO_obuf[0]/U0/U_IOOUTFF:A,
SDAO_obuf[0]/U0/U_IOOUTFF:Y,
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,15066
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,15066
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
COREABC_0/loop5_un22_flagvalue:A,13686
COREABC_0/loop5_un22_flagvalue:B,13592
COREABC_0/loop5_un22_flagvalue:Y,13592
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3:A,16170
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3:B,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3:C,17142
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3:D,16815
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3:Y,14640
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:A,14806
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:B,13765
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:C,13546
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:CC,13702
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:D,13298
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:P,
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:S,13702
COREABC_0/un1_ACCUMULATOR_0_cry_4_0:UB,13298
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_23:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_12:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_12:C,17490
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_12:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_12:IPC,17490
COREABC_0/SMADDR_12_iv_3_126:A,17329
COREABC_0/SMADDR_12_iv_3_126:B,17308
COREABC_0/SMADDR_12_iv_3_126:C,15490
COREABC_0/SMADDR_12_iv_3_126:D,14970
COREABC_0/SMADDR_12_iv_3_126:Y,14970
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,15221
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,15221
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_16:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_16:C,16479
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_16:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_16:IPC,16479
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,15079
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,14731
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,15079
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
COREABC_0/flagvalue_1:A,14844
COREABC_0/flagvalue_1:B,14766
COREABC_0/flagvalue_1:C,13592
COREABC_0/flagvalue_1:D,14521
COREABC_0/flagvalue_1:Y,13592
COREABC_0/ACCUM_NEXT_6_ns_1[1]:A,16042
COREABC_0/ACCUM_NEXT_6_ns_1[1]:B,15773
COREABC_0/ACCUM_NEXT_6_ns_1[1]:C,15712
COREABC_0/ACCUM_NEXT_6_ns_1[1]:D,13834
COREABC_0/ACCUM_NEXT_6_ns_1[1]:Y,13834
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,17468
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,17374
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,17305
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,17154
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,17154
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:B,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:C,17133
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:CC,14714
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:P,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:S,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI0NRA5[4]:UB,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[4]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[4]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[4]:Y,17382
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_o4[0]:A,16255
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_o4[0]:B,15004
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_o4[0]:C,16114
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_o4[0]:D,15982
CoreUARTapb_0/uUART/make_TX/xmit_state_ns_o4[0]:Y,15004
CoreUARTapb_0/uUART/make_RX/rx_state_RNIHP0T[0]:A,14873
CoreUARTapb_0/uUART/make_RX/rx_state_RNIHP0T[0]:B,13645
CoreUARTapb_0/uUART/make_RX/rx_state_RNIHP0T[0]:C,14728
CoreUARTapb_0/uUART/make_RX/rx_state_RNIHP0T[0]:Y,13645
COREABC_0/ACCUM_NEXT_5_ns_1[4]:A,15029
COREABC_0/ACCUM_NEXT_5_ns_1[4]:B,14946
COREABC_0/ACCUM_NEXT_5_ns_1[4]:C,14716
COREABC_0/ACCUM_NEXT_5_ns_1[4]:D,14506
COREABC_0/ACCUM_NEXT_5_ns_1[4]:Y,14506
FCCC_0/CCC_INST/IP_INTERFACE_17:A,
FCCC_0/CCC_INST/IP_INTERFACE_17:B,
FCCC_0/CCC_INST/IP_INTERFACE_17:C,
FCCC_0/CCC_INST/IP_INTERFACE_17:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_17:IPC,
COREABC_0/SMADDR[0]:ADn,
COREABC_0/SMADDR[0]:ALn,16293
COREABC_0/SMADDR[0]:CLK,14971
COREABC_0/SMADDR[0]:D,15924
COREABC_0/SMADDR[0]:EN,15691
COREABC_0/SMADDR[0]:LAT,
COREABC_0/SMADDR[0]:Q,14971
COREABC_0/SMADDR[0]:SD,
COREABC_0/SMADDR[0]:SLn,
SDAO_obuf[0]/U0/U_IOPAD:D,
SDAO_obuf[0]/U0/U_IOPAD:E,
SDAO_obuf[0]/U0/U_IOPAD:PAD,
CoreUARTapb_0/uUART/make_RX/rx_state_RNIT2691[0]:A,13425
CoreUARTapb_0/uUART/make_RX/rx_state_RNIT2691[0]:B,13645
CoreUARTapb_0/uUART/make_RX/rx_state_RNIT2691[0]:Y,13425
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_23:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_23:IPENn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:B,13712
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:C,16425
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:CC,13736
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:P,13712
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:S,13736
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFBP46[6]:UB,
FCCC_0/CCC_INST/IP_INTERFACE_2:A,
FCCC_0/CCC_INST/IP_INTERFACE_2:B,
FCCC_0/CCC_INST/IP_INTERFACE_2:C,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPC,
CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[4]:D,16892
CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:A,17335
CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:B,16028
CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:C,17199
CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:Y,16028
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_a3:A,14535
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_a3:B,13323
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_a3:C,14391
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_a3:Y,13323
COREABC_0/STKPTR_RNO[2]:A,17405
COREABC_0/STKPTR_RNO[2]:B,16226
COREABC_0/STKPTR_RNO[2]:C,13592
COREABC_0/STKPTR_RNO[2]:Y,13592
SCLO_obuf[0]/U0/U_IOPAD:D,
SCLO_obuf[0]/U0/U_IOPAD:E,
SCLO_obuf[0]/U0/U_IOPAD:PAD,
CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,16293
CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,14766
CoreUARTapb_0/uUART/rxrdy_xhdl4:D,18471
CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,17260
CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,14766
CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_34:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_34:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_34:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_34:IPC,
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:A,14858
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:B,14808
CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:Y,14808
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_22:B,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:B,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:C,17133
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:CC,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:P,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:S,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI03SM7[10]:UB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_26:C,17283
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_26:IPC,17283
COREABC_0/STKPTR[0]:ADn,
COREABC_0/STKPTR[0]:ALn,16293
COREABC_0/STKPTR[0]:CLK,16023
COREABC_0/STKPTR[0]:D,13741
COREABC_0/STKPTR[0]:EN,
COREABC_0/STKPTR[0]:LAT,
COREABC_0/STKPTR[0]:Q,16023
COREABC_0/STKPTR[0]:SD,
COREABC_0/STKPTR[0]:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,15306
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,15306
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
COREABC_0/PWDATA_M[7]:A,17291
COREABC_0/PWDATA_M[7]:B,17366
COREABC_0/PWDATA_M[7]:C,17095
COREABC_0/PWDATA_M[7]:Y,17095
COREABC_0/ACCUM_NEXT_6_ns_1[6]:A,16052
COREABC_0/ACCUM_NEXT_6_ns_1[6]:B,15824
COREABC_0/ACCUM_NEXT_6_ns_1[6]:C,15726
COREABC_0/ACCUM_NEXT_6_ns_1[6]:D,13359
COREABC_0/ACCUM_NEXT_6_ns_1[6]:Y,13359
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_26:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,17421
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,17354
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,17256
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,15906
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,15906
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_0:CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_0:IPCLKn,
COREABC_0/ACCUM_NEXT_5_ns[4]:A,14506
COREABC_0/ACCUM_NEXT_5_ns[4]:B,13702
COREABC_0/ACCUM_NEXT_5_ns[4]:C,15734
COREABC_0/ACCUM_NEXT_5_ns[4]:D,15517
COREABC_0/ACCUM_NEXT_5_ns[4]:Y,13702
COREABC_0/un5_ramwdata_cry_3:A,
COREABC_0/un5_ramwdata_cry_3:B,15187
COREABC_0/un5_ramwdata_cry_3:C,
COREABC_0/un5_ramwdata_cry_3:CC,15110
COREABC_0/un5_ramwdata_cry_3:D,
COREABC_0/un5_ramwdata_cry_3:P,15187
COREABC_0/un5_ramwdata_cry_3:S,15110
COREABC_0/un5_ramwdata_cry_3:UB,
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:A,14806
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:B,13874
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:C,13654
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:CC,13643
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:D,13406
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:P,
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:S,13643
COREABC_0/un1_ACCUMULATOR_0_cry_5_0:UB,13406
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_20:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_20:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_35:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_35:IPENn,
CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,13475
CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,13609
CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,18219
CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,13475
CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_14:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_14:C,16819
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_14:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_14:IPC,16819
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,13736
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_o2:A,14187
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_o2:B,14088
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_o2:C,14035
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_o2:Y,14035
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_0:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_0:IPC,
COREABC_0/ICYCLE[0]:ADn,
COREABC_0/ICYCLE[0]:ALn,16293
COREABC_0/ICYCLE[0]:CLK,14877
COREABC_0/ICYCLE[0]:D,15637
COREABC_0/ICYCLE[0]:EN,
COREABC_0/ICYCLE[0]:LAT,
COREABC_0/ICYCLE[0]:Q,14877
COREABC_0/ICYCLE[0]:SD,
COREABC_0/ICYCLE[0]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:A,15323
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:B,15221
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:C,13666
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:D,14885
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:Y,13666
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_5:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_5:IPC,
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_0:A,13992
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_0:B,13933
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_0:C,13827
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_0:D,13609
CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_0:Y,13609
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:B,13799
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:C,16512
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:CC,13664
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:P,13799
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:S,13664
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI87OH6[7]:UB,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,14000
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,14000
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_13:EN,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_18_i:A,17422
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_18_i:B,16166
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_18_i:C,14687
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_18_i:D,13323
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__N_18_i:Y,13323
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[3]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[3]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[3]:Y,17382
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,16200
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_8:A,
FCCC_0/CCC_INST/IP_INTERFACE_8:B,
FCCC_0/CCC_INST/IP_INTERFACE_8:C,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPC,
COREABC_0/ACCUMULATOR[0]:ADn,
COREABC_0/ACCUMULATOR[0]:ALn,16293
COREABC_0/ACCUMULATOR[0]:CLK,13802
COREABC_0/ACCUMULATOR[0]:D,15699
COREABC_0/ACCUMULATOR[0]:EN,15890
COREABC_0/ACCUMULATOR[0]:LAT,
COREABC_0/ACCUMULATOR[0]:Q,13802
COREABC_0/ACCUMULATOR[0]:SD,
COREABC_0/ACCUMULATOR[0]:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,14003
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,13643
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,14003
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:A,15168
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:B,15066
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:C,13538
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:D,14722
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:Y,13538
CoreUARTapb_0/iPRDATA[2]:ADn,
CoreUARTapb_0/iPRDATA[2]:ALn,16293
CoreUARTapb_0/iPRDATA[2]:CLK,17484
CoreUARTapb_0/iPRDATA[2]:D,17382
CoreUARTapb_0/iPRDATA[2]:EN,15890
CoreUARTapb_0/iPRDATA[2]:LAT,
CoreUARTapb_0/iPRDATA[2]:Q,17484
CoreUARTapb_0/iPRDATA[2]:SD,
CoreUARTapb_0/iPRDATA[2]:SLn,
COREABC_0/STKPTR[2]:ADn,
COREABC_0/STKPTR[2]:ALn,16293
COREABC_0/STKPTR[2]:CLK,17131
COREABC_0/STKPTR[2]:D,13592
COREABC_0/STKPTR[2]:EN,
COREABC_0/STKPTR[2]:LAT,
COREABC_0/STKPTR[2]:Q,17131
COREABC_0/STKPTR[2]:SD,
COREABC_0/STKPTR[2]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,15181
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,14731
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,15181
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
COREABC_0/ACCUMULATOR[2]:ADn,
COREABC_0/ACCUMULATOR[2]:ALn,16293
COREABC_0/ACCUMULATOR[2]:CLK,13885
COREABC_0/ACCUMULATOR[2]:D,13760
COREABC_0/ACCUMULATOR[2]:EN,15890
COREABC_0/ACCUMULATOR[2]:LAT,
COREABC_0/ACCUMULATOR[2]:Q,13885
COREABC_0/ACCUMULATOR[2]:SD,
COREABC_0/ACCUMULATOR[2]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:A,13666
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:B,16188
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:C,13538
CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:Y,13538
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_24:C,17012
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_24:IPC,17012
COREABC_0/SMADDR_12_iv_4_115:A,17374
COREABC_0/SMADDR_12_iv_4_115:B,17308
COREABC_0/SMADDR_12_iv_4_115:C,17174
COREABC_0/SMADDR_12_iv_4_115:D,15924
COREABC_0/SMADDR_12_iv_4_115:Y,15924
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:A,15104
CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:B,16138
CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:C,17290
CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:D,17059
CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:Y,15104
COREABC_0/ACCUMULATOR[4]:ADn,
COREABC_0/ACCUMULATOR[4]:ALn,16293
COREABC_0/ACCUMULATOR[4]:CLK,14806
COREABC_0/ACCUMULATOR[4]:D,13702
COREABC_0/ACCUMULATOR[4]:EN,15890
COREABC_0/ACCUMULATOR[4]:LAT,
COREABC_0/ACCUMULATOR[4]:Q,14806
COREABC_0/ACCUMULATOR[4]:SD,
COREABC_0/ACCUMULATOR[4]:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,14147
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,13860
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,14147
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_16:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_10:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_10:IPENn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,17413
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,17346
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,16102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,16102
COREABC_0/ACCUMULATOR[3]:ADn,
COREABC_0/ACCUMULATOR[3]:ALn,16293
COREABC_0/ACCUMULATOR[3]:CLK,13856
COREABC_0/ACCUMULATOR[3]:D,13438
COREABC_0/ACCUMULATOR[3]:EN,15890
COREABC_0/ACCUMULATOR[3]:LAT,
COREABC_0/ACCUMULATOR[3]:Q,13856
COREABC_0/ACCUMULATOR[3]:SD,
COREABC_0/ACCUMULATOR[3]:SLn,
COREABC_0/SMADDR[1]:ADn,
COREABC_0/SMADDR[1]:ALn,16293
COREABC_0/SMADDR[1]:CLK,14970
COREABC_0/SMADDR[1]:D,15506
COREABC_0/SMADDR[1]:EN,15691
COREABC_0/SMADDR[1]:LAT,
COREABC_0/SMADDR[1]:Q,14970
COREABC_0/SMADDR[1]:SD,
COREABC_0/SMADDR[1]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[0]:A,15076
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[0]:B,17339
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[0]:C,15935
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[0]:Y,15076
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:A,16206
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:B,17300
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:C,14657
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:D,14808
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:Y,14657
CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,16293
CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,13992
CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,
CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,15854
CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,13992
CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_15:A,
FCCC_0/CCC_INST/IP_INTERFACE_15:B,
FCCC_0/CCC_INST/IP_INTERFACE_15:C,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPC,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,13810
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,14434
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,13810
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
COREABC_0/ACCUMULATOR_RNIC5DU[3]:A,17236
COREABC_0/ACCUMULATOR_RNIC5DU[3]:B,17366
COREABC_0/ACCUMULATOR_RNIC5DU[3]:C,17095
COREABC_0/ACCUMULATOR_RNIC5DU[3]:Y,17095
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,13955
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,13955
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,13933
CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,
CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,15854
CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,13933
CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_7:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_7:IPENn,
COREABC_0/STBACCAPB_1:A,14569
COREABC_0/STBACCAPB_1:B,14486
COREABC_0/STBACCAPB_1:Y,14486
COREABC_0/SMADDR[2]:ADn,
COREABC_0/SMADDR[2]:ALn,16293
COREABC_0/SMADDR[2]:CLK,15177
COREABC_0/SMADDR[2]:D,15086
COREABC_0/SMADDR[2]:EN,15691
COREABC_0/SMADDR[2]:LAT,
COREABC_0/SMADDR[2]:Q,15177
COREABC_0/SMADDR[2]:SD,
COREABC_0/SMADDR[2]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_14:A,
FCCC_0/CCC_INST/IP_INTERFACE_14:B,
FCCC_0/CCC_INST/IP_INTERFACE_14:C,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPC,
COREABC_0/un1_ICYCLE_6_i_0:A,16090
COREABC_0/un1_ICYCLE_6_i_0:B,14971
COREABC_0/un1_ICYCLE_6_i_0:C,17014
COREABC_0/un1_ICYCLE_6_i_0:D,15764
COREABC_0/un1_ICYCLE_6_i_0:Y,14971
COREABC_0/INSTR_ADDR[2]:ADn,
COREABC_0/INSTR_ADDR[2]:ALn,
COREABC_0/INSTR_ADDR[2]:CLK,15480
COREABC_0/INSTR_ADDR[2]:D,14049
COREABC_0/INSTR_ADDR[2]:EN,
COREABC_0/INSTR_ADDR[2]:LAT,
COREABC_0/INSTR_ADDR[2]:Q,15480
COREABC_0/INSTR_ADDR[2]:SD,
COREABC_0/INSTR_ADDR[2]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_18:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_18:C,16529
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_18:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_18:IPC,16529
CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM[2]:A,14125
CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM[2]:B,14063
CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM[2]:C,13970
CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM[2]:Y,13970
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_4:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_4:IPC,
COREABC_0/STKPTR_RNIN938[2]:A,17184
COREABC_0/STKPTR_RNIN938[2]:B,17118
COREABC_0/STKPTR_RNIN938[2]:C,17012
COREABC_0/STKPTR_RNIN938[2]:Y,17012
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,13538
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,17331
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,17134
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,13538
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_31:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_31:IPC,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,13774
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,17249
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,17134
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,13774
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4_0_a2:A,16175
CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4_0_a2:B,16134
CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4_0_a2:Y,16134
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,13609
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,15076
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,13609
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_0:A,15279
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_0:B,14035
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_0:C,15140
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_0:D,14879
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_0:Y,14035
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,14003
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,13944
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,13854
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:B,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:C,17133
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:CC,13643
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:P,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:S,13643
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIT1MB7[9]:UB,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_1:A,15994
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_1:B,15945
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_1:C,13691
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_1:D,13323
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i_1:Y,13323
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,16225
COREABC_0/un1_ACCUMULATOR_0_cry_0:A,13802
COREABC_0/un1_ACCUMULATOR_0_cry_0:B,13380
COREABC_0/un1_ACCUMULATOR_0_cry_0:C,13298
COREABC_0/un1_ACCUMULATOR_0_cry_0:CC,
COREABC_0/un1_ACCUMULATOR_0_cry_0:D,13253
COREABC_0/un1_ACCUMULATOR_0_cry_0:P,13438
COREABC_0/un1_ACCUMULATOR_0_cry_0:UB,13253
COREABC_0/SMADDR_12_iv_5_104:A,17329
COREABC_0/SMADDR_12_iv_5_104:B,17308
COREABC_0/SMADDR_12_iv_5_104:C,16090
COREABC_0/SMADDR_12_iv_5_104:D,15506
COREABC_0/SMADDR_12_iv_5_104:Y,15506
COREABC_0/ICYCLE_s2_0_a2:A,16208
COREABC_0/ICYCLE_s2_0_a2:B,16111
COREABC_0/ICYCLE_s2_0_a2:Y,16111
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:A,15166
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:B,16138
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:C,17321
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:D,17101
CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:Y,15166
COREABC_0/un1_ACCUMULATOR_0_cry_6:A,14325
COREABC_0/un1_ACCUMULATOR_0_cry_6:B,13956
COREABC_0/un1_ACCUMULATOR_0_cry_6:C,13914
COREABC_0/un1_ACCUMULATOR_0_cry_6:CC,13359
COREABC_0/un1_ACCUMULATOR_0_cry_6:D,
COREABC_0/un1_ACCUMULATOR_0_cry_6:P,14007
COREABC_0/un1_ACCUMULATOR_0_cry_6:S,13359
COREABC_0/un1_ACCUMULATOR_0_cry_6:UB,13914
COREABC_0/PSELI_7_0_iv_i:A,17382
COREABC_0/PSELI_7_0_iv_i:B,17281
COREABC_0/PSELI_7_0_iv_i:C,16111
COREABC_0/PSELI_7_0_iv_i:D,15668
COREABC_0/PSELI_7_0_iv_i:Y,15668
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:B,13608
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:C,16386
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:CC,14853
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:P,13608
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:S,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL6UG4[2]:UB,
CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,13425
CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,13323
CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,18219
CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,13425
CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,16293
CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,13323
CoreUARTapb_0/uUART/make_RX/samples[2]:D,
CoreUARTapb_0/uUART/make_RX/samples[2]:EN,18219
CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
CoreUARTapb_0/uUART/make_RX/samples[2]:Q,13323
CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_3:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_3:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_34:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_34:IPENn,
COREABC_0/STKPTR[1]:ADn,
COREABC_0/STKPTR[1]:ALn,16293
COREABC_0/STKPTR[1]:CLK,15989
COREABC_0/STKPTR[1]:D,13666
COREABC_0/STKPTR[1]:EN,
COREABC_0/STKPTR[1]:LAT,
COREABC_0/STKPTR[1]:Q,15989
COREABC_0/STKPTR[1]:SD,
COREABC_0/STKPTR[1]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,16225
COREABC_0/ICYCLE[1]:ADn,
COREABC_0/ICYCLE[1]:ALn,16293
COREABC_0/ICYCLE[1]:CLK,14928
COREABC_0/ICYCLE[1]:D,17315
COREABC_0/ICYCLE[1]:EN,
COREABC_0/ICYCLE[1]:LAT,
COREABC_0/ICYCLE[1]:Q,14928
COREABC_0/ICYCLE[1]:SD,
COREABC_0/ICYCLE[1]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_11:B,17377
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_11:C,17543
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_11:IPB,17377
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_11:IPC,17543
COREABC_0/ACCUM_NEXT_6[5]:A,17484
COREABC_0/ACCUM_NEXT_6[5]:B,17281
COREABC_0/ACCUM_NEXT_6[5]:C,17125
COREABC_0/ACCUM_NEXT_6[5]:D,13643
COREABC_0/ACCUM_NEXT_6[5]:Y,13643
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:A,17429
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:B,17331
CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:Y,17331
COREABC_0/INSTR_DATA[0]:ADn,
COREABC_0/INSTR_DATA[0]:ALn,
COREABC_0/INSTR_DATA[0]:CLK,13253
COREABC_0/INSTR_DATA[0]:D,18440
COREABC_0/INSTR_DATA[0]:EN,
COREABC_0/INSTR_DATA[0]:LAT,
COREABC_0/INSTR_DATA[0]:Q,13253
COREABC_0/INSTR_DATA[0]:SD,
COREABC_0/INSTR_DATA[0]:SLn,
CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[3]:D,17095
CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_28:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_28:IPC,
COREABC_0/un5_ramwdata_s_7:A,
COREABC_0/un5_ramwdata_s_7:B,15853
COREABC_0/un5_ramwdata_s_7:C,
COREABC_0/un5_ramwdata_s_7:CC,14970
COREABC_0/un5_ramwdata_s_7:D,
COREABC_0/un5_ramwdata_s_7:P,
COREABC_0/un5_ramwdata_s_7:S,14970
COREABC_0/un5_ramwdata_s_7:UB,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:B,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:C,16356
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:CC,15175
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:P,13658
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:S,14434
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1GV34[1]:UB,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:A,17390
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:B,17327
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:C,17249
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:Y,17249
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:B,14102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:C,16879
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:CC,13729
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:P,14102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:S,13729
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI45228[11]:UB,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,18479
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
COREABC_0/un1_ACCUMULATOR_0_cry_2:A,
COREABC_0/un1_ACCUMULATOR_0_cry_2:B,13885
COREABC_0/un1_ACCUMULATOR_0_cry_2:C,
COREABC_0/un1_ACCUMULATOR_0_cry_2:CC,13760
COREABC_0/un1_ACCUMULATOR_0_cry_2:D,
COREABC_0/un1_ACCUMULATOR_0_cry_2:P,13885
COREABC_0/un1_ACCUMULATOR_0_cry_2:S,13760
COREABC_0/un1_ACCUMULATOR_0_cry_2:UB,
COREABC_0/ACCUMULATOR_RNIA3DU[1]:A,17236
COREABC_0/ACCUMULATOR_RNIA3DU[1]:B,17366
COREABC_0/ACCUMULATOR_RNIA3DU[1]:C,17095
COREABC_0/ACCUMULATOR_RNIA3DU[1]:Y,17095
CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:A,16225
CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:B,16200
CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:Y,16200
COREABC_0/ICYCLE_1_sqmuxa_0_a3:A,17383
COREABC_0/ICYCLE_1_sqmuxa_0_a3:B,16214
COREABC_0/ICYCLE_1_sqmuxa_0_a3:C,17233
COREABC_0/ICYCLE_1_sqmuxa_0_a3:Y,16214
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:B,16294
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:C,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:CC,15249
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:P,16294
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:S,15249
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIGNV12[0]:UB,
COREABC_0/STKPTR_RNIMPPA[3]:A,17206
COREABC_0/STKPTR_RNIMPPA[3]:B,17131
COREABC_0/STKPTR_RNIMPPA[3]:C,17034
COREABC_0/STKPTR_RNIMPPA[3]:D,16822
COREABC_0/STKPTR_RNIMPPA[3]:Y,16822
COREABC_0/ACCUM_NEXT_6_ns_1[7]:A,16052
COREABC_0/ACCUM_NEXT_6_ns_1[7]:B,15824
COREABC_0/ACCUM_NEXT_6_ns_1[7]:C,15726
COREABC_0/ACCUM_NEXT_6_ns_1[7]:D,13253
COREABC_0/ACCUM_NEXT_6_ns_1[7]:Y,13253
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_1:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_1:IPC,
COREABC_0/PWDATA_M[5]:A,17460
COREABC_0/PWDATA_M[5]:B,17366
COREABC_0/PWDATA_M[5]:C,17087
COREABC_0/PWDATA_M[5]:D,16892
COREABC_0/PWDATA_M[5]:Y,16892
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:A,17390
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:B,16186
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:C,16076
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:D,13425
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:Y,13425
COREABC_0/RSTSYNC1:ADn,
COREABC_0/RSTSYNC1:ALn,
COREABC_0/RSTSYNC1:CLK,18487
COREABC_0/RSTSYNC1:D,
COREABC_0/RSTSYNC1:EN,
COREABC_0/RSTSYNC1:LAT,
COREABC_0/RSTSYNC1:Q,18487
COREABC_0/RSTSYNC1:SD,
COREABC_0/RSTSYNC1:SLn,
CoreUARTapb_0/uUART/make_RX/samples_RNIC95C[0]:A,15009
CoreUARTapb_0/uUART/make_RX/samples_RNIC95C[0]:B,14910
CoreUARTapb_0/uUART/make_RX/samples_RNIC95C[0]:C,14857
CoreUARTapb_0/uUART/make_RX/samples_RNIC95C[0]:D,13425
CoreUARTapb_0/uUART/make_RX/samples_RNIC95C[0]:Y,13425
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr:A,15306
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr:B,13829
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr:C,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr:D,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr:Y,13586
CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,13384
CoreUARTapb_0/uUART/make_RX/samples[0]:D,18471
CoreUARTapb_0/uUART/make_RX/samples[0]:EN,18219
CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
CoreUARTapb_0/uUART/make_RX/samples[0]:Q,13384
CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[0]:D,17102
CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_4:A,
FCCC_0/CCC_INST/IP_INTERFACE_4:B,
FCCC_0/CCC_INST/IP_INTERFACE_4:C,
FCCC_0/CCC_INST/IP_INTERFACE_4:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_4:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_21:B,
COREABC_0/STBACCUM_3_sqmuxa_0_a3:A,16068
COREABC_0/STBACCUM_3_sqmuxa_0_a3:B,15866
COREABC_0/STBACCUM_3_sqmuxa_0_a3:C,15895
COREABC_0/STBACCUM_3_sqmuxa_0_a3:D,15668
COREABC_0/STBACCUM_3_sqmuxa_0_a3:Y,15668
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[0]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[0]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[0]:Y,17382
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,17199
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,15004
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,17199
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:B,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:C,17133
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:CC,14773
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:P,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:S,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAUST4[3]:UB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_25:CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_25:IPCLKn,
FCCC_0/CCC_INST/IP_INTERFACE_7:A,
FCCC_0/CCC_INST/IP_INTERFACE_7:B,
FCCC_0/CCC_INST/IP_INTERFACE_7:C,
FCCC_0/CCC_INST/IP_INTERFACE_7:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_7:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_3:EN,
COREABC_0/PWDATA_M[6]:A,17291
COREABC_0/PWDATA_M[6]:B,17366
COREABC_0/PWDATA_M[6]:C,17095
COREABC_0/PWDATA_M[6]:Y,17095
COREABC_0/ACCUMULATOR[6]:ADn,
COREABC_0/ACCUMULATOR[6]:ALn,16293
COREABC_0/ACCUMULATOR[6]:CLK,14325
COREABC_0/ACCUMULATOR[6]:D,13359
COREABC_0/ACCUMULATOR[6]:EN,15890
COREABC_0/ACCUMULATOR[6]:LAT,
COREABC_0/ACCUMULATOR[6]:Q,14325
COREABC_0/ACCUMULATOR[6]:SD,
COREABC_0/ACCUMULATOR[6]:SLn,
CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[5]:D,16892
CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
COREABC_0/un5_ramwdata_cry_4:A,
COREABC_0/un5_ramwdata_cry_4:B,15853
COREABC_0/un5_ramwdata_cry_4:C,
COREABC_0/un5_ramwdata_cry_4:CC,15030
COREABC_0/un5_ramwdata_cry_4:D,
COREABC_0/un5_ramwdata_cry_4:P,
COREABC_0/un5_ramwdata_cry_4:S,15030
COREABC_0/un5_ramwdata_cry_4:UB,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:B,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:C,16554
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:CC,13740
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:P,13776
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:S,13740
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNI24NU6[8]:UB,
CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[7]:D,17095
CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_13:A,
FCCC_0/CCC_INST/IP_INTERFACE_13:B,
FCCC_0/CCC_INST/IP_INTERFACE_13:C,
FCCC_0/CCC_INST/IP_INTERFACE_13:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_13:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_2:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_2:IPC,
COREABC_0/RSTSYNC2:ADn,
COREABC_0/RSTSYNC2:ALn,
COREABC_0/RSTSYNC2:CLK,
COREABC_0/RSTSYNC2:D,18487
COREABC_0/RSTSYNC2:EN,
COREABC_0/RSTSYNC2:LAT,
COREABC_0/RSTSYNC2:Q,
COREABC_0/RSTSYNC2:SD,
COREABC_0/RSTSYNC2:SLn,
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,18487
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,18487
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:A,17405
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:B,16233
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:C,15935
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:D,14731
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:Y,14731
CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,16293
CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,14873
CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,14657
CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,18219
CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,14873
CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:A,13970
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:B,17354
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:C,15935
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:Y,13970
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO_0:A,17204
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO_0:B,16134
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO_0:C,15799
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO_0:D,14486
CoreUARTapb_0/uUART/make_RX/receive_full_int_RNO_0:Y,14486
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_31:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_31:IPENn,
FCCC_0/CCC_INST/IP_INTERFACE_3:A,
FCCC_0/CCC_INST/IP_INTERFACE_3:B,
FCCC_0/CCC_INST/IP_INTERFACE_3:C,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPC,
COREABC_0/SMADDR[7]:ADn,
COREABC_0/SMADDR[7]:ALn,16293
COREABC_0/SMADDR[7]:CLK,15062
COREABC_0/SMADDR[7]:D,14970
COREABC_0/SMADDR[7]:EN,15691
COREABC_0/SMADDR[7]:LAT,
COREABC_0/SMADDR[7]:Q,15062
COREABC_0/SMADDR[7]:SD,
COREABC_0/SMADDR[7]:SLn,
OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_2:A,14035
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_2:B,16244
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_2:C,13990
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_2:Y,13990
CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,16293
CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,13467
CoreUARTapb_0/uUART/make_RX/samples[1]:D,18471
CoreUARTapb_0/uUART/make_RX/samples[1]:EN,18219
CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
CoreUARTapb_0/uUART/make_RX/samples[1]:Q,13467
CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,16293
CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,13592
CoreUARTapb_0/uUART/make_TX/txrdy_int:D,14989
CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,14911
CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,13592
CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
COREABC_0/DOJMP_RNO:A,17374
COREABC_0/DOJMP_RNO:Y,17374
COREABC_0/UROM_UROM/INS_i_a2_i_a2[3]:A,17374
COREABC_0/UROM_UROM/INS_i_a2_i_a2[3]:B,17331
COREABC_0/UROM_UROM/INS_i_a2_i_a2[3]:C,15068
COREABC_0/UROM_UROM/INS_i_a2_i_a2[3]:D,17037
COREABC_0/UROM_UROM/INS_i_a2_i_a2[3]:Y,15068
FCCC_0/CCC_INST/IP_INTERFACE_16:A,
FCCC_0/CCC_INST/IP_INTERFACE_16:B,
FCCC_0/CCC_INST/IP_INTERFACE_16:C,
FCCC_0/CCC_INST/IP_INTERFACE_16:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_16:IPC,
CoreUARTapb_0/iPRDATA[6]:ADn,
CoreUARTapb_0/iPRDATA[6]:ALn,16293
CoreUARTapb_0/iPRDATA[6]:CLK,17484
CoreUARTapb_0/iPRDATA[6]:D,17382
CoreUARTapb_0/iPRDATA[6]:EN,15890
CoreUARTapb_0/iPRDATA[6]:LAT,
CoreUARTapb_0/iPRDATA[6]:Q,17484
CoreUARTapb_0/iPRDATA[6]:SD,
CoreUARTapb_0/iPRDATA[6]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,16225
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_1:A,15042
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_1:B,13609
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_1:C,16059
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_1:D,15831
CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_i_1:Y,13609
COREABC_0/ACCUM_NEXT_5_ns_1[5]:A,15029
COREABC_0/ACCUM_NEXT_5_ns_1[5]:B,14946
COREABC_0/ACCUM_NEXT_5_ns_1[5]:C,14716
COREABC_0/ACCUM_NEXT_5_ns_1[5]:D,14506
COREABC_0/ACCUM_NEXT_5_ns_1[5]:Y,14506
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,17354
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,16102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,17354
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,18487
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,14640
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,17382
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
COREABC_0/SMADDR_12_iv_170:A,17329
COREABC_0/SMADDR_12_iv_170:B,17308
COREABC_0/SMADDR_12_iv_170:C,16073
COREABC_0/SMADDR_12_iv_170:D,15110
COREABC_0/SMADDR_12_iv_170:Y,15110
COREABC_0/SMADDR[6]:ADn,
COREABC_0/SMADDR[6]:ALn,16293
COREABC_0/SMADDR[6]:CLK,14049
COREABC_0/SMADDR[6]:D,15078
COREABC_0/SMADDR[6]:EN,15691
COREABC_0/SMADDR[6]:LAT,
COREABC_0/SMADDR[6]:Q,14049
COREABC_0/SMADDR[6]:SD,
COREABC_0/SMADDR[6]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,13827
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,13970
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,13827
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[5]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[5]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[5]:Y,17382
flash_freeze_inst/INST_FLASH_FREEZE_IP:FF_TO_START,
CoreUARTapb_0/iPRDATA[4]:ADn,
CoreUARTapb_0/iPRDATA[4]:ALn,16293
CoreUARTapb_0/iPRDATA[4]:CLK,17484
CoreUARTapb_0/iPRDATA[4]:D,17382
CoreUARTapb_0/iPRDATA[4]:EN,15890
CoreUARTapb_0/iPRDATA[4]:LAT,
CoreUARTapb_0/iPRDATA[4]:Q,17484
CoreUARTapb_0/iPRDATA[4]:SD,
CoreUARTapb_0/iPRDATA[4]:SLn,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[2]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[2]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[2]:Y,17382
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_15:EN,
FCCC_0/CCC_INST/IP_INTERFACE_11:A,
FCCC_0/CCC_INST/IP_INTERFACE_11:B,
FCCC_0/CCC_INST/IP_INTERFACE_11:C,
FCCC_0/CCC_INST/IP_INTERFACE_11:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_11:IPB,
CoreUARTapb_0/iPRDATA[3]:ADn,
CoreUARTapb_0/iPRDATA[3]:ALn,16293
CoreUARTapb_0/iPRDATA[3]:CLK,17484
CoreUARTapb_0/iPRDATA[3]:D,17382
CoreUARTapb_0/iPRDATA[3]:EN,15890
CoreUARTapb_0/iPRDATA[3]:LAT,
CoreUARTapb_0/iPRDATA[3]:Q,17484
CoreUARTapb_0/iPRDATA[3]:SD,
CoreUARTapb_0/iPRDATA[3]:SLn,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[7]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[7]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[7]:Y,17382
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,15249
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,13586
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
COREABC_0/UROM_UROM/INS_i_a2_i_a2[1]:A,16343
COREABC_0/UROM_UROM/INS_i_a2_i_a2[1]:B,16304
COREABC_0/UROM_UROM/INS_i_a2_i_a2[1]:C,14049
COREABC_0/UROM_UROM/INS_i_a2_i_a2[1]:Y,14049
CoreUARTapb_0/uUART/un1_temp_xhdl10:A,15791
CoreUARTapb_0/uUART/un1_temp_xhdl10:B,14486
CoreUARTapb_0/uUART/un1_temp_xhdl10:C,15701
CoreUARTapb_0/uUART/un1_temp_xhdl10:D,15480
CoreUARTapb_0/uUART/un1_temp_xhdl10:Y,14486
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,13957
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,13729
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,13957
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
COREABC_0/ACCUM_NEXT_6_ns[1]:A,17484
COREABC_0/ACCUM_NEXT_6_ns[1]:B,17281
COREABC_0/ACCUM_NEXT_6_ns[1]:C,17125
COREABC_0/ACCUM_NEXT_6_ns[1]:D,13834
COREABC_0/ACCUM_NEXT_6_ns[1]:Y,13834
FCCC_0/CCC_INST/INST_CCC_IP:CLK0,
FCCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK1,
FCCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK2,
FCCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK3,
FCCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:GL0,
FCCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:LOCK,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
FCCC_0/CCC_INST/INST_CCC_IP:PCLK,
FCCC_0/CCC_INST/INST_CCC_IP:PENABLE,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
FCCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
FCCC_0/CCC_INST/INST_CCC_IP:PSEL,
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
FCCC_0/CCC_INST/INST_CCC_IP:PWRITE,
FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
FCCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0[2]:A,15326
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0[2]:B,13970
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0[2]:C,16252
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0[2]:Y,13970
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_32:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_32:IPENn,
COREABC_0/STBFLAG_cnst_0_a2:A,17429
COREABC_0/STBFLAG_cnst_0_a2:B,17215
COREABC_0/STBFLAG_cnst_0_a2:C,17256
COREABC_0/STBFLAG_cnst_0_a2:D,17029
COREABC_0/STBFLAG_cnst_0_a2:Y,17029
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,16293
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,13854
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,13664
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,13854
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
CFG0_GND_INST:Y,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_29:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_29:IPENn,
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:A,17429
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:B,16218
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:C,17256
CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:Y,16218
COREABC_0/STKPTR_RNISCM2[0]:A,17255
COREABC_0/STKPTR_RNISCM2[0]:Y,17255
COREABC_0/STKPTR_RNIPQC5_0[1]:A,17228
COREABC_0/STKPTR_RNIPQC5_0[1]:B,17185
COREABC_0/STKPTR_RNIPQC5_0[1]:Y,17185
COREABC_0/STKPTR_RNO[3]:A,17405
COREABC_0/STKPTR_RNO[3]:B,17362
COREABC_0/STKPTR_RNO[3]:C,13592
COREABC_0/STKPTR_RNO[3]:D,15989
COREABC_0/STKPTR_RNO[3]:Y,13592
COREABC_0/STKPTR_RNIPQC5[1]:A,16023
COREABC_0/STKPTR_RNIPQC5[1]:B,15989
COREABC_0/STKPTR_RNIPQC5[1]:Y,15989
COREABC_0/ACCUM_NEXT_5_ns[5]:A,14506
COREABC_0/ACCUM_NEXT_5_ns[5]:B,13643
COREABC_0/ACCUM_NEXT_5_ns[5]:C,15734
COREABC_0/ACCUM_NEXT_5_ns[5]:D,15517
COREABC_0/ACCUM_NEXT_5_ns[5]:Y,13643
COREABC_0/INSTR_SCMD[0]:ADn,
COREABC_0/INSTR_SCMD[0]:ALn,
COREABC_0/INSTR_SCMD[0]:CLK,13380
COREABC_0/INSTR_SCMD[0]:D,15068
COREABC_0/INSTR_SCMD[0]:EN,
COREABC_0/INSTR_SCMD[0]:LAT,
COREABC_0/INSTR_SCMD[0]:Q,13380
COREABC_0/INSTR_SCMD[0]:SD,
COREABC_0/INSTR_SCMD[0]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_17:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_17:C,16425
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_17:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_17:IPC,16425
COREABC_0/un5_ramwdata_cry_1:A,
COREABC_0/un5_ramwdata_cry_1:B,14970
COREABC_0/un5_ramwdata_cry_1:C,
COREABC_0/un5_ramwdata_cry_1:CC,15506
COREABC_0/un5_ramwdata_cry_1:D,
COREABC_0/un5_ramwdata_cry_1:P,14970
COREABC_0/un5_ramwdata_cry_1:S,15506
COREABC_0/un5_ramwdata_cry_1:UB,
CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a3:A,17273
CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a3:B,16089
CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a3:C,15854
CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a3:Y,15854
COREABC_0/INSTR_CMD[2]:ADn,
COREABC_0/INSTR_CMD[2]:ALn,
COREABC_0/INSTR_CMD[2]:CLK,15057
COREABC_0/INSTR_CMD[2]:D,14053
COREABC_0/INSTR_CMD[2]:EN,
COREABC_0/INSTR_CMD[2]:LAT,
COREABC_0/INSTR_CMD[2]:Q,15057
COREABC_0/INSTR_CMD[2]:SD,
COREABC_0/INSTR_CMD[2]:SLn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_30:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_30:IPC,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_28:EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_28:IPENn,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_24:CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/FF_24:IPCLKn,
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,14051
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,14051
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:A,17390
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:B,17331
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:C,14968
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:D,14454
CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:Y,14454
COREABC_0/un1_ACCUMULATOR_0_cry_3:A,
COREABC_0/un1_ACCUMULATOR_0_cry_3:B,13856
COREABC_0/un1_ACCUMULATOR_0_cry_3:C,
COREABC_0/un1_ACCUMULATOR_0_cry_3:CC,13438
COREABC_0/un1_ACCUMULATOR_0_cry_3:D,
COREABC_0/un1_ACCUMULATOR_0_cry_3:P,13856
COREABC_0/un1_ACCUMULATOR_0_cry_3:S,13438
COREABC_0/un1_ACCUMULATOR_0_cry_3:UB,
COREABC_0/ACCUM_NEXT_6_ns[3]:A,17484
COREABC_0/ACCUM_NEXT_6_ns[3]:B,17281
COREABC_0/ACCUM_NEXT_6_ns[3]:C,17125
COREABC_0/ACCUM_NEXT_6_ns[3]:D,13438
COREABC_0/ACCUM_NEXT_6_ns[3]:Y,13438
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0_0[2]:A,15369
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0_0[2]:B,15326
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2_0_0[2]:Y,15326
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_7:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_7:IPC,
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,16293
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,17059
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,15104
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,17059
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[1]:A,17406
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[1]:B,17382
CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_3[1]:Y,17382
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[3],17255
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[4],17185
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[5],17012
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[6],16822
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[7],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[8],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR[9],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR_ARST_N,16427
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR_CLK,15086
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR_LAT,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_ADDR_SRST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_BLK[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_BLK[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[0],15924
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[1],16090
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[2],15086
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[3],16073
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[4],16081
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[5],15520
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[6],15524
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT[7],15490
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT_ARST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT_CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT_LAT,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_DOUT_SRST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_WIDTH[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_WIDTH[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:A_WIDTH[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[3],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[4],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[5],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[6],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[7],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[8],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR[9],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR_ARST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR_CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR_LAT,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_ADDR_SRST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_BLK[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_BLK[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_DOUT_ARST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_DOUT_CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_DOUT_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_DOUT_LAT,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_DOUT_SRST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_WIDTH[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_WIDTH[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:B_WIDTH[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[3],17543
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[4],17377
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[5],17283
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[6],17067
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[7],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[8],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ADDR[9],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_ARST_N,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_BLK[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_BLK[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_CLK,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[0],17490
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[10],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[11],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[12],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[13],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[14],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[15],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[16],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[17],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[1],16869
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[2],16819
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[3],16506
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[4],16479
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[5],16425
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[6],16529
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[7],16428
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[8],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_DIN[9],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_EN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_WEN,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_WIDTH[0],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_WIDTH[1],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:C_WIDTH[2],
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/INST_RAM64x18_IP:SII_LOCK,
COREABC_0/PWDATA_M[0]:A,17244
COREABC_0/PWDATA_M[0]:B,17177
COREABC_0/PWDATA_M[0]:C,17313
COREABC_0/PWDATA_M[0]:D,17102
COREABC_0/PWDATA_M[0]:Y,17102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:CC[0],13729
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:CC[1],13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:CI,13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[0],14102
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[10],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[11],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[1],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[2],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[3],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[4],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[5],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[6],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[7],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[8],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:P[9],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[0],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[10],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[11],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[1],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[2],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[3],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[4],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[5],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[6],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[7],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[8],
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQFHL1_CC_1:UB[9],
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,16293
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,15323
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,18487
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,17058
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,15323
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_full_indicator_un113_baud_clock_1:A,16176
CoreUARTapb_0/uUART/make_RX/receive_full_indicator_un113_baud_clock_1:B,16127
CoreUARTapb_0/uUART/make_RX/receive_full_indicator_un113_baud_clock_1:C,16030
CoreUARTapb_0/uUART/make_RX/receive_full_indicator_un113_baud_clock_1:D,15799
CoreUARTapb_0/uUART/make_RX/receive_full_indicator_un113_baud_clock_1:Y,15799
COREABC_0/SMADDR_12_iv_6_87_i_m4:A,16403
COREABC_0/SMADDR_12_iv_6_87_i_m4:B,16212
COREABC_0/SMADDR_12_iv_6_87_i_m4:C,15086
COREABC_0/SMADDR_12_iv_6_87_i_m4:Y,15086
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,17282
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,17354
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,17282
CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]:A,13475
CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]:B,13425
CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]:Y,13425
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,16293
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,16225
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,15657
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,17374
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
COREABC_0/un1_ICYCLE_6_i_a3:A,15782
COREABC_0/un1_ICYCLE_6_i_a3:B,15691
COREABC_0/un1_ICYCLE_6_i_a3:Y,15691
COREABC_0/SMADDR[5]:ADn,
COREABC_0/SMADDR[5]:ALn,16293
COREABC_0/SMADDR[5]:CLK,14838
COREABC_0/SMADDR[5]:D,14971
COREABC_0/SMADDR[5]:EN,15691
COREABC_0/SMADDR[5]:LAT,
COREABC_0/SMADDR[5]:Q,14838
COREABC_0/SMADDR[5]:SD,
COREABC_0/SMADDR[5]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,16293
CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,13970
CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,13425
CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,18219
CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,13970
CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:A,17344
CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:B,17260
CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:Y,17260
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,14402
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,17125
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:CC,13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:P,
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,13637
CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:UB,
CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,16293
CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,18487
CoreUARTapb_0/uUART/tx_hold_reg[1]:D,17095
CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,15926
CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,18487
CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,16225
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,17374
CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,16225
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_10:B,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_10:C,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_10:IPB,
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_10:IPC,
COREABC_0/STKPTR[3]:ADn,
COREABC_0/STKPTR[3]:ALn,16293
COREABC_0/STKPTR[3]:CLK,17206
COREABC_0/STKPTR[3]:D,13592
COREABC_0/STKPTR[3]:EN,
COREABC_0/STKPTR[3]:LAT,
COREABC_0/STKPTR[3]:Q,17206
COREABC_0/STKPTR[3]:SD,
COREABC_0/STKPTR[3]:SLn,
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:A,17405
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:B,17339
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:C,15935
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:D,14731
CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:Y,14731
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_27:C,16822
COREABC_0/URAM_UR/UG4_UR8_ram_r1c0/U_RAM64x18/CFG_27:IPC,16822
COREABC_0/ACCUM_NEXT_6_ns[7]:A,17484
COREABC_0/ACCUM_NEXT_6_ns[7]:B,17281
COREABC_0/ACCUM_NEXT_6_ns[7]:C,17125
COREABC_0/ACCUM_NEXT_6_ns[7]:D,13253
COREABC_0/ACCUM_NEXT_6_ns[7]:Y,13253
RX,
SCLO<0>,
SDAO<0>,
TX,
