module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    output id_4,
    input [id_2 : id_3] id_5,
    output id_6,
    output logic [id_5 : id_1] id_7,
    input [id_4 : id_4] id_8,
    output id_9,
    input logic [id_6 : id_3] id_10,
    input id_11,
    output id_12,
    input logic [id_11[id_10] : id_5] id_13,
    input id_14,
    input id_15,
    input id_16,
    input [id_14  /  id_5 : id_13] id_17,
    output id_18
);
endmodule
