INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module decoder_display
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_tb
