// Seed: 1053190175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5 = id_1;
  wire id_6, id_7;
  assign id_2 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5
);
  tri id_7, id_8, id_9;
  assign id_7 = 1'd0 == id_2;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9
  );
endmodule
