TimeQuest Timing Analyzer report for vgadisplay_demo
Sun Sep 01 05:19:00 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vgadisplay_demo                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-6         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 131.42 MHz ; 131.42 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 17.391 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.931  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.197 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 17.391 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.522      ;
; 17.443 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.470      ;
; 17.443 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.470      ;
; 17.445 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.468      ;
; 17.497 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.416      ;
; 17.549 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.364      ;
; 17.549 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.364      ;
; 17.551 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.362      ;
; 17.683 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.230      ;
; 17.705 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.208      ;
; 17.735 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.178      ;
; 17.735 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.178      ;
; 17.737 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.176      ;
; 17.757 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.156      ;
; 17.757 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.156      ;
; 17.759 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 7.154      ;
; 18.006 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.907      ;
; 18.058 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.855      ;
; 18.058 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.855      ;
; 18.060 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.853      ;
; 18.123 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.790      ;
; 18.175 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.738      ;
; 18.176 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.737      ;
; 18.177 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.736      ;
; 18.178 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.735      ;
; 18.179 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.734      ;
; 18.180 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.733      ;
; 18.229 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.684      ;
; 18.281 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.632      ;
; 18.282 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.631      ;
; 18.283 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.630      ;
; 18.284 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.629      ;
; 18.285 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.628      ;
; 18.286 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.627      ;
; 18.415 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.498      ;
; 18.437 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.476      ;
; 18.464 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.449      ;
; 18.467 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.446      ;
; 18.468 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.445      ;
; 18.469 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.444      ;
; 18.470 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.443      ;
; 18.471 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.442      ;
; 18.472 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.441      ;
; 18.489 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.424      ;
; 18.490 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.423      ;
; 18.491 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.422      ;
; 18.492 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.421      ;
; 18.493 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.420      ;
; 18.494 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.419      ;
; 18.516 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.397      ;
; 18.516 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.397      ;
; 18.518 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.395      ;
; 18.659 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 6.237      ;
; 18.704 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 6.191      ;
; 18.738 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.175      ;
; 18.790 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.123      ;
; 18.791 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.122      ;
; 18.792 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.121      ;
; 18.793 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.120      ;
; 18.794 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.119      ;
; 18.795 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 6.118      ;
; 18.837 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 6.059      ;
; 18.919 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 5.976      ;
; 18.988 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.934      ;
; 18.989 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.933      ;
; 18.989 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.933      ;
; 19.011 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 5.884      ;
; 19.022 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 5.874      ;
; 19.112 ; sync_module:U2|Count_V[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 5.784      ;
; 19.120 ; sync_module:U2|Count_V[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 5.775      ;
; 19.135 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.786      ;
; 19.191 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.730      ;
; 19.192 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.729      ;
; 19.192 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.729      ;
; 19.196 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.717      ;
; 19.199 ; sync_module:U2|Count_H[0]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.714      ;
; 19.216 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.697      ;
; 19.227 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.694      ;
; 19.248 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.665      ;
; 19.249 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.664      ;
; 19.250 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.663      ;
; 19.251 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.662      ;
; 19.252 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.661      ;
; 19.253 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.660      ;
; 19.284 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.637      ;
; 19.285 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.636      ;
; 19.285 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.636      ;
; 19.326 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.587      ;
; 19.351 ; sync_module:U2|Count_H[2]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.562      ;
; 19.379 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.543      ;
; 19.402 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.519      ;
; 19.417 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.504      ;
; 19.497 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.424      ;
; 19.497 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.424      ;
; 19.501 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.412      ;
; 19.553 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.360      ;
; 19.553 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.360      ;
; 19.555 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.358      ;
; 19.567 ; sync_module:U2|Count_V[6]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.354      ;
; 19.582 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.339      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.454 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.524 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.525 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.762 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.770 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.788 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 1.117 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.126 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.135 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.149 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.441      ;
; 1.158 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.450      ;
; 1.163 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.455      ;
; 1.217 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.509      ;
; 1.217 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.509      ;
; 1.248 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.257 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.261 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.553      ;
; 1.266 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.267 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.267 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.275 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.568      ;
; 1.276 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.568      ;
; 1.298 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.590      ;
; 1.343 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.635      ;
; 1.360 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.652      ;
; 1.360 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.652      ;
; 1.389 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.397 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.690      ;
; 1.407 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.699      ;
; 1.407 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.699      ;
; 1.415 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.418 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.710      ;
; 1.429 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.721      ;
; 1.438 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.729      ;
; 1.438 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.730      ;
; 1.508 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.800      ;
; 1.517 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.809      ;
; 1.517 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.809      ;
; 1.528 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.820      ;
; 1.529 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.821      ;
; 1.537 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.829      ;
; 1.546 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.838      ;
; 1.555 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.847      ;
; 1.569 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.861      ;
; 1.606 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.898      ;
; 1.606 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.898      ;
; 1.610 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.901      ;
; 1.630 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.922      ;
; 1.666 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.957      ;
; 1.668 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.960      ;
; 1.670 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.962      ;
; 1.686 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.978      ;
; 1.769 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.061      ;
; 1.779 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.070      ;
; 1.787 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.078      ;
; 1.787 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.104      ;
; 1.918 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.210      ;
; 1.966 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.257      ;
; 2.058 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.350      ;
; 2.075 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.366      ;
; 2.103 ; sync_module:U2|Count_H[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.394      ;
; 2.108 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.399      ;
; 2.109 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.400      ;
; 2.112 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.403      ;
; 2.113 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.404      ;
; 2.114 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.405      ;
; 2.116 ; sync_module:U2|Count_H[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.407      ;
; 2.145 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.436      ;
; 2.171 ; sync_module:U2|Count_H[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.462      ;
; 2.180 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.472      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 139.76 MHz ; 139.76 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 17.845 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.943  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 17.845 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.078      ;
; 17.882 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.041      ;
; 17.883 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.040      ;
; 17.885 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 7.038      ;
; 17.956 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.967      ;
; 17.993 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.930      ;
; 17.994 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.929      ;
; 17.996 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.927      ;
; 18.132 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.791      ;
; 18.149 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.774      ;
; 18.169 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.754      ;
; 18.170 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.753      ;
; 18.172 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.751      ;
; 18.186 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.737      ;
; 18.187 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.736      ;
; 18.189 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.734      ;
; 18.410 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.513      ;
; 18.447 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.476      ;
; 18.448 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.475      ;
; 18.450 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.473      ;
; 18.545 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.376      ;
; 18.583 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.338      ;
; 18.583 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.338      ;
; 18.584 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.337      ;
; 18.586 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.335      ;
; 18.587 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.334      ;
; 18.588 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.333      ;
; 18.656 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.265      ;
; 18.694 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.227      ;
; 18.694 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.227      ;
; 18.695 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.226      ;
; 18.697 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.224      ;
; 18.698 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.223      ;
; 18.699 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.222      ;
; 18.832 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.089      ;
; 18.849 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.074      ;
; 18.849 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.072      ;
; 18.870 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.051      ;
; 18.870 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.051      ;
; 18.871 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.050      ;
; 18.873 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.048      ;
; 18.874 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.047      ;
; 18.875 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.046      ;
; 18.886 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.037      ;
; 18.887 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.036      ;
; 18.887 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.034      ;
; 18.887 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.034      ;
; 18.888 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.033      ;
; 18.889 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.034      ;
; 18.890 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.031      ;
; 18.891 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.030      ;
; 18.892 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 6.029      ;
; 19.075 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.836      ;
; 19.110 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.811      ;
; 19.148 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.773      ;
; 19.148 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.773      ;
; 19.149 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.772      ;
; 19.151 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.770      ;
; 19.152 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.769      ;
; 19.153 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.768      ;
; 19.216 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.693      ;
; 19.268 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.665      ;
; 19.269 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.664      ;
; 19.269 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.664      ;
; 19.335 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.574      ;
; 19.358 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.553      ;
; 19.400 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.509      ;
; 19.465 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.466      ;
; 19.466 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.465      ;
; 19.466 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.465      ;
; 19.467 ; sync_module:U2|Count_H[0]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.454      ;
; 19.482 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.439      ;
; 19.494 ; sync_module:U2|Count_V[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.417      ;
; 19.511 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.400      ;
; 19.539 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.392      ;
; 19.540 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.391      ;
; 19.540 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.391      ;
; 19.549 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.372      ;
; 19.562 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.369      ;
; 19.580 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.341      ;
; 19.587 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.334      ;
; 19.587 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.334      ;
; 19.588 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.333      ;
; 19.590 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.331      ;
; 19.591 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.330      ;
; 19.592 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.329      ;
; 19.596 ; sync_module:U2|Count_V[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.313      ;
; 19.599 ; sync_module:U2|Count_H[2]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.322      ;
; 19.636 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.297      ;
; 19.648 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.283      ;
; 19.794 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.137      ;
; 19.808 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.123      ;
; 19.823 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.100      ;
; 19.833 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.098      ;
; 19.860 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.063      ;
; 19.861 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.062      ;
; 19.863 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.060      ;
; 19.873 ; sync_module:U2|Count_V[6]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.056      ;
; 19.881 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.042      ;
; 19.903 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.028      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.484 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.485 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.707 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.710 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.715 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.720 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.731 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.997      ;
; 1.029 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.034 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.037 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.039 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.046 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.049 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.316      ;
; 1.051 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.060 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.326      ;
; 1.065 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.331      ;
; 1.122 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.133 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.399      ;
; 1.139 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
; 1.149 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.415      ;
; 1.151 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.168 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.171 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.437      ;
; 1.182 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.448      ;
; 1.187 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.453      ;
; 1.240 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.506      ;
; 1.251 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.517      ;
; 1.270 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.536      ;
; 1.270 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.536      ;
; 1.271 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.537      ;
; 1.273 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.275 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.541      ;
; 1.278 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.290 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.556      ;
; 1.294 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.560      ;
; 1.309 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.575      ;
; 1.316 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.582      ;
; 1.323 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.589      ;
; 1.366 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.632      ;
; 1.373 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.639      ;
; 1.375 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.641      ;
; 1.395 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.661      ;
; 1.396 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.662      ;
; 1.411 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.677      ;
; 1.411 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.677      ;
; 1.412 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.678      ;
; 1.416 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.682      ;
; 1.463 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.729      ;
; 1.467 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.733      ;
; 1.467 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.733      ;
; 1.484 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.750      ;
; 1.488 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.754      ;
; 1.515 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.781      ;
; 1.518 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.784      ;
; 1.532 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.798      ;
; 1.585 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.851      ;
; 1.601 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.867      ;
; 1.618 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.884      ;
; 1.643 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.909      ;
; 1.669 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.935      ;
; 1.763 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.029      ;
; 1.800 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.066      ;
; 1.885 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.151      ;
; 1.892 ; sync_module:U2|Count_H[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.158      ;
; 1.894 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.160      ;
; 1.898 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.164      ;
; 1.899 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.165      ;
; 1.903 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.169      ;
; 1.904 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.170      ;
; 1.905 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.171      ;
; 1.924 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.188      ;
; 1.931 ; sync_module:U2|Count_H[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.197      ;
; 1.968 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.234      ;
; 1.970 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.236      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 21.600 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.589  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.283 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 21.600 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.344      ;
; 21.618 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.326      ;
; 21.618 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.326      ;
; 21.621 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.323      ;
; 21.645 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.299      ;
; 21.663 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.281      ;
; 21.663 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.281      ;
; 21.666 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.278      ;
; 21.722 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.222      ;
; 21.727 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.217      ;
; 21.740 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.204      ;
; 21.740 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.204      ;
; 21.743 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.201      ;
; 21.745 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.199      ;
; 21.745 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.199      ;
; 21.748 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.196      ;
; 21.828 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.116      ;
; 21.846 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.098      ;
; 21.846 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.098      ;
; 21.849 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.095      ;
; 21.967 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.975      ;
; 21.991 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.951      ;
; 21.992 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.950      ;
; 21.993 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.949      ;
; 21.994 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.948      ;
; 21.995 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.947      ;
; 21.996 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.946      ;
; 22.012 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.930      ;
; 22.028 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.916      ;
; 22.036 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.906      ;
; 22.037 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.905      ;
; 22.038 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.904      ;
; 22.039 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.903      ;
; 22.040 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.902      ;
; 22.041 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.901      ;
; 22.046 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.898      ;
; 22.046 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.898      ;
; 22.049 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.895      ;
; 22.089 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.853      ;
; 22.094 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.848      ;
; 22.113 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.829      ;
; 22.114 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.828      ;
; 22.115 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.827      ;
; 22.116 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.826      ;
; 22.117 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.825      ;
; 22.118 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.824      ;
; 22.118 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.824      ;
; 22.119 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.823      ;
; 22.120 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.822      ;
; 22.121 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.821      ;
; 22.122 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.820      ;
; 22.122 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 2.816      ;
; 22.123 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.819      ;
; 22.156 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.785      ;
; 22.192 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.749      ;
; 22.195 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.747      ;
; 22.219 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.723      ;
; 22.220 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.722      ;
; 22.221 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.721      ;
; 22.222 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.720      ;
; 22.223 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.719      ;
; 22.224 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.718      ;
; 22.247 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 2.691      ;
; 22.260 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.694      ;
; 22.260 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.694      ;
; 22.260 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.694      ;
; 22.283 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.658      ;
; 22.287 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 2.651      ;
; 22.319 ; sync_module:U2|Count_V[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 2.619      ;
; 22.328 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.623      ;
; 22.328 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.623      ;
; 22.328 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.623      ;
; 22.361 ; sync_module:U2|Count_H[0]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.581      ;
; 22.371 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.580      ;
; 22.371 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.580      ;
; 22.371 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.580      ;
; 22.373 ; sync_module:U2|Count_V[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.568      ;
; 22.378 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.564      ;
; 22.395 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.547      ;
; 22.410 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.541      ;
; 22.419 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.523      ;
; 22.420 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.522      ;
; 22.421 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.521      ;
; 22.422 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.520      ;
; 22.423 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.519      ;
; 22.423 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.531      ;
; 22.424 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.518      ;
; 22.441 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.501      ;
; 22.444 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.507      ;
; 22.448 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.496      ;
; 22.457 ; sync_module:U2|Count_H[2]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.485      ;
; 22.466 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.478      ;
; 22.466 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.478      ;
; 22.469 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.475      ;
; 22.491 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.460      ;
; 22.505 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.439      ;
; 22.518 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.433      ;
; 22.523 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.421      ;
; 22.523 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.421      ;
; 22.526 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.418      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.216 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.305 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.447 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.465 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.475 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.478 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.489 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.506 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.517 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.529 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.538 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.544 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.548 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.548 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.576 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.580 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.699      ;
; 0.584 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.595 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.597 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.607 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.610 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.618 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.649 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.650 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.663 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.666 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.671 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.673 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.675 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.678 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.798      ;
; 0.678 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.798      ;
; 0.694 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.814      ;
; 0.696 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.715 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.729 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.736 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.743 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.862      ;
; 0.748 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.867      ;
; 0.750 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.870      ;
; 0.791 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.911      ;
; 0.820 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.939      ;
; 0.824 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.944      ;
; 0.829 ; sync_module:U2|Count_H[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.831 ; sync_module:U2|Count_H[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.951      ;
; 0.852 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.971      ;
; 0.853 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.972      ;
; 0.855 ; sync_module:U2|Count_H[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.975      ;
; 0.855 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.974      ;
; 0.856 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.975      ;
; 0.857 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.976      ;
; 0.877 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.996      ;
; 0.878 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.997      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 17.391 ; 0.187 ; N/A      ; N/A     ; 9.589               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 17.391 ; 0.187 ; N/A      ; N/A     ; 12.197              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 563      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 563      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLK                                            ; CLK                                            ; Base      ; Constrained ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 05:18:58 2019
Info: Command: quartus_sta vgadisplay_demo -c vgadisplay_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgadisplay_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.391               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.931               0.000 CLK 
    Info (332119):    12.197               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.845               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 CLK 
    Info (332119):    12.198               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 21.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.600               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.589               0.000 CLK 
    Info (332119):    12.283               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Sun Sep 01 05:19:00 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


