#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 31 11:36:15 2021
# Process ID: 12456
# Current directory: C:/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22444 C:\verilog\verilog_v2.xpr
# Log file: C:/verilog/vivado.log
# Journal file: C:/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/verilog/verilog_v2.xpr
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench_norm.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench_norm/ntop}} 
relaunch_sim
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench_norm/ntop/mmn}} 
relaunch_sim
add_files -norecurse C:/verilog/verilog_v2.srcs/sources_1/new/PE_v2.sv
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_3 -dir c:/verilog/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {7} CONFIG.B_Width {4} CONFIG.Out_Width {7} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_3]
generate_target {instantiation_template} [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
set_property generate_synth_checkpoint false [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
generate_target all [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
export_ip_user_files -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property is_enabled true [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/testbench_PE.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/testbench_norm.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/normalizer_top.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/mean_mad_normalizer.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_PE [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_PE [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
close_sim
