

================================================================
== Vitis HLS Report for 'doHist'
================================================================
* Date:           Mon Mar  7 13:58:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        doHist
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153864|   153864|  1.539 ms|  1.539 ms|  153865|  153865|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_doHist_Pipeline_VITIS_LOOP_12_1_fu_48  |doHist_Pipeline_VITIS_LOOP_12_1  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_doHist_Pipeline_VITIS_LOOP_19_2_fu_54  |doHist_Pipeline_VITIS_LOOP_19_2  |   153603|   153603|  1.536 ms|  1.536 ms|  153603|  153603|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    214|    341|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     99|    -|
|Register         |        -|   -|      6|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    220|    440|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |ctrl_bus_s_axi_U                           |ctrl_bus_s_axi                   |        0|   0|   43|   42|    0|
    |grp_doHist_Pipeline_VITIS_LOOP_12_1_fu_48  |doHist_Pipeline_VITIS_LOOP_12_1  |        0|   0|   11|   61|    0|
    |grp_doHist_Pipeline_VITIS_LOOP_19_2_fu_54  |doHist_Pipeline_VITIS_LOOP_19_2  |        0|   0|  160|  238|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   0|  214|  341|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  25|          5|    1|          5|
    |histo_Addr_A                  |  14|          3|   32|         96|
    |histo_Din_A                   |  14|          3|   32|         96|
    |histo_EN_A                    |  14|          3|    1|          3|
    |histo_EN_B                    |   9|          2|    1|          2|
    |histo_WEN_A                   |  14|          3|    4|         12|
    |inStream_TREADY_int_regslice  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  99|         21|   72|        216|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  4|   0|    4|          0|
    |grp_doHist_Pipeline_VITIS_LOOP_12_1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |grp_doHist_Pipeline_VITIS_LOOP_19_2_fu_54_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  6|   0|    6|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_bus_AWVALID  |   in|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_AWREADY  |  out|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_AWADDR   |   in|    4|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_WVALID   |   in|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_WREADY   |  out|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_WDATA    |   in|   32|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_WSTRB    |   in|    4|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_ARVALID  |   in|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_ARREADY  |  out|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_ARADDR   |   in|    4|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_RVALID   |  out|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_RREADY   |   in|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_RDATA    |  out|   32|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_RRESP    |  out|    2|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_BVALID   |  out|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_BREADY   |   in|    1|       s_axi|           ctrl_bus|        scalar|
|s_axi_ctrl_bus_BRESP    |  out|    2|       s_axi|           ctrl_bus|        scalar|
|ap_local_block          |  out|    1|  ap_ctrl_hs|             doHist|  return value|
|ap_clk                  |   in|    1|  ap_ctrl_hs|             doHist|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|             doHist|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|             doHist|  return value|
|inStream_TDATA          |   in|    8|        axis|  inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|  inStream_V_dest_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|  inStream_V_dest_V|       pointer|
|inStream_TDEST          |   in|    6|        axis|  inStream_V_dest_V|       pointer|
|inStream_TKEEP          |   in|    1|        axis|  inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    1|        axis|  inStream_V_strb_V|       pointer|
|inStream_TUSER          |   in|    2|        axis|  inStream_V_user_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|  inStream_V_last_V|       pointer|
|inStream_TID            |   in|    5|        axis|    inStream_V_id_V|       pointer|
|histo_Addr_A            |  out|   32|        bram|              histo|         array|
|histo_EN_A              |  out|    1|        bram|              histo|         array|
|histo_WEN_A             |  out|    4|        bram|              histo|         array|
|histo_Din_A             |  out|   32|        bram|              histo|         array|
|histo_Dout_A            |   in|   32|        bram|              histo|         array|
|histo_Clk_A             |  out|    1|        bram|              histo|         array|
|histo_Rst_A             |  out|    1|        bram|              histo|         array|
|histo_Addr_B            |  out|   32|        bram|              histo|         array|
|histo_EN_B              |  out|    1|        bram|              histo|         array|
|histo_WEN_B             |  out|    4|        bram|              histo|         array|
|histo_Din_B             |  out|   32|        bram|              histo|         array|
|histo_Dout_B            |   in|   32|        bram|              histo|         array|
|histo_Clk_B             |  out|    1|        bram|              histo|         array|
|histo_Rst_B             |  out|    1|        bram|              histo|         array|
+------------------------+-----+-----+------------+-------------------+--------------+

