<def f='llvm/llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h' l='676' type='const unsigned int'/>
<doc f='llvm/llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h' l='669'>// The number of bits in a SVE register is architecturally defined
// to be a multiple of this value.  If &lt;M x t&gt; has this number of bits,
// a &lt;n x M x t&gt; vector can be stored in a SVE register without any
// redundant bits.  If &lt;M x t&gt; has this number of bits divided by P,
// a &lt;n x M x t&gt; vector is stored in a SVE register by placing index i
// in index i*P of a &lt;n x (M*P) x t&gt; vector.  The other elements of the
// &lt;n x (M*P) x t&gt; vector (such as index 1) are undefined.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='4858' u='r' c='_ZL36getPackedVectorTypeFromPredicateTypeRN4llvm11LLVMContextENS_3EVTEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='194' u='r' c='_ZL18isPackedVectorTypeN4llvm3EVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9007' u='r' c='_ZNK4llvm21AArch64TargetLowering13LowerDUPQLaneENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13372' u='r' c='_ZL20LowerSVEIntrinsicEXTPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13905' u='r' c='_ZL17performLD1CombinePN4llvm6SDNodeERNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='15224' u='r' c='_ZL26performScatterStoreCombinePN4llvm6SDNodeERNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='15326' u='r' c='_ZL24performGatherLoadCombinePN4llvm6SDNodeERNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h' l='120' u='r' c='_ZNK4llvm14AArch64TTIImpl12getMaxVScaleEv'/>
