Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/marcelo-note/projetos/vhdl/detector-passagem-zero/teste.qsys --block-symbol-file --output-directory=/home/marcelo-note/projetos/vhdl/detector-passagem-zero/teste --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading detector-passagem-zero/teste.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/marcelo-note/projetos/vhdl/detector-passagem-zero/teste.qsys --synthesis=VHDL --output-directory=/home/marcelo-note/projetos/vhdl/detector-passagem-zero/teste/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading detector-passagem-zero/teste.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: teste: Generating teste "teste" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: /home/marcelo-note/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt8384_1894084987017761374.dir/0002_sopcgen/teste_adc_mega_0.v
Info: adc_mega_0: "teste" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: teste: Done "teste" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
