{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650184819482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650184819482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 14:10:19 2022 " "Processing started: Sun Apr 17 14:10:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650184819482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184819482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184819482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650184819968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650184819968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650184831255 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650184831255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cy controller.vhd(101) " "VHDL Process Statement warning at controller.vhd(101): signal \"cy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cy controller.vhd(126) " "VHDL Process Statement warning at controller.vhd(126): signal \"cy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(397) " "VHDL Process Statement warning at controller.vhd(397): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650184831348 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i controller.vhd(279) " "VHDL Process Statement warning at controller.vhd(279): inferring latch(es) for signal or variable \"i\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] controller.vhd(279) " "Inferred latch for \"i\[0\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] controller.vhd(279) " "Inferred latch for \"i\[1\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] controller.vhd(279) " "Inferred latch for \"i\[2\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] controller.vhd(279) " "Inferred latch for \"i\[3\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] controller.vhd(279) " "Inferred latch for \"i\[4\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] controller.vhd(279) " "Inferred latch for \"i\[5\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] controller.vhd(279) " "Inferred latch for \"i\[6\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] controller.vhd(279) " "Inferred latch for \"i\[7\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] controller.vhd(279) " "Inferred latch for \"i\[8\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] controller.vhd(279) " "Inferred latch for \"i\[9\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] controller.vhd(279) " "Inferred latch for \"i\[10\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] controller.vhd(279) " "Inferred latch for \"i\[11\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] controller.vhd(279) " "Inferred latch for \"i\[12\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831364 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] controller.vhd(279) " "Inferred latch for \"i\[13\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831378 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] controller.vhd(279) " "Inferred latch for \"i\[14\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831378 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] controller.vhd(279) " "Inferred latch for \"i\[15\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831379 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] controller.vhd(279) " "Inferred latch for \"i\[16\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831379 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] controller.vhd(279) " "Inferred latch for \"i\[17\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831379 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] controller.vhd(279) " "Inferred latch for \"i\[18\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831380 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] controller.vhd(279) " "Inferred latch for \"i\[19\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831380 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] controller.vhd(279) " "Inferred latch for \"i\[20\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831381 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] controller.vhd(279) " "Inferred latch for \"i\[21\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831381 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] controller.vhd(279) " "Inferred latch for \"i\[22\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831381 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] controller.vhd(279) " "Inferred latch for \"i\[23\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831381 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] controller.vhd(279) " "Inferred latch for \"i\[24\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831382 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] controller.vhd(279) " "Inferred latch for \"i\[25\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831382 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] controller.vhd(279) " "Inferred latch for \"i\[26\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831382 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] controller.vhd(279) " "Inferred latch for \"i\[27\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831382 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] controller.vhd(279) " "Inferred latch for \"i\[28\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831383 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] controller.vhd(279) " "Inferred latch for \"i\[29\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831383 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] controller.vhd(279) " "Inferred latch for \"i\[30\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831384 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] controller.vhd(279) " "Inferred latch for \"i\[31\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831384 "|controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[7\] " "Latch i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[9\] " "Latch i\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[10\] " "Latch i\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[11\] " "Latch i\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831692 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[12\] " "Latch i\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[13\] " "Latch i\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[14\] " "Latch i\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[15\] " "Latch i\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[16\] " "Latch i\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[17\] " "Latch i\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[18\] " "Latch i\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[19\] " "Latch i\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[20\] " "Latch i\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[21\] " "Latch i\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[22\] " "Latch i\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[23\] " "Latch i\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[24\] " "Latch i\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[25\] " "Latch i\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[26\] " "Latch i\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[27\] " "Latch i\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[28\] " "Latch i\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[29\] " "Latch i\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[30\] " "Latch i\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[31\] " "Latch i\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[8\] " "Latch i\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650184831708 ""}  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650184831708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "select_Mux_ALU_A GND " "Pin \"select_Mux_ALU_A\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Multicycle/Controller/controller.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650184831739 "|controller|select_Mux_ALU_A"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650184831739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650184831786 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650184831786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650184831786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650184831786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650184831864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 14:10:31 2022 " "Processing ended: Sun Apr 17 14:10:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650184831864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650184831864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650184831864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650184831864 ""}
