\hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib}{}\section{sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib Namespace Reference}
\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib}\index{sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib@{sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1method__collection}{method\+\_\+collection}
\item 
class \hyperlink{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1template}{template}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdc15946f5f6a217b6075944dbbd5f59}{integer\+\_\+vhdl} (max\+\_\+value, min\+\_\+value=0)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a6deb8050547dff049bdfca46b07ba242}{create\+\_\+fsm\+\_\+vhdl\+\_\+template} ()
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\+\_\+value} (name, \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}=\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a88f096923aae1db8e521fcc0f7eda467}{create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04ee93f22621c39841f015d731dad847}{create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor, max\+\_\+output=glic.\+IO)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ab22b6972c355f4ffbd4a498e417c9928}{create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor, input\+\_\+signal=glic.\+I\+N\+P\+UT, io\+\_\+signal=glic.\+IO, \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}=\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}, suffix=\textquotesingle{}\textquotesingle{})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ac6074b6b55425f68674b21fa5feef173}{create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor, output\+\_\+signal=glic.\+I\+N\+P\+UT, io\+\_\+signal=glic.\+IO, \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}=\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a2b2a9cfce91fc3139513beb93c8307ce}{create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor, idle\+\_\+signal=glic.\+I\+D\+LE)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a54d6b050b1d37fc82d1a6fdc8090687c}{create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor, output\+\_\+signal=glic.\+O\+U\+T\+P\+UT, io\+\_\+signal=glic.\+IO)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a66cabf05c0d2dc8b7957560a0075b5d8}{create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL} (actor)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
list \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04e5d8b89872e8bfea99c717c935813a}{vhdl} = \hyperlink{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1method__collection}{method\+\_\+collection}()
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a15636f64b8e625b53867bf274cdeef26}{fsm}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_af6787c82713f43b5d369232721d15a2e}{counter}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a74d6af9218ba9cde80f566049ceaef87}{input\+\_\+selector}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdd66348da78fbcf5d4f7b3b0d15f365}{output\+\_\+selector}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a358e7e3dda7af768f0af97eb31d6ef68}{fimp\+\_\+control}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a9f1e1b1e1118dcbfe55055475a342229}{buffer\+\_\+control}
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_afe50e5b36b5712d25b56338e042cfd92}{output\+\_\+buffer}
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04ee93f22621c39841f015d731dad847}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04ee93f22621c39841f015d731dad847}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_actor\_control\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor,  }\item[{}]{max\+\_\+output = {\ttfamily glic.IO} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create actor control FSM FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 81 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
81   \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04ee93f22621c39841f015d731dad847}{create\_actor\_control\_FIMP\_VHDL}(actor, max\_output = glic.IO):
82 
83     \textcolor{stringliteral}{''' Create actor control FSM FIMP in VHDL.}
84 \textcolor{stringliteral}{}
85 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
86 \textcolor{stringliteral}{    '''}
87     control = actor.control
88     attributes = \{\}
89     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
90     attributes[\textcolor{stringliteral}{'cycle\_port'}] = actor.input\_ports[0]
91     attributes[\textcolor{stringliteral}{'state\_port'}] = actor.output\_ports[0]
92     attributes[\textcolor{stringliteral}{'entity\_name'}] = actor.name
93     attributes[\textcolor{stringliteral}{'control'}] = control
94     attributes[\textcolor{stringliteral}{'state\_count'}] = len(control.states)
95 
96     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.fsm.code\_template).render(attributes)
97 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a54d6b050b1d37fc82d1a6fdc8090687c}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a54d6b050b1d37fc82d1a6fdc8090687c}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_buffer\_control\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor,  }\item[{}]{output\+\_\+signal = {\ttfamily glic.OUTPUT},  }\item[{}]{io\+\_\+signal = {\ttfamily glic.IO} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create buffer control FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 188 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+misc.\+exec.\+type.



Referenced by sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
188     output\_signal = glic.OUTPUT, io\_signal = glic.IO):
189 
190     \textcolor{stringliteral}{''' Create buffer control FIMP in VHDL.}
191 \textcolor{stringliteral}{}
192 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
193 \textcolor{stringliteral}{    '''}
194 
195     attributes = \{\}
196     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
197     attributes[\textcolor{stringliteral}{'entity\_name'}] = actor.name
198     attributes[\textcolor{stringliteral}{'current\_cycle\_port'}] = actor.current\_cycle\_port
199     attributes[\textcolor{stringliteral}{'control\_ports'}] = \(\backslash\)
200       [ (control\_port, actor.wr\_ports[i]) \textcolor{keywordflow}{for} i, control\_port \textcolor{keywordflow}{in} enumerate(actor.control\_ports) ]
201     \textcolor{comment}{# extra buffer is True}
202     \textcolor{keywordflow}{if} actor.address\_ports == [] :
203       attributes[\textcolor{stringliteral}{'address\_ports'}] = []
204     \textcolor{keywordflow}{else} :
205       \textcolor{keywordflow}{if} \hyperlink{namespacesylva_1_1misc_1_1exec_a55d55e6d0e68715dfbd883034bd7290c}{type}(actor.address\_ports[0]) \textcolor{keywordflow}{is} list :
206         attributes[\textcolor{stringliteral}{'address\_ports'}] = [ p \textcolor{keywordflow}{for} ps \textcolor{keywordflow}{in} actor.address\_ports \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} ps ]
207       \textcolor{keywordflow}{else} :
208         attributes[\textcolor{stringliteral}{'address\_ports'}] = actor.address\_ports
209 
210     attributes[\textcolor{stringliteral}{'OUTPUT'}] = output\_signal
211     attributes[\textcolor{stringliteral}{'IO'}] = io\_signal
212 
213     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.buffer\_control.code\_template).render(attributes)
214 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a88f096923aae1db8e521fcc0f7eda467}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a88f096923aae1db8e521fcc0f7eda467}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_counter\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+counter\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create counter FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 66 of file sylva\+\_\+fimp\+\_\+lib.\+py.


\begin{DoxyCode}
66   \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a88f096923aae1db8e521fcc0f7eda467}{create\_counter\_FIMP\_VHDL}(actor):
67 
68     \textcolor{stringliteral}{''' Create counter FIMP in VHDL.}
69 \textcolor{stringliteral}{}
70 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
71 \textcolor{stringliteral}{    '''}
72 
73     attributes = \{\}
74     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
75     \textcolor{keywordflow}{for} a \textcolor{keywordflow}{in} dir(actor) :
76       attributes[a] = getattr(actor, a)
77 
78     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.counter.code\_template).render(attributes)
79 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a2b2a9cfce91fc3139513beb93c8307ce}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a2b2a9cfce91fc3139513beb93c8307ce}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_fimp\_control\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor,  }\item[{}]{idle\+\_\+signal = {\ttfamily glic.IDLE} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create FIMP control FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 169 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+buffer\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().



Referenced by sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
169     idle\_signal = glic.IDLE):
170 
171     \textcolor{stringliteral}{''' Create FIMP control FIMP in VHDL.}
172 \textcolor{stringliteral}{}
173 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
174 \textcolor{stringliteral}{    '''}
175 
176     attributes = \{\}
177     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
178     attributes[\textcolor{stringliteral}{'entity\_name'}] = actor.name
179 
180     attributes[\textcolor{stringliteral}{'input\_ports'}] = actor.input\_ports
181     attributes[\textcolor{stringliteral}{'en\_port'}] = actor.output\_ports[0]
182     attributes[\textcolor{stringliteral}{'IDLE'}] = idle\_signal
183 
184     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.fimp\_control.code\_template).render(attributes)
185 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a6deb8050547dff049bdfca46b07ba242}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a6deb8050547dff049bdfca46b07ba242}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+fsm\+\_\+vhdl\+\_\+template@{create\+\_\+fsm\+\_\+vhdl\+\_\+template}}
\index{create\+\_\+fsm\+\_\+vhdl\+\_\+template@{create\+\_\+fsm\+\_\+vhdl\+\_\+template}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+fsm\+\_\+vhdl\+\_\+template()}{create\_fsm\_vhdl\_template()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+fsm\+\_\+vhdl\+\_\+template (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 37 of file sylva\+\_\+fimp\+\_\+lib.\+py.


\begin{DoxyCode}
37   \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a6deb8050547dff049bdfca46b07ba242}{create\_fsm\_vhdl\_template}() :
38 
39     attribute\_keys = [
40       \textcolor{stringliteral}{'control'},
41       \textcolor{stringliteral}{'state\_count'},
42       \textcolor{stringliteral}{'entity\_name'},
43       \textcolor{stringliteral}{'libraries'},
44       \textcolor{stringliteral}{'output\_type\_string'},
45       \textcolor{stringliteral}{'input\_type\_string'} ]
46 
47     \textcolor{keyword}{import} sylva\_default\_fimp.vhdl.fsm
48 
49     fsm\_code\_template = sylva\_default\_fimp.vhdl.fsm.code\_template
50 
51     \textcolor{keywordflow}{return} template(\textcolor{stringliteral}{'VHDL'}, attribute\_keys, fsm\_code\_template)
52 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ab22b6972c355f4ffbd4a498e417c9928}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ab22b6972c355f4ffbd4a498e417c9928}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_input\_selector\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor,  }\item[{}]{input\+\_\+signal = {\ttfamily glic.INPUT},  }\item[{}]{io\+\_\+signal = {\ttfamily glic.IO},  }\item[{}]{default\+\_\+value\+\_\+types = {\ttfamily \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}},  }\item[{}]{suffix = {\ttfamily \textquotesingle{}\textquotesingle{}} }\end{DoxyParamCaption})}



Definition at line 102 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L(), and sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+default\+\_\+value().



Referenced by sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+actor\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
102     suffix = \textcolor{stringliteral}{''}):
103 
104     \textcolor{keyword}{def }control\_map\_object() : \textcolor{keyword}{pass}
105 
106     \textcolor{stringliteral}{''' Create input selector FIMP in VHDL.}
107 \textcolor{stringliteral}{}
108 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
109 \textcolor{stringliteral}{    '''}
110 
111     attributes = \{\}
112     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
113     \textcolor{keywordflow}{for} a \textcolor{keywordflow}{in} dir(actor) :
114       attributes[a] = getattr(actor, a)
115 
116     \textcolor{keywordflow}{for} o \textcolor{keywordflow}{in} actor.output\_ports :
117       o.default = \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\_value}(o.type.name)
118 
119     attributes[\textcolor{stringliteral}{'INPUT'}] = input\_signal
120     attributes[\textcolor{stringliteral}{'IO'}] = io\_signal
121 
122     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.input\_selector.code\_template).render(attributes)
123 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a66cabf05c0d2dc8b7957560a0075b5d8}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a66cabf05c0d2dc8b7957560a0075b5d8}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_output\_buffer\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create output buffer FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 216 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+default\+\_\+value().


\begin{DoxyCode}
216   \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a66cabf05c0d2dc8b7957560a0075b5d8}{create\_output\_buffer\_FIMP\_VHDL}(actor):
217 
218     \textcolor{stringliteral}{''' Create output buffer FIMP in VHDL.}
219 \textcolor{stringliteral}{}
220 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
221 \textcolor{stringliteral}{    '''}
222 
223     attributes = \{\}
224     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
225     attributes[\textcolor{stringliteral}{'entity\_name'}] = actor.name
226     attributes[\textcolor{stringliteral}{'buffer\_size'}] = actor.buffer\_size
227     attributes[\textcolor{stringliteral}{'wr\_port'}] = actor.wr\_port
228     attributes[\textcolor{stringliteral}{'write\_address\_port'}] = actor.write\_address\_port
229     attributes[\textcolor{stringliteral}{'read\_address\_port'}] = actor.read\_address\_port
230     attributes[\textcolor{stringliteral}{'data\_input\_port'}] = actor.data\_input\_port
231     attributes[\textcolor{stringliteral}{'data\_output\_port'}] = actor.data\_output\_port
232     attributes[\textcolor{stringliteral}{'default\_data\_output'}] = \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\_value}(actor.data\_input\_port.type.name)
233 
234     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.output\_buffer.code\_template).render(attributes)
235 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ac6074b6b55425f68674b21fa5feef173}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_ac6074b6b55425f68674b21fa5feef173}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}}
\index{create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL@{create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L()}{create\_output\_selector\_FIMP\_VHDL()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+DL (\begin{DoxyParamCaption}\item[{}]{actor,  }\item[{}]{output\+\_\+signal = {\ttfamily glic.INPUT},  }\item[{}]{io\+\_\+signal = {\ttfamily glic.IO},  }\item[{}]{default\+\_\+value\+\_\+types = {\ttfamily \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create output selector FIMP in VHDL.

This VHDL entity only depends on IEEE.std_logic_1164 package.
\end{DoxyVerb}
 

Definition at line 127 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+fimp\+\_\+control\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L(), and sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+default\+\_\+value().



Referenced by sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
127     default\_value\_types = default\_value\_types):
128 
129     \textcolor{stringliteral}{''' Create output selector FIMP in VHDL.}
130 \textcolor{stringliteral}{}
131 \textcolor{stringliteral}{    This VHDL entity only depends on IEEE.std\_logic\_1164 package.}
132 \textcolor{stringliteral}{    '''}
133 
134     attributes = \{\}
135     attributes[\textcolor{stringliteral}{'libraries'}] = \{\textcolor{stringliteral}{'IEEE'} : [\textcolor{stringliteral}{'std\_logic\_1164.all'}]\}
136     attributes[\textcolor{stringliteral}{'entity\_name'}] = actor.name
137 
138     control\_ports = [ (actor.input\_ports[i].name, actor.input\_ports[i].type.name)
139                       \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} actor.control\_port\_range ]
140     attributes[\textcolor{stringliteral}{'control\_ports'}] = control\_ports
141     control\_count = len(control\_ports)
142 
143     data\_input\_ports = []
144 
145     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} actor.data\_port\_range :
146       pname = actor.input\_ports[i + control\_count].name
147       ptype = actor.input\_ports[i + control\_count].type.name
148       pvalue = \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\_value}(actor.input\_ports[i + control\_count].type.name)
149       data\_input\_ports.append((pname, ptype, pvalue))
150 
151     attributes[\textcolor{stringliteral}{'data\_input\_ports'}] = data\_input\_ports
152     data\_output\_ports = [(p.name, p.type.name, \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\_value}(p.type.name)) \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} 
      actor.output\_ports]
153     attributes[\textcolor{stringliteral}{'data\_output\_ports'}] = data\_output\_ports
154 
155     data\_input\_ports\_count = len(data\_input\_ports)
156     data\_input\_ports\_range = xrange(data\_input\_ports\_count)
157 
158     control\_map = [ ( cp[0], [ (data\_output\_ports[j + i*data\_input\_ports\_count], ip)
159                                \textcolor{keywordflow}{for} j, ip \textcolor{keywordflow}{in} enumerate(data\_input\_ports) ])
160                       \textcolor{keywordflow}{for} i, cp \textcolor{keywordflow}{in} enumerate(control\_ports) ]
161     attributes[\textcolor{stringliteral}{'control\_map'}] = control\_map
162     attributes[\textcolor{stringliteral}{'OUTPUT'}] = output\_signal
163     attributes[\textcolor{stringliteral}{'IO'}] = io\_signal
164 
165     \textcolor{keywordflow}{return} jinja2Template(sylva\_default\_fimp.vhdl.output\_selector.code\_template).render(attributes)
166 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!default\+\_\+value@{default\+\_\+value}}
\index{default\+\_\+value@{default\+\_\+value}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{default\+\_\+value()}{default\_value()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+default\+\_\+value (\begin{DoxyParamCaption}\item[{}]{name,  }\item[{}]{default\+\_\+value\+\_\+types = {\ttfamily \hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}{default\+\_\+value\+\_\+types}} }\end{DoxyParamCaption})}



Definition at line 59 of file sylva\+\_\+fimp\+\_\+lib.\+py.



Referenced by sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+input\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L(), sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+buffer\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L(), and sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+create\+\_\+output\+\_\+selector\+\_\+\+F\+I\+M\+P\+\_\+\+V\+H\+D\+L().


\begin{DoxyCode}
59   \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a7ade6c6728b5e51bbbbfef039fc718cc}{default\_value}(name, default\_value\_types = default\_value\_types) :
60     \textcolor{keywordflow}{for} d \textcolor{keywordflow}{in} default\_value\_types :
61       \textcolor{keywordflow}{if} name.startswith(d[0]) :
62         \textcolor{keywordflow}{return} d[1]
63     \textcolor{keywordflow}{return} \textcolor{stringliteral}{"'0'"}
64 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdc15946f5f6a217b6075944dbbd5f59}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdc15946f5f6a217b6075944dbbd5f59}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!integer\+\_\+vhdl@{integer\+\_\+vhdl}}
\index{integer\+\_\+vhdl@{integer\+\_\+vhdl}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{integer\+\_\+vhdl()}{integer\_vhdl()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+integer\+\_\+vhdl (\begin{DoxyParamCaption}\item[{}]{max\+\_\+value,  }\item[{}]{min\+\_\+value = {\ttfamily 0} }\end{DoxyParamCaption})}



Definition at line 30 of file sylva\+\_\+fimp\+\_\+lib.\+py.



References sylva.\+examples.\+hsdfg.\+format.


\begin{DoxyCode}
30 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdc15946f5f6a217b6075944dbbd5f59}{integer\_vhdl}(max\_value, min\_value = 0) :
31   \textcolor{keywordflow}{if} max\_value < min\_value :
32     max\_value, min\_value = min\_value, max\_value
33   \textcolor{keywordflow}{return} \textcolor{stringliteral}{'integer range \{0\} to \{1\}'}.\hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(min\_value, max\_value)
34 
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a9f1e1b1e1118dcbfe55055475a342229}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a9f1e1b1e1118dcbfe55055475a342229}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!buffer\+\_\+control@{buffer\+\_\+control}}
\index{buffer\+\_\+control@{buffer\+\_\+control}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{buffer\+\_\+control}{buffer\_control}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+buffer\+\_\+control}



Definition at line 244 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_af6787c82713f43b5d369232721d15a2e}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_af6787c82713f43b5d369232721d15a2e}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!counter@{counter}}
\index{counter@{counter}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{counter}{counter}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+counter}



Definition at line 240 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_aa8422a786f50398770d5f045867640e4}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!default\+\_\+value\+\_\+types@{default\+\_\+value\+\_\+types}}
\index{default\+\_\+value\+\_\+types@{default\+\_\+value\+\_\+types}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{default\+\_\+value\+\_\+types}{default\_value\_types}}
{\footnotesize\ttfamily list sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+default\+\_\+value\+\_\+types}

{\bfseries Initial value\+:}
\begin{DoxyCode}
1 =  [
2     (\textcolor{stringliteral}{'std\_logic\_vector'}, \textcolor{stringliteral}{"(others => '0')"}),
3     (\textcolor{stringliteral}{'integer'}, 0) ]
\end{DoxyCode}


Definition at line 55 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a358e7e3dda7af768f0af97eb31d6ef68}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a358e7e3dda7af768f0af97eb31d6ef68}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!fimp\+\_\+control@{fimp\+\_\+control}}
\index{fimp\+\_\+control@{fimp\+\_\+control}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{fimp\+\_\+control}{fimp\_control}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+fimp\+\_\+control}



Definition at line 243 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a15636f64b8e625b53867bf274cdeef26}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a15636f64b8e625b53867bf274cdeef26}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!fsm@{fsm}}
\index{fsm@{fsm}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{fsm}{fsm}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+fsm}



Definition at line 239 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a74d6af9218ba9cde80f566049ceaef87}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a74d6af9218ba9cde80f566049ceaef87}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!input\+\_\+selector@{input\+\_\+selector}}
\index{input\+\_\+selector@{input\+\_\+selector}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{input\+\_\+selector}{input\_selector}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+input\+\_\+selector}



Definition at line 241 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_afe50e5b36b5712d25b56338e042cfd92}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_afe50e5b36b5712d25b56338e042cfd92}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!output\+\_\+buffer@{output\+\_\+buffer}}
\index{output\+\_\+buffer@{output\+\_\+buffer}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{output\+\_\+buffer}{output\_buffer}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+output\+\_\+buffer}



Definition at line 245 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdd66348da78fbcf5d4f7b3b0d15f365}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_acdd66348da78fbcf5d4f7b3b0d15f365}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!output\+\_\+selector@{output\+\_\+selector}}
\index{output\+\_\+selector@{output\+\_\+selector}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{output\+\_\+selector}{output\_selector}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+output\+\_\+selector}



Definition at line 242 of file sylva\+\_\+fimp\+\_\+lib.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04e5d8b89872e8bfea99c717c935813a}\label{namespacesylva_1_1code__generation_1_1sylva__fimp__lib_a04e5d8b89872e8bfea99c717c935813a}} 
\index{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}!vhdl@{vhdl}}
\index{vhdl@{vhdl}!sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib@{sylva\+::code\+\_\+generation\+::sylva\+\_\+fimp\+\_\+lib}}
\subsubsection{\texorpdfstring{vhdl}{vhdl}}
{\footnotesize\ttfamily sylva.\+code\+\_\+generation.\+sylva\+\_\+fimp\+\_\+lib.\+vhdl = \hyperlink{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1method__collection}{method\+\_\+collection}()}



Definition at line 238 of file sylva\+\_\+fimp\+\_\+lib.\+py.

