Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Wed Nov 01 14:32:47 2017
| Host         : ENGR-ECE301PC09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   165 |
| Minimum Number of register sites lost to control set restrictions |     6 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             498 |          182 |
| Yes          | No                    | No                     |            1088 |          441 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[27]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[18]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[20]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[24]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[24]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[24]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[23]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[24]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[25]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[22]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[21]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[22]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[23]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[23]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[23]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[21]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[22]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[22]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[21]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[21]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[26]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[27]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[28]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[27]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[28]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[28]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[25]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[25]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[27]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[25]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[26]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[29]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[26]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[28]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[26]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[29]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[29]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[17]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[31]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[31]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[29]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[30]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[31]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[31]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[30]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[30]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[4]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[7]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[5]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[3]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[2]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[30]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[6]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[20]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[19]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[16]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[16]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[16]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_5      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_3      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[19]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[19]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[18]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[17]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_6      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]_2      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[20]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[20]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[0]        |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[18]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_4      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[17]_1     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[17]_2     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[16]       |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_1      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[19]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[18]_0     |                  |                1 |              4 |
|  Clk_IBUF_BUFG | em/ReadDataOut_reg[1]_0      |                  |                1 |              4 |
|  Clk_IBUF_BUFG | rf/registers[22][31]_i_1_n_0 |                  |               17 |             32 |
|  Clk_IBUF_BUFG | rf/registers[23][31]_i_1_n_0 |                  |               21 |             32 |
|  Clk_IBUF_BUFG | em/MemoryWriteLO             |                  |               12 |             32 |
|  Clk_IBUF_BUFG | em/MemoryWriteHI             |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[0][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[10][31]_i_1_n_0 |                  |                8 |             32 |
|  Clk_IBUF_BUFG | rf/registers[11][31]_i_1_n_0 |                  |               15 |             32 |
|  Clk_IBUF_BUFG | rf/registers[12][31]_i_1_n_0 |                  |               14 |             32 |
|  Clk_IBUF_BUFG | rf/registers[13][31]_i_1_n_0 |                  |               12 |             32 |
|  Clk_IBUF_BUFG | rf/registers[14][31]_i_1_n_0 |                  |               13 |             32 |
|  Clk_IBUF_BUFG | rf/registers[15][31]_i_1_n_0 |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[16][31]_i_1_n_0 |                  |                9 |             32 |
|  Clk_IBUF_BUFG | rf/registers[17][31]_i_1_n_0 |                  |               10 |             32 |
|  Clk_IBUF_BUFG | rf/registers[18][31]_i_1_n_0 |                  |               10 |             32 |
|  Clk_IBUF_BUFG | rf/registers[19][31]_i_1_n_0 |                  |               12 |             32 |
|  Clk_IBUF_BUFG | rf/registers[1][31]_i_1_n_0  |                  |               12 |             32 |
|  Clk_IBUF_BUFG | rf/registers[20][31]_i_1_n_0 |                  |               13 |             32 |
|  Clk_IBUF_BUFG | rf/registers[21][31]_i_1_n_0 |                  |               14 |             32 |
|  Clk_IBUF_BUFG | rf/registers[24][31]_i_1_n_0 |                  |                9 |             32 |
|  Clk_IBUF_BUFG | rf/registers[25][31]_i_1_n_0 |                  |               12 |             32 |
|  Clk_IBUF_BUFG | rf/registers[26][31]_i_1_n_0 |                  |                8 |             32 |
|  Clk_IBUF_BUFG | rf/registers[27][31]_i_1_n_0 |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[28][31]_i_1_n_0 |                  |               14 |             32 |
|  Clk_IBUF_BUFG | rf/registers[29][31]_i_1_n_0 |                  |               17 |             32 |
|  Clk_IBUF_BUFG | rf/registers[2][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[30][31]_i_1_n_0 |                  |               19 |             32 |
|  Clk_IBUF_BUFG | rf/registers[31][31]_i_1_n_0 |                  |                9 |             32 |
|  Clk_IBUF_BUFG | rf/registers[3][31]_i_1_n_0  |                  |               15 |             32 |
|  Clk_IBUF_BUFG | rf/registers[4][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[5][31]_i_1_n_0  |                  |               11 |             32 |
|  Clk_IBUF_BUFG | rf/registers[6][31]_i_1_n_0  |                  |               16 |             32 |
|  Clk_IBUF_BUFG | rf/registers[7][31]_i_1_n_0  |                  |               18 |             32 |
|  Clk_IBUF_BUFG | rf/registers[8][31]_i_1_n_0  |                  |               18 |             32 |
|  Clk_IBUF_BUFG | rf/registers[9][31]_i_1_n_0  |                  |               17 |             32 |
| ~Clk_IBUF_BUFG |                              |                  |               23 |             64 |
|  Clk_IBUF_BUFG |                              | DecodeExecuteRst |               52 |            164 |
|  Clk_IBUF_BUFG |                              | Rst_IBUF         |              130 |            334 |
+----------------+------------------------------+------------------+------------------+----------------+


