From 7a5b185a60b2e1532ce82fa4a35fb5b871cfe6c0 Mon Sep 17 00:00:00 2001
From: Roman Meshkevich <roman.meshkevich@cogentembedded.com>
Date: Mon, 31 Oct 2016 11:35:49 +0300
Subject: [PATCH 5/6] ARM: dts: r8a7792:  add VSP du  instances

---
 arch/arm/boot/dts/r8a7792.dtsi | 30 +++++++++++++++++-------------
 1 file changed, 17 insertions(+), 13 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7792.dtsi b/arch/arm/boot/dts/r8a7792.dtsi
index 498e28e..4a635da 100644
--- a/arch/arm/boot/dts/r8a7792.dtsi
+++ b/arch/arm/boot/dts/r8a7792.dtsi
@@ -624,6 +624,8 @@
 			clock-names = "du.0", "du.1";
 			status = "disabled";
 
+			vsps = <&vspd0 &vspd1>;
+
 			ports {
 				#address-cells = <1>;
 				#size-cells = <0>;
@@ -837,33 +839,35 @@
 			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7792_CLK_VSP1_SY>;
 			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
+			status = "disabled";
 		};
 
-		vsp1@fe930000 {
-			compatible = "renesas,vsp1";
+		vspd0: vsp1@fe930000 {
+			compatible = "renesas,vsp2";
 			reg = <0 0xfe930000 0 0x8000>;
 			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7792_CLK_VSP1DU0>;
 			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
 		};
 
-		vsp1@fe938000 {
-			compatible = "renesas,vsp1";
+		vspd1: vsp1@fe938000 {
+			compatible = "renesas,vsp2";
 			reg = <0 0xfe938000 0 0x8000>;
 			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7792_CLK_VSP1DU1>;
 			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
 		};
 
-		vsps@0xfe928000 {
-			compatible = "renesas,vspm-vsps","renesas,vspm";
-			reg = <0 0xfe928000 0 0x7404>;
-			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
-			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
-			clocks = <&mstp1_clks R8A7792_CLK_VSP1_SY>;
-		};
+		vspm@0xfe928000 {
+                        compatible = "renesas,vspm-vsps","renesas,vspm";
+                        reg = <0 0xfe928000 0 0x7404>;
+                        interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
+                        power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
+                        clocks = <&mstp1_clks R8A7792_CLK_VSP1_SY>;
+                };
+
 
-		vspd1@0xfe938000 {
+		vspm@0xfe938000 {
 			compatible = "renesas,vspm-vspd0","renesas,vspm";
 			reg = <0 0xfe938000 0 0x7404>;
 			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
@@ -871,7 +875,7 @@
 			clocks = <&mstp1_clks R8A7792_CLK_VSP1DU1>;
 		};
 
-		vspd0@0xfe930000 {
+		vspm@0xfe930000 {
 			compatible = "renesas,vspm-vspd1","renesas,vspm";
 			reg = <0 0xfe930000 0 0x7404>;
 			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
-- 
2.7.4

