Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 25 14:19:15 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SevenSegControl/twohundredhz/SLOW_CLOCK_reg/Q (HIGH)

 There are 591 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1449 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.312        0.000                      0                  228        0.117        0.000                      0                  228        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.312        0.000                      0                  228        0.117        0.000                      0                  228        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.890ns (21.646%)  route 3.222ns (78.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.048     9.184    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.440    14.781    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[24]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    DebounceC/clock_1khz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.890ns (21.646%)  route 3.222ns (78.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.048     9.184    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.440    14.781    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    DebounceC/clock_1khz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.890ns (21.646%)  route 3.222ns (78.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.048     9.184    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.440    14.781    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[26]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    DebounceC/clock_1khz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.890ns (21.646%)  route 3.222ns (78.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.048     9.184    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.440    14.781    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[27]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    14.496    DebounceC/clock_1khz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.435%)  route 3.224ns (79.565%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.565     5.086    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.780 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.638     7.418    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.433     7.975    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.039     9.138    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.777    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.435%)  route 3.224ns (79.565%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.565     5.086    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.780 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.638     7.418    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.433     7.975    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.039     9.138    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.777    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.435%)  route 3.224ns (79.565%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.565     5.086    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.780 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.638     7.418    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.433     7.975    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.039     9.138    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.777    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.435%)  route 3.224ns (79.565%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.565     5.086    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]/Q
                         net (fo=3, routed)           1.114     6.656    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.780 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.638     7.418    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_9__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.433     7.975    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_4__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.039     9.138    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.777    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          0.910     9.046    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.439    14.780    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[20]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y30         FDRE (Setup_fdre_C_R)       -0.524    14.495    DebounceC/clock_1khz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.072    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  DebounceC/clock_1khz/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.058     6.649    DebounceC/clock_1khz/COUNT_reg[4]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  DebounceC/clock_1khz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.808     7.581    DebounceC/clock_1khz/COUNT[0]_i_6__1_n_0
    SLICE_X13Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  DebounceC/clock_1khz/COUNT[0]_i_3__1/O
                         net (fo=2, routed)           0.307     8.012    DebounceC/clock_1khz/COUNT[0]_i_3__1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.136 r  DebounceC/clock_1khz/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          0.910     9.046    DebounceC/clock_1khz/COUNT[0]_i_1__1_n_0
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.439    14.780    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[21]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y30         FDRE (Setup_fdre_C_R)       -0.524    14.495    DebounceC/clock_1khz/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.972    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.972    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.587%)  route 0.324ns (58.413%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.445    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.065     1.651    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.260     1.956    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6__0_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.001 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     2.001    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0_n_0
    SLICE_X33Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.959    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/reached_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.100%)  route 0.129ns (40.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.439    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  DebounceC/counter/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  DebounceC/counter/count_reg[24]/Q
                         net (fo=3, routed)           0.129     1.709    DebounceC/counter/count_reg[24]
    SLICE_X29Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.754 r  DebounceC/counter/reached_i_2__0/O
                         net (fo=1, routed)           0.000     1.754    DebounceC/counter/p_1_in
    SLICE_X29Y31         FDRE                                         r  DebounceC/counter/reached_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     1.951    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  DebounceC/counter/reached_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.091     1.543    DebounceC/counter/reached_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  DebounceC/clock_1khz/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DebounceC/clock_1khz/SLOW_CLOCK_reg/Q
                         net (fo=4, routed)           0.170     1.751    DebounceC/clock_1khz/SLOW_CLOCK
    SLICE_X13Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  DebounceC/clock_1khz/SLOW_CLOCK_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    DebounceC/clock_1khz/SLOW_CLOCK_i_1__2_n_0
    SLICE_X13Y29         FDRE                                         r  DebounceC/clock_1khz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.952    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  DebounceC/clock_1khz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y29         FDRE (Hold_fdre_C_D)         0.091     1.531    DebounceC/clock_1khz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.557     1.440    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  DebounceC/clock_1khz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.730    DebounceC/clock_1khz/COUNT_reg[18]
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  DebounceC/clock_1khz/COUNT_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.840    DebounceC/clock_1khz/COUNT_reg[16]_i_1__2_n_5
    SLICE_X12Y29         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.825     1.952    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[18]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.134     1.574    DebounceC/clock_1khz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.560     1.443    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  DebounceC/clock_1khz/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.125     1.733    DebounceC/clock_1khz/COUNT_reg[30]
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  DebounceC/clock_1khz/COUNT_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.843    DebounceC/clock_1khz/COUNT_reg[28]_i_1__2_n_5
    SLICE_X12Y32         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.828     1.955    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[30]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    DebounceC/clock_1khz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.558     1.441    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  DebounceC/clock_1khz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.126     1.731    DebounceC/clock_1khz/COUNT_reg[22]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  DebounceC/clock_1khz/COUNT_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.841    DebounceC/clock_1khz/COUNT_reg[20]_i_1__2_n_5
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.953    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[22]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134     1.575    DebounceC/clock_1khz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y27   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y27   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   DebounceC/clock_1khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   DebounceC/clock_1khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   DebounceC/clock_1khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   DebounceC/clock_1khz/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   DebounceC/clock_1khz/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   DebounceC/clock_1khz/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   DebounceC/clock_1khz/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   DebounceC/clock_1khz/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   DebounceC/clock_1khz/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   DebounceC/clock_1khz/COUNT_reg[23]/C



