# ğŸ¯ Systolic Array Matrix Multiplication IP ê²€ì¦ ê³„íš

> **Last Updated**: 2025-11-04  
> **Target Board**: PYNQ-Z2 (Zynq-7000)  
> **Protocol**: AXI4-Lite (Control) + AXI4-Full (Memory)

---

## ğŸ“‹ ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ê°œìš”](#1-í”„ë¡œì íŠ¸-ê°œìš”)
2. [í˜„ì¬ ì„¤ê³„ êµ¬ì¡°](#2-í˜„ì¬-ì„¤ê³„-êµ¬ì¡°)
3. [íŒŒì¼ êµ¬ì¡°](#3-íŒŒì¼-êµ¬ì¡°)
4. [Testbench ì „ëµ](#4-testbench-ì „ëµ)
5. [ê²€ì¦ í•­ëª©](#5-ê²€ì¦-í•­ëª©)
6. [ì•ìœ¼ë¡œ í•´ì•¼ í•  ì‘ì—…ë“¤](#6-ì•ìœ¼ë¡œ-í•´ì•¼-í• -ì‘ì—…ë“¤)

---

## 1. í”„ë¡œì íŠ¸ ê°œìš”

### 1.1 ì„¤ê³„ ëª©í‘œ
- **8x8 Systolic Array ê¸°ë°˜ Matrix Multiplication IP**
- ì—°ì‚°ì€ **unsigned int8** ëŒ€ìƒ! (signed X)
- **INT8 ì •ë°€ë„** (ì…ë ¥), **INT32 ì¶œë ¥** (ëˆ„ì  ê²°ê³¼)
- **Custom DMA Controller** (AXI4-Full Master)
- **AXI4-Lite Slave Interface** (ë ˆì§€ìŠ¤í„° ì œì–´)

### 1.2 í•µì‹¬ ê¸°ëŠ¥
```
Input:  Matrix A (8x8 INT8), Matrix B (8x8 INT8)
Output: Matrix C (8x8 INT32) = A Ã— B

Memory Layout:
- Input:  DRAM[read_base_addr + 0x00 ~ 0x7F]  (128 bytes)
- Output: DRAM[write_base_addr + 0x00 ~ 0xFF] (256 bytes) -> í˜„ì¬ëŠ” 0x3Fê¹Œì§€ë§Œ ì¨ì§€ê³  ìˆìŒ
```

### 1.3 ë™ì‘ íë¦„
```
1. PS (ARM) writes control registers via S00_AXI
   â”œâ”€ 0x00: Start/Status
   â”œâ”€ 0x04: Read Base Address
   â”œâ”€ 0x08: Write Base Address
   â””â”€ 0x0C: Reserved

2. DMA Read: DRAM â†’ Internal DPRAM
   - Burst length: 16 beats
   - Transfer: Matrix A + B (128 bytes) -> í•œ ì¤„ì— 2byte, 64ì¤„ (matrix_A_B.hex ì‚¬ìš© ì¤‘)

3. Systolic Array Computation
   - FSM: S_IDLE â†’ S_DATA_LOAD â†’ S_WRITE_A â†’ S_WRITE_B 
         â†’ S_LOAD â†’ S_MATMUL â†’ S_STORE â†’ S_OUT

4. DMA Write: Internal DPRAM â†’ DRAM
   - Burst length: 16 beats
   - Transfer: Matrix C (256 bytes) -> í•œ ì¤„ì— 4byte (INT32ë¼ì„œ) -> 64ì¤„

5. Interrupt/Done signal to PS
```

---

## 2. í˜„ì¬ ì„¤ê³„ êµ¬ì¡°

### 2.1 ê³„ì¸µ êµ¬ì¡°

```
sa_engine_ip_v1_0 (Top)
â”‚
â”œâ”€ S00_AXI Slave (AXI4-Lite)
â”‚  â””â”€ sa_engine_ip_v1_0_S00_AXI
â”‚     â”œâ”€ Control Registers (0x00 ~ 0x10)
â”‚     â””â”€ Status Registers (busy, done, error)
â”‚
â””â”€ sa_core_pipeline (Main Engine)
   â”‚
   â”œâ”€ axi_dma_ctrl
   â”‚  â”œâ”€ Read address generation
   â”‚  â””â”€ Write address generation
   â”‚
   â”œâ”€ dma_read (M00_AXI Read Channel)
   â”‚  â””â”€ AXI4-Full Master Read
   â”‚
   â”œâ”€ dma_write (M00_AXI Write Channel)
   â”‚  â””â”€ AXI4-Full Master Write
   â”‚
   â””â”€ sa_core
      â”œâ”€ dpram_wrapper (Input Buffer)
      â”œâ”€ dpram_wrapper (Output Buffer)
      â”‚
      â””â”€ sa_controller
         â””â”€ sa_unit (8x8 Systolic Array)
            â”œâ”€ sa_PE_wrapper (Processing Elements Wrapper)
            â”‚ â””â”€ 64 hPE (Processing Elements)
            â””â”€ sa_RF (Processing Elements Buffer Wrapper)
              â””â”€ 64 X_REG (Processing Elements Buffer)
      
```

### 2.2 ì£¼ìš” ëª¨ë“ˆ ì„¤ëª…

| ëª¨ë“ˆ | íŒŒì¼ | ì—­í•  |
|------|------|------|
| **Top Wrapper** | `sa_engine_ip_v1_0.v` | IP ìµœìƒìœ„, AXI ì¸í„°í˜ì´ìŠ¤ ì—°ê²° |
| **AXI-Lite Slave** | `sa_engine_ip_v1_0_S00_AXI.v` | ë ˆì§€ìŠ¤í„° ë§µ êµ¬í˜„ |
| **Pipeline Core** | `sa_core_pipeline.sv` | DMA + Compute í†µí•© ì œì–´ |
| **FSM + Buffer** | `sa_core.sv` | ë‚´ë¶€ FSM, DPRAM ê´€ë¦¬ |
| **SA Controller** | `sa_controller.sv` | Systolic Array ë°ì´í„° ë¡œë”© |
| **Systolic Array** | `sa_unit.sv` | 8x8 PE ë°°ì—´ |
| **DMA Read** | `dma_read.sv` | AXI4 Master Read êµ¬í˜„ |
| **DMA Write** | `dma_write.sv` | AXI4 Master Write êµ¬í˜„ |
| **DMA Control** | `axi_dma_ctrl.sv` | ì£¼ì†Œ ìƒì„±, ì¹´ìš´í„° ê´€ë¦¬ |

### 2.3 ë ˆì§€ìŠ¤í„° ë§µ

| Offset | Name | Access | Description |
|--------|------|--------|-------------|
| 0x00 | CTRL/STATUS | R/W | bit[0]: Start, bit[1]: Done (R), bit[2]: Busy (R), bit[3]: Error (R) |
| 0x04 | READ_BASE | W | DMA Read Base Address |
| 0x08 | WRITE_BASE | W | DMA Write Base Address |
| 0x0C | NUM_TRANS | W | DMA transfer size (words). í˜„ì¬ íŒŒì´í”„ë¼ì¸ì—ì„œ ë¯¸ì‚¬ìš© |
| 0x10 | MAX_BLK | W | ìµœëŒ€ ë¸”ë¡ ìˆ˜. í˜„ì¬ íŒŒì´í”„ë¼ì¸ì—ì„œ ë¯¸ì‚¬ìš© |

-> í˜„ì¬ëŠ” 0x00, 0x04, 0x08 ë§Œ ì‚¬ìš© ì¤‘ì¤‘

---

## 3. íŒŒì¼ êµ¬ì¡°

### 3.1 ìµœì¢… ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
sa_engine_ip_1.0/
â”‚
â”œâ”€â”€ hdl/                                    â† ì‹¤ì œ í•©ì„±í•  RTL (ìš°ë¦¬ê°€ ì‘ì—…í•˜ëŠ” main IP)
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0.v                 (Top wrapper)
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0_S00_AXI.v         (AXI-Lite Slave)
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0_M00_AXI.v         (ì‚¬ìš© ì•ˆí•¨, custom DMA ëª¨ë“ˆë“¤ë¡œ ëŒ€ì²´)
â”‚   â”œâ”€â”€ sa_core_pipeline.sv                 (Main engine)
â”‚   â”œâ”€â”€ sa_core.sv                          (FSM + DPRAM)
â”‚   â”œâ”€â”€ sa_controller.sv                    (Systolic Array ì œì–´)
â”‚   â”œâ”€â”€ sa_unit.sv                          (8x8 PE Array)
â”‚   â”œâ”€â”€ sa_PE_wrapper.sv                    (PE + Register File wrapper)
â”‚   â”œâ”€â”€ sa_RF.sv                            (Register File, ì…ë ¥ ë°ì´í„° ì €ì¥)
â”‚   â”œâ”€â”€ X_REG.sv                            (X direction ë ˆì§€ìŠ¤í„°)
â”‚   â”œâ”€â”€ hPE.sv                              (Processing Element, MAC ì—°ì‚°)
â”‚   â”œâ”€â”€ dpram_wrapper.sv                    (Dual-port RAM wrapper)
â”‚   â”œâ”€â”€ axi_dma_ctrl.sv                     (DMA ì œì–´ FSM)
â”‚   â”œâ”€â”€ dma_read.sv                         (AXI4 Master Read)
â”‚   â””â”€â”€ dma_write.sv                        (AXI4 Master Write)
â”‚
â”œâ”€â”€ src/                                    â† ì‹œë®¬ë ˆì´ì…˜ ì „ìš©
â”‚   â”œâ”€â”€ tb/                                 â† Testbench íŒŒì¼ë“¤
â”‚   â”‚   â”œâ”€â”€ sa_matmul_tb.sv                 â† ë©”ì¸ TB (Vivadoê°€ ì œê³µí•˜ëŠ” example_designs ì½”ë“œì—ì„œ ìˆ˜ì •ì •)
â”‚   â”‚   â”œâ”€â”€ tb_tasks.svh                    â† ë©”ì¸ TBì—ì„œ ì‚¬ìš©í•˜ëŠ” í…ŒìŠ¤íŠ¸ í•¨ìˆ˜ë“¤ë“¤
â”‚   â”‚   â””â”€â”€ axi_vip_config.svh              â† VIP ì„¤ì •
â”‚   â”‚
â”‚   â”œâ”€â”€ data/                               â† í…ŒìŠ¤íŠ¸ ë°ì´í„° (UINT8/UINT32)
â”‚   â”‚   â”œâ”€â”€ matrix_A_B.hex                  â† A(64B)+B(64B) ê²°í•©, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI) (í˜„ì¬ ì‚¬ìš© ì¤‘)
â”‚   â”‚   â”œâ”€â”€ matrix_a.hex                    â† Aë§Œ, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI)
â”‚   â”‚   â”œâ”€â”€ matrix_b.hex                    â† Bë§Œ, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI)
â”‚   â”‚   â”œâ”€â”€ matrix_a.mem                    â† Aë§Œ, í•œ ì¤„ 1ë°”ì´íŠ¸(ì˜µì…˜)
â”‚   â”‚   â”œâ”€â”€ matrix_b.mem                    â† Bë§Œ, í•œ ì¤„ 1ë°”ì´íŠ¸(ì˜µì…˜)
â”‚   â”‚   â””â”€â”€ golden_result.hex               â† ê¸°ëŒ€ ê²°ê³¼ 64ê°œ(INT32, 8í—¥ì‚¬) (í˜„ì¬ ì‚¬ìš© ì¤‘)
â”‚   â”‚
â”‚   â”œâ”€â”€ scripts/                            â† Python/TCL ìŠ¤í¬ë¦½íŠ¸ 
â”‚   â”‚   â”œâ”€â”€ generate_test_vectors.py        â† í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„± (UINT8/ìŠ¤ì™‘ ë°˜ì˜) (ì´ê±´ ì‚¬ìš©!!)
â”‚   â”‚   â”œâ”€â”€ create_bd_with_vip.tcl          â† AXI VIP í¬í•¨ BD ìë™ ìƒì„± (ì‚¬ìš©X... ì‹œë®¬ í™˜ê²½ ì„¸íŒ…í•  ë•Œ ì‚¬ìš©í•¨)
â”‚   â”‚   â””â”€â”€ setup_sim.tcl                   â† ì‹œë®¬ íŒŒì¼ì…‹/ì˜µì…˜ ì„¸íŒ… (ì‚¬ìš©X... ì‹œë®¬ í™˜ê²½ ì„¸íŒ…í•  ë•Œ ì‚¬ìš©í•¨)
â”‚   â”‚
â”‚   â””â”€â”€ legacy/                             â† ê¸°ì¡´ íŒŒì¼ë“¤ (ì´ì „ AIX ëŒ€íšŒì—ì„œ ì‚¬ìš©í•œ ì‹œë®¬ íŒŒì¼ë“¤)
â”‚       â”œâ”€â”€ sa_engine_tb.v                  â† ì˜ˆì „ AXI3 TB
â”‚       â”œâ”€â”€ axi_slave_if_sync.v
â”‚       â”œâ”€â”€ axi_sram_if.v
â”‚       â”œâ”€â”€ sram.v
â”‚       â”œâ”€â”€ sram_ctrl.v
â”‚       â””â”€â”€ sync_reg_fifo.v
â”‚
â”œâ”€â”€ sim_projects/                           â† Vivado xsim í”„ë¡œì íŠ¸ ë³´ê´€
â”‚   â””â”€â”€ sa_vip_test/                        â† AXI VIP ê¸°ë°˜ ì‹œë®¬ í”„ë¡œì íŠ¸
â”‚       â”œâ”€â”€ sa_vip_test.xpr                 â† Vivado í”„ë¡œì íŠ¸ íŒŒì¼
â”‚       â”œâ”€â”€ sa_vip_test.sim/                â† xsim ì‹¤í–‰ ì‚°ì¶œë¬¼
â”‚       â””â”€â”€ sa_vip_test.runs/               â† ìƒì„±ëœ ì»´íŒŒì¼ ìºì‹œ
â”‚
â”œâ”€â”€ example_designs/                        â† Vivado ìë™ ìƒì„± (ê±´ë“¤ì§€ ì•ŠìŒ)
â”‚   â””â”€â”€ bfm_design/                         â† ì°¸ê³ ìš©ìœ¼ë¡œë§Œ ì‚¬ìš©
â”‚       â”œâ”€â”€ sa_engine_ip_v1_0_tb.sv         â† ì›ë³¸ TB (ë³µì‚¬ ì†ŒìŠ¤)
â”‚       â”œâ”€â”€ sa_engine_ip_v1_0_tb_include.svh
â”‚       â”œâ”€â”€ design.tcl
â”‚       â””â”€â”€ bd/
â”‚           â””â”€â”€ sa_engine_ip_v1_0_bfm_1.bd  â† Block Design
â”‚
â”œâ”€â”€ component.xml                           â† IP ë©”íƒ€ë°ì´í„°
â”œâ”€â”€ xgui/                                   â† IP GUI ì •ì˜
â””â”€â”€ PLAN.md                                 â† ì´ ë¬¸ì„œ
```

### 3.2 íŒŒì¼ ì—­í•  ìš”ì•½

#### HDL (í•©ì„±ìš©)
- `hdl/` ì•„ë˜ì˜ ëª¨ë“  íŒŒì¼ì€ í•©ì„± ëŒ€ìƒ
- ì‹œë®¬ë ˆì´ì…˜ ì „ìš© ì½”ë“œëŠ” `src/`ì— ìœ„ì¹˜

#### SRC (ì‹œë®¬ë ˆì´ì…˜)
- **tb/**: Testbench SystemVerilog íŒŒì¼
- **data/**: ì…ë ¥ ë°ì´í„° ë° Golden reference
- **scripts/**: ìë™í™” ìŠ¤í¬ë¦½íŠ¸
- **legacy/**: ê¸°ì¡´ íŒŒì¼ ë³´ê´€ (ì°¸ê³ ìš©)

#### Example Designs
- **Vivado IP Packagerê°€ ìë™ ìƒì„±**
- Block Design + VIP í¬í•¨
- **ì›ë³¸ ìœ ì§€, ë³µì‚¬í•´ì„œ ì‚¬ìš©**

#### Sim Projects
- **Vivado ì‹œë®¬ í”„ë¡œì íŠ¸ ìŠ¤ëƒ…ìƒ·**: `sim_projects/sa_vip_test`ì— xsim ì„¤ì •ê³¼ wave êµ¬ì„±ì„ ë³´ê´€
- **ìë™ ìƒì„± ì‚°ì¶œë¬¼**: `.sim/`, `.runs/` ë“±ì€ Vivadoì—ì„œ ë‹¤ì‹œ ìƒì„±ë˜ë¯€ë¡œ ì§ì ‘ í¸ì§‘í•˜ì§€ ì•ŠìŒ
- **ë³µêµ¬ ìš©ë„**: GUI ì„¤ì •ì´ ê¼¬ì˜€ì„ ë•Œ ì´ í”„ë¡œì íŠ¸ë¥¼ ì—´ì–´ baseline í™˜ê²½ì„ ë³µì›

---

## 4. Testbench ì „ëµ

### 4.1 ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ êµ¬ì¡°

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    sa_matmul_tb.sv                             â”‚
â”‚  (Testbench - SystemVerilog ì½”ë“œ)                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                               â”‚
â”‚  ì´ˆê¸°í™” & ì œì–´ ë¡œì§ (initial block)                             â”‚
â”‚  1. Master VIP ë©”ëª¨ë¦¬ ì´ˆê¸°í™”                                    â”‚
â”‚  2. Slave VIPë¡œ ë ˆì§€ìŠ¤í„° ì œì–´                                   â”‚
â”‚  3. Done ëŒ€ê¸° & ê²°ê³¼ ê²€ì¦                                       â”‚
â”‚                                                               â”‚
â”‚            â”Œ                                                  â”‚
â”‚            â†“                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚   Slave VIP     â”‚            â”‚   Master VIP    â”‚           â”‚
â”‚  â”‚ (PS ì œì–´ ì—­í• )   â”‚            â”‚  (DRAM ì—­í• )     â”‚           â”‚
â”‚  â”‚                 â”‚            â”‚                 â”‚           â”‚
â”‚  â”‚ - AXI4-Lite     â”‚            â”‚ - AXI4-Full     â”‚           â”‚
â”‚  â”‚ - Masterë¡œ ë™ì‘  â”‚            â”‚ - Slaveë¡œ ë™ì‘   â”‚â—„â”€â”         â”‚
â”‚  â”‚ - Register      â”‚            â”‚ - Memory Model  â”‚  â”‚        â”‚
â”‚  â”‚   Write/Read    â”‚            â”‚ - ì—°ê´€ ë°°ì—´      â”‚  â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚        â”‚
â”‚           â”‚                                          â”‚         â”‚
â”‚           â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚         â”‚
â”‚           â””â”€â”€â”€â–ºâ”‚   DUT (Your IP)      â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â””        â”‚
â”‚                â”‚ sa_engine_ip_v1_0    â”‚                       â”‚
â”‚                â”‚                      â”‚                       â”‚
â”‚                â”‚ S00_AXI â—„â”€ Slave VIP â”‚                       â”‚
â”‚                â”‚ M00_AXI â”€â–º Master VIPâ”‚                       â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
â”‚                                                               â”‚
â”‚  â€» Slave VIPì™€ Master VIPëŠ” ì§ì ‘ ì—°ê²°ë˜ì§€ ì•ŠìŒ                  â”‚
â”‚     ê°ê° DUTì˜ S00_AXI, M00_AXIì— ì—°ê²°ë¨                        â”‚
â”‚                                                               â”‚
â”‚  ëª¨ë‹ˆí„°ë§ & ê²€ì¦                                                â”‚
â”‚  - AXI transaction logger                                     â”‚
â”‚  - Protocol violation checker (VIP ìë™)                       â”‚
â”‚  - Result comparison (golden vs. actual)                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 VIP (Verification IP) ì„¤ëª…

#### Xilinx AXI VIPë€?
- **Xilinx ê³µì‹ ê²€ì¦ IP** (ë¬´ë£Œ, Vivado í¬í•¨)
- AXI í”„ë¡œí† ì½œ ì¤€ìˆ˜ ì—¬ë¶€ ìë™ ì²´í¬
- ë©”ëª¨ë¦¬ ëª¨ë¸ ë‚´ì¥ (ì—°ê´€ ë°°ì—´ ê¸°ë°˜)

#### VIP ë™ì‘ ëª¨ë“œ

| VIP ì´ë¦„ | ëª¨ë“œ | ì—°ê²° | TB ê´€ì  | ì—­í•  |
|---------|------|------|---------|------|
| **slave_0** | Master | S00_AXI | ì œì–´ ì†¡ì‹  | PS(ARM) ì—­í• , ë ˆì§€ìŠ¤í„° read/write |
| **master_0** | Slave | M00_AXI | ë©”ëª¨ë¦¬ ì‘ë‹µ | DDR DRAM ì—­í• , read/write ìš”ì²­ ì²˜ë¦¬ |

### 4.3 í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤

```systemverilog
// ì˜ì‚¬ ì½”ë“œ (ì‹¤ì œ êµ¬í˜„ì€ sa_matmul_tb.sv)

initial begin
  // 1. Reset
  reset = 0;
  #200ns reset = 1;
  
  // 2. Master VIP ë©”ëª¨ë¦¬ ì´ˆê¸°í™” (A+B ê²°í•© íŒŒì¼, 2ë°”ì´íŠ¸/ë¼ì¸ LO-HI)
  load_matrix_file("matrix_A_B.hex", 64'h0000_0000, mst_agent_0);
  
  // 3. Control Register ì„¤ì • (Slave VIP ì‚¬ìš©)
  write_register(0x04, 32'h0000_0000);   // READ_BASE
  write_register(0x08, 32'h0000_0400);   // WRITE_BASE
  
  // 4. Start
  write_register(0x00, 32'h0000_0001);   // START = 1
  
  // 5. Done ëŒ€ê¸°
  do begin
    read_register(0x00, status);
    #100ns;
  end while (status[1] == 0);  // Wait for DONE
  
  // 6. ê²°ê³¼ ê²€ì¦ (VIP ë©”ëª¨ë¦¬ ë°±ë„ì–´ ì½ê¸° vs golden_result.hex)
  verify_results("golden_result.hex", 64'h0000_0400, 64, mst_agent_0);
  
  // 7. ì¢…ë£Œ
  if (pass) $display("âœ… TEST PASSED");
  else      $error("âŒ TEST FAILED");
  $finish;
end
```

### 4.4 Golden Model

í…ŒìŠ¤íŠ¸ ë²¡í„°ëŠ” UINT8 ê¸°ì¤€, í•˜ë“œì›¨ì–´ê°€ 2ë°”ì´íŠ¸ ìŒì„ [lo,hi]ë¡œ ì½ì€ ë’¤ ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬í•´ì„í•˜ëŠ” ê·œì¹™ì„ ë°˜ì˜í•¨. `generate_test_vectors.py` ìš”ì•½:

```python
import numpy as np, os

def swap_pairs_as_hw(x: np.ndarray) -> np.ndarray:
    flat = x.flatten(); swapped = np.empty_like(flat)
    swapped[0::2] = flat[1::2]; swapped[1::2] = flat[0::2]
    return swapped.reshape(8,8)

np.random.seed(42)
A = np.random.randint(0, 256, (8,8), dtype=np.uint8)  # UINT8
B = np.random.randint(0, 256, (8,8), dtype=np.uint8)  # UINT8
A_hw, B_hw = swap_pairs_as_hw(A), swap_pairs_as_hw(B)
C = A_hw.astype(np.uint32) @ B_hw.astype(np.uint32)   # UINT32 ëˆ„ì 

# A+B ê²°í•©(2B/ë¼ì¸, LO-HI), ë¶„ë¦¬ hex/mem, golden_result.hex ìƒì„±
```

Note:
- ì…ë ¥ ë°ì´í„° íŒŒì¼ì€ on-wire ê¸°ì¤€ 2ë°”ì´íŠ¸/ë¼ì¸ LO-HI í˜•ì‹(`*.hex`)ì„ ì‚¬ìš©í•˜ë©°, DUTëŠ” ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬ë°°ì¹˜í•´ ì—°ì‚°í•¨.

ë¹„ê³ :
- on-wire íŒŒì¼ì€ 2ë°”ì´íŠ¸/ë¼ì¸ LO-HIë¡œ ì €ì¥ë˜ë©°, DUTëŠ” ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬ë°°ì¹˜í•´ ì—°ì‚°.
- ê²°ê³¼ëŠ” 64ê°œ INT32ë¥¼ hex í˜•ì‹ìœ¼ë¡œ `golden_result.hex`ì— ê¸°ë¡.

---

## 5. ê²€ì¦ í•­ëª©

### 5.1 Layerë³„ ê²€ì¦

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Level 1: AXI4-Lite (S00_AXI) í”„ë¡œí† ì½œ                        â”‚
â”‚  âœ… AWVALID/AWREADY í•¸ë“œì…°ì´í¬                               â”‚
â”‚  âœ… WVALID/WREADY í•¸ë“œì…°ì´í¬                                 â”‚
â”‚  âœ… BVALID/BREADY ì‘ë‹µ                                      â”‚
â”‚  âœ… ARVALID/ARREADY í•¸ë“œì…°ì´í¬                               â”‚
â”‚  âœ… RVALID/RREADY ë°ì´í„° ì „ì†¡                                â”‚
â”‚  âœ… Register Write â†’ ë‚´ë¶€ ì‹ í˜¸ ì „íŒŒ                          â”‚
â”‚  âœ… Status Register Read ì •í™•ë„                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 2: AXI4-Full Read (M00_AXI â†’ DRAM)                   â”‚
â”‚  âœ… ARVALID/ARREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… ARLEN = 15 (16 beats burst)                           â”‚
â”‚  âœ… ARSIZE = 2 (4 bytes per beat)                         â”‚
â”‚  âœ… ARBURST = INCR                                        â”‚
â”‚  âœ… RDATA ìˆ˜ì‹  ì •í™•ë„                                       â”‚
â”‚  âœ… RLAST ì‹ í˜¸ (ë§ˆì§€ë§‰ beat)                                â”‚
â”‚  âœ… ë‚´ë¶€ DPRAMì— ë°ì´í„° ì €ì¥ í™•ì¸                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 3: AXI4-Full Write (DRAM â† M00_AXI)                  â”‚
â”‚  âœ… AWVALID/AWREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… AWLEN = 15 (16 beats burst)                           â”‚
â”‚  âœ… WVALID/WREADY í•¸ë“œì…°ì´í¬                                â”‚
â”‚  âœ… WDATA ì „ì†¡ ì •í™•ë„                                       â”‚
â”‚  âœ… WLAST ì‹ í˜¸ (ë§ˆì§€ë§‰ beat)                                â”‚
â”‚  âœ… BVALID/BREADY ì‘ë‹µ ìˆ˜ì‹                                  â”‚
â”‚  âœ… VIP ë©”ëª¨ë¦¬ì— ì˜¬ë°”ë¥¸ ì£¼ì†Œ ì €ì¥                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 4: Functional Correctness                            â”‚
â”‚  âœ… FSM State Transition                                  â”‚
â”‚     S_IDLE â†’ S_DATA_LOAD â†’ S_WRITE_A â†’ S_WRITE_B           â”‚
â”‚     â†’ S_LOAD â†’ S_MATMUL â†’ S_STORE â†’ S_OUT                  â”‚
â”‚  âœ… Matrix A/B Loading to Controller                      â”‚
â”‚  âœ… Systolic Array ê³„ì‚° (PE MAC ë™ì‘)                      â”‚
â”‚  âœ… Output C = A Ã— B ì •í™•ë„                                â”‚
â”‚  âœ… Golden Model ë¹„êµ (ëª¨ë“  ì›ì†Œ ì¼ì¹˜)                       â”‚
â”‚  âœ… Done ì‹ í˜¸ íƒ€ì´ë°                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 ì²´í¬ë¦¬ìŠ¤íŠ¸

#### í”„ë¡œí† ì½œ ê²€ì¦ (VIP ìë™)
- [x] AXI4-Lite: No protocol violations
- [x] AXI4-Full Read: No protocol violations (AxCACHE warnings observed)
- [x] AXI4-Full Write: No protocol violations (AxCACHE warnings observed)
- [x] Burst alignment ì²´í¬
- [x] Response ì²´í¬ (RESP = OKAY)

Note: Xilinx AXI VIP reported AxCACHE narrow-support warnings on AR/AW; no ERROR/FATAL observed in this run.

#### ê¸°ëŠ¥ ê²€ì¦ (Manual)
- [x] ë ˆì§€ìŠ¤í„° read/write ì •í™•ë„
- [x] DMA read ì£¼ì†Œ ì •í™•ë„
- [x] DMA write ì£¼ì†Œ ì •í™•ë„
- [x] Matrix multiplication ê²°ê³¼ ì •í™•ë„
- [x] íƒ€ì´ë° (latency ì¸¡ì •)

#### Waveform í™•ì¸
- [x] `sa_core.c_state` FSM í™•ì¸ì¸
- [x] `M_AXI_ARADDR`, `M_AXI_ARVALID`, `M_AXI_ARREADY`
- [x] `M_AXI_RDATA`, `M_AXI_RVALID`, `M_AXI_RLAST`
- [x] `M_AXI_AWADDR`, `M_AXI_WDATA`, `M_AXI_WLAST`
- [x] `dpram_in`, `dpram_out` ë‚´ë¶€ ë©”ëª¨ë¦¬ ìƒíƒœ

---

## 6. ì•ìœ¼ë¡œ í•´ì•¼ í•  ì‘ì—…ë“¤

### 6.1 í˜„ì¬ ë¬¸ì œì  ê°œì„ 
- [x] DMA Writeê°€ 64Bë§Œ ì“°ëŠ” ì´ìŠˆ í•´ê²° (256B ì „ì²´ ì“°ê¸°)
  - [x] `sa_engine_ip_1.0/hdl/sa_core_pipeline.sv`ì˜ ê³ ì •ê°’ ì œê±°: `num_trans`/`max_req_blk_idx`ë¥¼ AXIâ€‘Lite ë ˆì§€ìŠ¤í„°(`i_num_trans_param`, `i_max_blk_param`)ì— ì—°ê²°
  - [x] `sa_engine_ip_1.0/hdl/axi_dma_ctrl.sv` ì“°ê¸° FSMì˜ ë¸”ë¡ ë°˜ë³µ ì¡°ê±´(`(max_req_blk_idx>>1)`) ì •í•©ì„± ì¬ê²€í†  â†’ ì½ê¸°ì™€ ëŒ€ì¹­ì ìœ¼ë¡œ ì´ 64ì›Œë“œê°€ ì“°ì´ë„ë¡ ì¡°ì •
  - [x] ê²€ì¦: `M_AXI_AWLEN`/`M_AXI_WLAST`/`M_AXI_AWADDR` íŒŒí˜•ìœ¼ë¡œ ë²„ìŠ¤íŠ¸ ìˆ˜/ì£¼ì†Œ ì¦ê°€ í™•ì¸, ê²°ê³¼ 64ê°œ PASS í™•ì¸
- [x] AXI VIP ê²½ê³ (AxCACHE narrow-support) ì œê±°
  - [x] `dma_read.sv`/`dma_write.sv`ì˜ `AR/ARCACHE`, `AW/AWCACHE`ë¥¼ ê¶Œì¥ê°’(ì˜ˆ: `4'b0011`)ìœ¼ë¡œ ì„¤ì •í•˜ê±°ë‚˜, VIP ì²´í¬ ì™„í™” API ì‚¬ìš©
  - [x] ê²½ê³  Zero ê¸°ì¤€ì´ë©´ README ì²´í¬ë¦¬ìŠ¤íŠ¸ ì—…ë°ì´íŠ¸
- [x] ë¬¸ì„œ/ì²´í¬ë¦¬ìŠ¤íŠ¸ ë™ê¸°í™”
  - [x] Output ë©”ëª¨ë¦¬ ë ˆì´ì•„ì›ƒ(í˜„ì¬ 0x3Fê¹Œì§€ë§Œ ì‹¤ì“°ê¸°) â†’ ì´ìŠˆ í•´ê²° í›„ `write_base_addr + 0x00 ~ 0xFF`ë¡œ ê°±ì‹ 
  - [x] 5.2ì˜ Burst alignment/RESP OKAY í•­ëª©ì€ íŒŒí˜•/ë¡œê·¸ë¡œ ê·¼ê±° í™•ë³´ í›„ ì²´í¬

### 6.2 sedong ë¸Œëœì¹˜ ë‚´ìš© ë°˜ì˜
- [ ] `sedong` ë¸Œëœì¹˜ ë³€ê²½ì  ë¦¬ë·°/merge (ì¶©ëŒ í•´ê²° í¬í•¨)
- [ ] ì‹œë®¬ ì¬ìƒì„±(`sa_engine_ip_1.0/example_designs/bfm_design/design.tcl`) ë° BFM íšŒê·€ í†µê³¼
- [ ] ê´€ë ¨ ë¬¸ì„œ(ë ˆì§€ìŠ¤í„°/ë°ì´í„° í˜•ì‹/ì„±ëŠ¥ ìˆ˜ì¹˜) ì—…ë°ì´íŠ¸

### 6.3 FPGA ë³´ë“œ ì˜¬ë ¤ë³´ê¸° (PYNQâ€‘Z2)
- [ ] í•˜ë“œì›¨ì–´ ë””ìì¸ ì¬ë¹Œë“œ/ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±
  - ëª…ë ¹: `vivado -mode batch -source sa_engine_ip_1.0/example_designs/debug_hw_design/design.tcl`
- [ ] ë³´ë“œ í”„ë¡œê·¸ë˜ë° ë° AXIâ€‘Lite ë“œë¼ì´ë²„ í…ŒìŠ¤íŠ¸(ë ˆì§€ìŠ¤í„° R/W, DONE ì¸í„°ëŸ½íŠ¸ í™•ì¸)
- [ ] DDR íŠ¸ë˜í”½/ì„±ëŠ¥ ê³„ì¸¡(ì£¼ê¸°/ì§€ì—°, ì´ˆë‹¹ ì „ì†¡ëŸ‰) ë° ê²°ê³¼ ê²€ì¦

### 6.4 Multiâ€‘Head Attention Layer ê°€ì†
- [ ] GEMM íƒ€ì¼ë§/ìŠ¤ì¼€ì¤„ëŸ¬ ì„¤ê³„(ì¿¼ë¦¬/í‚¤/ë°¸ë¥˜ ê²½ë¡œ, 8Ã—8 íƒ€ì¼ ë§¤í•‘)
- [ ] ì†Œí”„íŠ¸ë§¥ìŠ¤/ìŠ¤ì¼€ì¼ ë° ì •ê·œí™” ì²˜ë¦¬ ì „ëµ ìˆ˜ë¦½(ì •ë°€ë„/ë²”ìœ„)
- [ ] DMA ë ˆì´ì•„ì›ƒ/ë²„ìŠ¤íŠ¸ ê³„íš(ì—°ì† ì ‘ê·¼, 4KB ê²½ê³„, ìºì‹œ ì†ì„±)
- [ ] ê¸°ëŠ¥/ì„±ëŠ¥ ê²€ì¦ ë²¤ì¹˜ ë° ê³¨ë“  ìƒì„± ìŠ¤í¬ë¦½íŠ¸ í™•ì¥

---

## 7. ìƒê° ì¤‘ì¸ êµ¬ì¡°

### 7-1. Maybe..?
```
sa_engine_ip_1.0/
â”‚
â”œâ”€â”€ rtl/                                 # (í•©ì„± ëŒ€ìƒ RTL ì „ì²´, ê¸°ì¡´ hdl/ë¥¼ ëŒ€ì²´/í¡ìˆ˜)
â”‚   â”œâ”€â”€ top/
â”‚   â”‚   â””â”€â”€ sa_engine_ip_v1_0.v          (Top wrapper: AXI-Lite/IRQ/í´ëŸ­/ë¦¬ì…‹ ë¬¶ìŒ)
â”‚   â”‚
â”‚   â”œâ”€â”€ axi/                             # (ë²„ìŠ¤Â·DMA ì£¼ë³€)
â”‚   â”‚   â”œâ”€â”€ s00_axi_lite.v               (AXI-Lite Slave: ë ˆì§€ìŠ¤í„° ë§µ)
â”‚   â”‚   â”œâ”€â”€ axi_dma_ctrl.sv              (DMA ì œì–´ FSM: ë¸”ë¡/íƒ€ì¼ ìŠ¤ì¼€ì¤„ ì‹ í˜¸ ìƒì„±)
â”‚   â”‚   â”œâ”€â”€ dma_read.sv                  (AXI4 Master Read: A/B ìŠ¤íŠ¸ë¦¼ ì¸)
â”‚   â”‚   â”œâ”€â”€ dma_write.sv                 (AXI4 Master Write: C ìŠ¤íŠ¸ë¦¼ ì•„ì›ƒ)
â”‚   â”‚   â””â”€â”€ axi_addr_gen.sv              (ì£¼ì†Œ ìƒì„±ê¸°: N,K,MÂ·strideÂ·burst ê¸¸ì´ ê³„ì‚°)
â”‚   â”‚
â”‚   â”œâ”€â”€ core/                            # (íƒ€ì¼ ìŠ¤ì¼€ì¤„Â·ê³„ì‚° ì½”ì–´)
â”‚   â”‚   â”œâ”€â”€ sa_core_pipeline.sv          (ë©”ì¸ ì—”ì§„: tile orchestrator + DMA íŒŒì´í”„ ì¡°ìœ¨)
â”‚   â”‚   â”œâ”€â”€ tile_orchestrator.sv         (Block/TILE ë£¨í”„ FSM, update_A/ê²½ê³„ íƒ€ì¼ í•¸ë“¤)
â”‚   â”‚   â”œâ”€â”€ tile_loader.sv               (A/B íƒ€ì¼ ë¡œë“œ, ping-pong ë²„í¼ ìŠ¤ìœ„ì¹­)
â”‚   â”‚   â”œâ”€â”€ tile_compute.sv              (PE array êµ¬ë™, K-loop ëˆ„ì  íƒ€ì´ë° ì œì–´)
â”‚   â”‚   â””â”€â”€ tile_store.sv                (C íƒ€ì¼ write-back ë° ì™„ë£Œ í•¸ë“œì…°ì´í¬)
â”‚   â”‚
â”‚   â”œâ”€â”€ pe/                              # (ì‹œì†Œë¦­ ì—°ì‚° ìœ ë‹›)
â”‚   â”‚   â”œâ”€â”€ pe_array_8x8.sv              (8Ã—8 PE ë°°ì—´ í† í´ë¡œì§€Â·ê²½ë¡œ/ë ˆì§€ìŠ¤í„° ì •ë ¬)
â”‚   â”‚   â”œâ”€â”€ pe_int8_dsp.sv               (PE: INT8Ã—INT8â†’INT32 MAC, DSP48E1 í™œìš© ë²„ì „)
â”‚   â”‚   â”œâ”€â”€ pe_int8_lut.sv               (PE: LUT ê¸°ë°˜ ë²„ì „, ì˜µì…˜/ë¹„êµìš©)
â”‚   â”‚   â”œâ”€â”€ sa_controller.sv             (SA êµ¬ë™ ì‹ í˜¸ ìƒì„±: shift/load/hold/clear)
â”‚   â”‚   â”œâ”€â”€ sa_PE_wrapper.sv             (PE wrapper: ì…ë ¥ ì •ë ¬Â·ê²½ê³„ zero-pad)
â”‚   â”‚   â”œâ”€â”€ sa_RF.sv                     (ë ˆì§€ìŠ¤í„° íŒŒì¼: í–‰/ì—´ í”¼ë“œìš© ì…ë ¥ ì €ì¥)
â”‚   â”‚   â””â”€â”€ X_REG.sv                     (X ë°©í–¥ íŒŒì´í”„ ë ˆì§€ìŠ¤í„°, íƒ€ì´ë°/ë°ì´í„° ì •ë ¬)
â”‚   â”‚
â”‚   â”œâ”€â”€ mem/                             # (ì˜¨ì¹© ë²„í¼)
â”‚   â”‚   â”œâ”€â”€ dpram_wrapper.sv             (ë“€ì–¼í¬íŠ¸ RAM ë˜í¼: A/B/C íƒ€ì¼ ë²„í¼ ê³µí†µí™”)
â”‚   â”‚   â””â”€â”€ bram_pingpong.sv             (A ê³ ì •/ B ë¸”ë¡ ìŠ¤íŠ¸ë¦¬ë°ìš© ping-pong ë²„í¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ pkg/                             # (ê³µìš© ì •ì˜)
â”‚   â”‚   â”œâ”€â”€ sa_params_pkg.sv             (íŒŒë¼ë¯¸í„°: TILE_SIZE, BLOCK_M, í­/ëìŠ¤ ë“±)
â”‚   â”‚   â””â”€â”€ axi_regs_pkg.sv              (ë ˆì§€ìŠ¤í„° ë§µ/ë¹„íŠ¸í•„ë“œ/ê¸°ë³¸ê°’ ìƒìˆ˜)
â”‚   â”‚
â”‚   â””â”€â”€ include/
â”‚       â”œâ”€â”€ sa_defs.svh                  (`define/ì–´ì„œì…˜ ë§¤í¬ë¡œ)
â”‚       â””â”€â”€ addr_map.svh                 (AXI-Lite ì˜¤í”„ì…‹, update_A/N,K,M ë“±)
â”‚
â”œâ”€â”€ sim/                                 # (ì‹œë®¬ ì „ìš©; ê¸°ì¡´ src/ í•˜ìœ„ ì¬ì •ë¦¬)
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ sa_matmul_tb.sv              (ë©”ì¸ TB: AXI VIP, ì‹œë‚˜ë¦¬ì˜¤ ë“œë¼ì´ë¸Œ)
â”‚   â”‚   â”œâ”€â”€ tb_tasks.svh                 (ê³µìš© íƒœìŠ¤í¬/ì²´í¬/ìŠ¤ì½”ì–´ë³´ë“œ)
â”‚   â”‚   â””â”€â”€ axi_vip_config.svh           (VIP ì„¤ì •)
â”‚   â”œâ”€â”€ vectors/                         (í…ŒìŠ¤íŠ¸ ë²¡í„°: hex/mem)
â”‚   â”‚   â”œâ”€â”€ matrix_A_B.hex
â”‚   â”‚   â”œâ”€â”€ matrix_a.hex / matrix_b.hex
â”‚   â”‚   â”œâ”€â”€ matrix_a.mem / matrix_b.mem
â”‚   â”‚   â””â”€â”€ golden_result.hex
â”‚   â””â”€â”€ agents/                          (ì„ íƒ: monitor/driver/scoreboard ë¶„ë¦¬ ì‹œ)
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ generate_test_vectors.py         (í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„±)
â”‚   â”œâ”€â”€ create_bd_with_vip.tcl           (TB BD ìë™ ìƒì„±)
â”‚   â””â”€â”€ setup_sim.tcl                    (ì‹œë®¬ ì„¸íŒ… ë„ìš°ë¯¸)
â”‚
â”œâ”€â”€ pynq/                                # (ë³´ë“œ í†µí•©/í˜¸ìŠ¤íŠ¸)
â”‚   â”œâ”€â”€ overlay.tcl                      (IP í†µí•© TCL; Z2ìš© BD/í´ëŸ­/HPí¬íŠ¸ ì„¤ì •)
â”‚   â”œâ”€â”€ call_fpga.py                     (ë²„í¼ í• ë‹¹/ë ˆì§€ìŠ¤í„° ì…‹/ì‹œì‘/ê²€ì¦ íŒŒì´í”„)
â”‚   â””â”€â”€ notebook.ipynb                   (ë°ëª¨ ë…¸íŠ¸ë¶: Q/K/V í•œ ì‚¬ì´í´ í˜¸ì¶œ ì˜ˆ)
â”‚
â”œâ”€â”€ constraints/
â”‚   â””â”€â”€ pynq_z2.xdc                      (100 MHz í´ëŸ­/false-path/CDC ë“± ì œì•½)
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ INTERFACE.md                     (í¬íŠ¸/ë ˆì§€ìŠ¤í„°/ì‹œí€€ìŠ¤ ë‹¤ì´ì–´ê·¸ë¨)
â”‚   â”œâ”€â”€ REGISTER_MAP.md                  (AXI-Lite ë ˆì§€ìŠ¤í„° ìƒì„¸í‘œ)
â”‚   â”œâ”€â”€ DATAFLOW.md                      (Block/TILE/K-loop íŒŒì´í”„ ì„¤ê³„ ë¬¸ì„œ)
â”‚   â””â”€â”€ PLAN.md                          (ë¡œë“œë§µ/To-do)
â”‚
â”œâ”€â”€ example_designs/                     (Vivado ìë™ ìƒì„±, ê·¸ëŒ€ë¡œ ìœ ì§€)
â”œâ”€â”€ component.xml
â””â”€â”€ xgui/
```  
  
### 7-2. ê° ëª¨ë“ˆ ì„¤ëª…

A) ê¸°ì¡´ íŒŒì¼ -> ì œì•ˆ êµ¬ì¡°(ê²½ë¡œ/ì´ë¦„) ë§¤í•‘  

* `sa_engine_ip_v1_0.v` â†’ `rtl/top/sa_engine_ip_v1_0.v`
  (Top wrapper ê·¸ëŒ€ë¡œ, ìœ„ì¹˜ë§Œ ì´ë™)

* `sa_engine_ip_v1_0_S00_AXI.v` â†’ `rtl/axi/s00_axi_lite.v`
  (AXI-Lite ìŠ¬ë ˆì´ë¸Œ, íŒŒì¼ëª…ë§Œ ì§§ê³  ëª…í™•í•˜ê²Œ)

* `sa_engine_ip_v1_0_M00_AXI.v` â†’ **ì œê±°(ë³´ë¥˜ í´ë”ë¡œ ì´ë™ ê°€ëŠ¥)**
  (í˜„ì¬ ë¯¸ì‚¬ìš©. í•„ìš”ì‹œ `rtl/axi/`ì— ë³´ê´€)

* `sa_core_pipeline.sv` â†’ `rtl/core/sa_core_pipeline.sv`
  (ë©”ì¸ ì—”ì§„ ê·¸ëŒ€ë¡œ, ì´í›„ íƒ€ì¼ FSM ë¶„ë¦¬ ì‹œ í˜¸ì¶œì ì—­í• )

* `axi_dma_ctrl.sv` â†’ `rtl/axi/axi_dma_ctrl.sv`
  (DMA ì œì–´ FSM, ìœ„ì¹˜ë§Œ ì´ë™)

* `dma_read.sv` â†’ `rtl/axi/dma_read.sv`
  (AXI4 Master Read, ìœ„ì¹˜ë§Œ ì´ë™)

* `dma_write.sv` â†’ `rtl/axi/dma_write.sv`
  (AXI4 Master Write, ìœ„ì¹˜ë§Œ ì´ë™)

* `sa_core.sv` â†’ `rtl/core/sa_core.sv` (**ì‚¬ìš© X, ë³€ê²½ ì˜ˆì •**)
  (í˜„ì¬ FSM+DPRAM í˜¼ì¬. ì ì§„ì ìœ¼ë¡œ íƒ€ì¼ ì»´í“¨íŠ¸/ë²„í¼ ê´€ë¦¬ ìª½ìœ¼ë¡œ ì¶•ì†Œ)

* `dpram_wrapper.sv` â†’ `rtl/mem/dpram_wrapper.sv`
  (DPRAM ë˜í¼, ë©”ëª¨ë¦¬ ê³„ì¸µ í´ë”ë¡œ ì´ë™)

* `sa_controller.sv` â†’ `rtl/pe/sa_controller.sv`
  (SA êµ¬ë™ ì œì–´ ì‹ í˜¸, PE ê³„ì¸µìœ¼ë¡œ ì´ë™)

* `sa_unit.sv` â†’ `rtl/pe/pe_array_8x8.sv`
  (8Ã—8 ë°°ì—´ í† í´ë¡œì§€, ì´ë¦„ì„ ì—­í•  ì¤‘ì‹¬ìœ¼ë¡œ ë³€ê²½)

* `sa_PE_wrapper.sv` â†’ `rtl/pe/sa_PE_wrapper.sv`
  (PE ë˜í¼, ìœ„ì¹˜ë§Œ ì´ë™)

* `sa_RF.sv` â†’ `rtl/pe/sa_RF.sv`
  (ë ˆì§€ìŠ¤í„° íŒŒì¼, ìœ„ì¹˜ë§Œ ì´ë™)

* `X_REG.sv` â†’ `rtl/pe/X_REG.sv`
  (Xë°©í–¥ íŒŒì´í”„ ë ˆì§€ìŠ¤í„°, ìœ„ì¹˜ë§Œ ì´ë™)

* `hPE.sv` â†’ `rtl/pe/pe_int8_lut.sv` **(+ ì¶”ê°€: `rtl/pe/pe_int8_dsp.sv`)**
  (í˜„í–‰ LUT ê³±ì‚° ë²„ì „ì€ pe_int8_lutë¡œ ë¦¬ë„¤ì„, DSP ë²„ì „ì€ ìƒˆ íŒŒì¼ ì¶”ê°€)

* `src/tb/*` â†’ `sim/tb/*`
  (TB, íƒœìŠ¤í¬, VIP ì„¤ì •ì„ sim ì „ìš© ë””ë ‰í† ë¦¬ë¡œ ì´ë™)

* `src/data/*` â†’ `sim/vectors/*`
  (í…ŒìŠ¤íŠ¸ ë²¡í„° ì „ìš© í´ë”ë¡œ ì´ë™)

* `scripts/*` â†’ `scripts/*` (ê·¸ëŒ€ë¡œ)
  (ìƒì„±/ì„¸íŒ… ìŠ¤í¬ë¦½íŠ¸ëŠ” ìœ ì§€)

* `example_designs/*`, `component.xml`, `xgui/` â†’ ê·¸ëŒ€ë¡œ
  (Vivado ìë™ ìƒì„±/ë©”íƒ€ë°ì´í„°ëŠ” ìœ ì§€)

---

B) ìƒˆë¡œ ìƒê¸°ëŠ” íŒŒì¼(ì¶”ê°€) & ì—­í•   

* `rtl/axi/axi_addr_gen.sv` (AXI ì£¼ì†Œ ìƒì„±/stride, burst ê¸¸ì´ ê³„ì‚° ìœ í‹¸)
* `rtl/core/tile_orchestrator.sv` (Block/TILE/K-loop ìƒìœ„ FSM, update_A/ê²½ê³„ íƒ€ì¼ ì²˜ë¦¬)
* `rtl/core/tile_loader.sv` (A ê³ ì • + B ë¸”ë¡ ping-pong ë¡œë“œ ì œì–´)
* `rtl/core/tile_store.sv` (C íƒ€ì¼ write-back ë° ì™„ë£Œ í•¸ë“œì…°ì´í¬)
* `rtl/mem/bram_pingpong.sv` (2-bank ping-pong ë²„í¼ ë˜í¼)
* `rtl/pkg/sa_params_pkg.sv` (TILE_SIZE, BLOCK_M ë“± ì „ì—­ íŒŒë¼ë¯¸í„°)
* `rtl/pkg/axi_regs_pkg.sv` (ë ˆì§€ìŠ¤í„° ë§µ/ë¹„íŠ¸í•„ë“œ ìƒìˆ˜)
* `rtl/include/sa_defs.svh` (ê³µìš© ë§¤í¬ë¡œ/ì–´ì„¤ì…˜)
* `rtl/include/addr_map.svh` (AXI-Lite ì˜¤í”„ì…‹Â·ê¸°ë³¸ê°’)
* `pynq/call_fpga.py`, `pynq/overlay.tcl` (í˜¸ìŠ¤íŠ¸ í˜¸ì¶œ/ë³´ë“œ BD ìŠ¤í¬ë¦½íŠ¸)
* `constraints/pynq_z2.xdc` (í´ëŸ­, false-path/CDC, í•€/HPí¬íŠ¸ ì œì•½)
* `docs/*` (ì¸í„°í˜ì´ìŠ¤/ë°ì´í„°í”Œë¡œ/ë ˆì§€ìŠ¤í„° ë¬¸ì„œ)

---

C) DSP 0% â†’ DSP ì“°ë„ë¡ í•˜ëŠ” ìµœì†Œ ë³€ê²½ í¬ì¸íŠ¸  

1. **DSP ë²„ì „ PE ì¶”ê°€**: `rtl/pe/pe_int8_dsp.sv` ì‘ì„± í›„ Top íŒŒë¼ë¯¸í„° `USE_DSP`ë¡œ `pe_int8_lut`/`pe_int8_dsp` ì„ íƒ.
2. **ì—°ì‚° í•œ ë¬¸ì¥ìœ¼ë¡œ í•©ì¹˜ê¸°**:

   ```verilog
   (* use_dsp = "yes" *) always_ff @(posedge clk) begin
     // 8b â†’ 18/25b í™•ì¥ìœ¼ë¡œ DSP í­ ë§ì¶”ê¸°
     p <= $signed({{17{1'b0}}, a}) * $signed({{10{1'b0}}, b}) + c;
   end
   ```

   * DSP48E1(25Ã—18) í­ì— ì •ë ¬, MREG/AREG/BREG/PREG íŒŒì´í”„ë¼ì¸ 2~3ë‹¨ê³„.
3. **ëˆ„ì ë„ DSPë¡œ**(ì„ íƒ): MACC ëª¨ë“œ/ìºìŠ¤ì¼€ì´ë“œë¡œ ëˆ„ì ê¹Œì§€ DSP ë‚´ë¶€ ì²˜ë¦¬ â†’ LUT ê°€ì‚° ê°ì†Œ.
4. **ë¹Œë“œ ì˜µì…˜**: Synthesis â€œUse DSPâ€=Yes/Auto, `report_dsp_utilization`ë¡œ ì‚¬ìš©ëŸ‰ í™•ì¸.

---

## 7. sa_core ì—†ëŠ” íŒŒì´í”„ë¼ì¸ ì „í™˜ ê³„íš (RTL/sim ë¦¬íŒ©í„°)

ë³¸ ì„¹ì…˜ì€ ê¸°ì¡´ `sa_core` ë‚´ë¶€ FSMì— ì˜ì¡´í•˜ë˜ êµ¬ì¡°ë¥¼ íƒ€ì¼ ë‹¨ìœ„ íŒŒì´í”„ë¼ì¸(Loader/Compute/Store)ë¡œ ë¶„í•´í•˜ê³ , `rtl/`Â·`sim/` ì¬êµ¬ì„±ì— ë§ì¶˜ ê°œë°œ ìˆœì„œì™€ ì™„ë£Œ ê¸°ì¤€ì„ ì •ë¦¬í•©ë‹ˆë‹¤.

### 7.1 ìš”êµ¬ ìŠ¤í™ ìš”ì•½
- ë³´ë“œ/í´ëŸ­: PYNQâ€‘Z2, PL 100 MHz
- ì •ë°€ë„: INT8Ã—INT8 â†’ INT32 ëˆ„ì 
- ë²„ìŠ¤: AXI4â€‘Lite(ì œì–´), AXI4â€‘Full(ì½ê¸°/ì“°ê¸°)
- ìŠ¤ì¼€ì¤„: 2â€‘ë ˆë²¨ íƒ€ì¼ë§ + onâ€‘chip A ìƒì£¼(update_A) + B pingâ€‘pong ìŠ¤íŠ¸ë¦¬ë° + READ/COMPUTE/WRITE ì˜¤ë²„ë©

### 7.2 ì¸ìŠ¤í„´ìŠ¤ íŠ¸ë¦¬(ëª©í‘œ)
```
sa_engine_ip_v1_0
â””â”€ sa_core_pipeline (sa_core ì œê±° ë²„ì „)
   â”œâ”€ axi_dma_ctrl
   â”‚  â”œâ”€ axi_addr_gen (READ)
   â”‚  â””â”€ axi_addr_gen (WRITE)
   â”œâ”€ dma_read
   â”œâ”€ dma_write
   â”œâ”€ tile_orchestrator      // Blockâ†’Tileâ†’K-loop FSM, ê²½ê³„/ë§ˆìŠ¤í¬
   â”œâ”€ tile_loader            // A ìƒì£¼ + B ping-pong ë²„í¼ ì±„ì›€
   â”‚  â”œâ”€ dpram_wrapper : A_persist_buf
   â”‚  â””â”€ bram_pingpong : B_buf0 / B_buf1
   â”œâ”€ tile_compute           // 8Ã—8 ì—°ì‚° ë° K ì¶• ëˆ„ì  ì œì–´
   â”‚  â””â”€ sa_controller â†’ pe_array_8x8 (pe_int8_lut/dsp)
   â””â”€ tile_store             // C íƒ€ì¼ write-back
      â””â”€ dpram_wrapper : C_tile_buf
```

### 7.3 ë””ë ‰í† ë¦¬/íŒŒì¼ êµ¬ì¡°(í˜„í–‰)
```
sa_engine_ip_1.0/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ top/        : sa_engine_ip_v1_0.v
â”‚   â”œâ”€â”€ axi/        : axi_dma_ctrl.sv, dma_read.sv, dma_write.sv, axi_addr_gen.sv
â”‚   â”œâ”€â”€ core/       : sa_core_pipeline.sv, tile_{orchestrator,loader,compute,store}.sv (ì‹ ê·œ)
â”‚   â”œâ”€â”€ pe/         : pe_array_8x8.sv, pe_int8_{lut,dsp}.sv, sa_controller.sv, sa_PE_wrapper.sv, sa_RF.sv, X_REG.sv
â”‚   â”œâ”€â”€ mem/        : dpram_wrapper.sv, bram_pingpong.sv
â”‚   â”œâ”€â”€ pkg/        : sa_params_pkg.sv, axi_regs_pkg.sv
â”‚   â””â”€â”€ include/    : sa_defs.svh, addr_map.svh
â””â”€â”€ sim/
    â”œâ”€â”€ tb/         : sa_matmul_tb.sv, tb_tasks.svh, axi_vip_config.svh
    â”œâ”€â”€ data/       : matrix_*.hex, *.mem, golden_result.hex
    â””â”€â”€ scripts/    : generate_test_vectors.py, create_bd_with_vip.tcl, setup_sim.tcl
```

### 7.4 ë°ì´í„°í”Œë¡œ(ì˜ì‚¬ì½”ë“œ)
```
if (update_A)  load A_block â†’ A_persist_buf
for col_blk in 0..M step BLOCK_M:
  preload B_block into ping-pong
  for i in 0..N step TILE_SIZE:
    for j in col_blk..col_blk+BLOCK_M step TILE_SIZE:
      clear C_tile
      for k in 0..K step TILE_SIZE:
        load A_tile (from A_persist_buf)
        load B_tile (from ping-pong)
        compute 8Ã—8 tile (K-TILE accumulate, II=1)
      store C_tile (burst write)
```

### 7.5 ì‘ì—… ìˆœì„œ(ìŠ¤í…ë³„, ì‘ì€ ë‹¨ìœ„)
1) íŒ¨í‚¤ì§€/í—¤ë” í™•ì •: `sa_params_pkg.sv`, `axi_regs_pkg.sv`, `addr_map.svh`, `sa_defs.svh`ì— íŒŒë¼ë¯¸í„°Â·ì˜¤í”„ì…‹Â·ë§¤í¬ë¡œ ì •ì˜  [ì™„ë£Œ]
2) ìŠ¤í… í¬íŠ¸ í™•ì •: `tile_*`, `axi_addr_gen`, `bram_pingpong`, `pe_*`ì˜ ì…ì¶œë ¥Â·í•¸ë“œì…°ì´í¬ë§Œ ì •ì˜(ê¸°ëŠ¥ ì—†ì´ ì»´íŒŒì¼ ê°€ëŠ¥)  [ì™„ë£Œ]
3) ì£¼ì†Œ ìƒì„±ê¸°: `axi_addr_gen.sv`ì— base/stride/ì—°ì† ë²„ìŠ¤íŠ¸(`ARLEN/AWLEN`) ê³„ì‚°(4B ì •ë ¬Â·ê²½ê³„ ê³ ë ¤)  [ì™„ë£Œ]
4) í•‘í ë²„í¼: `bram_pingpong.sv` ë”ë¸”ë²„í¼ êµ¬í˜„(ì±„ì›€/ì†Œë¹„ req/done, `bank_sel`)  [ì™„ë£Œ]
5) ë¡œë”: `tile_loader.sv`ì—ì„œ `axi_dma_ctrl`/`dma_read` ì—°ë™, A ìƒì£¼Â·B ping-pong ì±„ì›€, ê²½ê³„ ë§ˆìŠ¤í¬ ìƒì„±  [ì‘ì—…ì¤‘]
6) PE ì„ íƒ: `pe_int8_{lut,dsp}.sv`ì™€ `pe_array_8x8.sv` êµ¬í˜„, `USE_DSP` íŒŒë¼ë¯¸í„° ë„ì…
7) ì»´í“¨íŠ¸: `tile_compute.sv`ì—ì„œ Kâ€‘loop ëˆ„ì Â·íŒŒì´í”„ ë”œë ˆì´ ë³´ì •, ê²½ê³„ zeroâ€‘pad/mask
8) ìŠ¤í† ì–´: `tile_store.sv`ì—ì„œ C íƒ€ì¼ ë²„í¼â†’`dma_write` ì—°ì† ë²„ìŠ¤íŠ¸ ì•„ì›ƒ
9) ì˜¤ì¼€ìŠ¤íŠ¸ë ˆì´í„°: `tile_orchestrator.sv` Blockâ†’Tileâ†’K FSM, ì´ˆê¸° ë¹„â€‘ì˜¤ë²„ë©â†’ì˜¤ë²„ë© í™•ì¥
10) íŒŒì´í”„ë¼ì¸ í†µí•©: `sa_core_pipeline.sv`ì—ì„œ ì‹ ê·œ `tile_*`ì™€ DMAë¥¼ ì§ì ‘ ë°°ì„ (ê¸°ì¡´ ê²½ë¡œëŠ” íŒŒë¼ë¯¸í„°ë¡œ ë³´ì¡´)
11) TB ë³´ê°•: ì‹ ê·œ ë ˆì§€ìŠ¤í„° ì‹œí€€ìŠ¤(update_A/N/K/M/stride)ì™€ ê²½ê³„ ì¼€ì´ìŠ¤(13Ã—13 ë“±) ì¶”ê°€
12) í•©ì„±/ë¦¬í¬íŠ¸: `USE_DSP=1`ë¡œ í•©ì„± í›„ DSP ì‚¬ìš©ë¥ /íƒ€ì´ë° í™•ì¸

### 7.6 ë ˆì§€ìŠ¤í„° ë§µ(ìš”ì•½)
- CONTROL(0x00): `start[0]`, `update_A[1]`, `irq_en[2]`
- STATUS(0x04): `busy[0]`, `done[1]`, `error[2]`
- `N(0x08)`, `K(0x0C)`, `M(0x10)`
- `TILE_SIZE(0x14)`, `BLOCK_M(0x18)`
- `base_A(0x1C)`, `base_B(0x20)`, `base_C(0x24)`
- ì˜µì…˜: `stride_A(0x28)`, `stride_B(0x2C)`, `stride_C(0x30)`, perf(`burst_cnt`, `stall_cycles`)

### 7.7 ì™„ë£Œ ê¸°ì¤€
- ì‹œë®¬: 8Ã—8Â·16Ã—16 golden match, READ/COMPUTE/WRITE ì˜¤ë²„ë© íŒŒí˜•/ë²„ìŠ¤íŠ¸ ë¡œê·¸ í™•ì¸
- í•©ì„±: ë¹Œë“œ ì„±ê³µ, `USE_DSP=1`ì—ì„œ DSP ì‚¬ìš©ë¥  > 0%
- ê¸°ëŠ¥: `update_A=1`ì—ì„œ A ì¬ë¡œë“œ ì—†ì´ ë°˜ë³µ í˜¸ì¶œ ì •ìƒ

### 7.8 DistilBERT ê¸°ì¤€ ì»¨í…ìŠ¤íŠ¸ & ìš”êµ¬ì‚¬í•­
- ë³´ë“œ/ë²„ìŠ¤/ì •ë°€ë„
  - PYNQ-Z2 (XC7Z020), PL 100 MHz
  - AXI4-Lite(ì œì–´) + AXI4-Full(ì½ê¸°/ì“°ê¸°), ë°ì´í„°í­ 32b(=4 B/beat)
  - INT8Ã—INT8 â†’ INT32 ëˆ„ì , TILE_SIZE T=8 (8Ã—8 ì‹œì†Œë¦­ ê³ ì •)
- íƒ€ê¹ƒ í–‰ë ¬ê³±(ë°˜ë“œì‹œ ì§€ì›)
  - DistilBERT FFN: A 64Ã—768, B 768Ã—3072, C 64Ã—3072
  - Sanity: (8Ã—8)Ã—(8Ã—8), (16Ã—16)Ã—(16Ã—16, ê²½ê³„ ì—†ìŒ), (13Ã—13)Ã—(13Ã—13, ê²½ê³„ íƒ€ì¼)
- íƒ€ì¼/ë°ì´í„°í”Œë¡œ ë¶ˆë³€ ì¡°ê±´
  - 2â€‘ë ˆë²¨: columnâ€‘block(BLOCK_M) â†’ (i,j) tile(8Ã—8) â†’ Kâ€‘tile(8) ëˆ„ì 
  - A fullâ€‘persist: jâ€‘block ë™ì•ˆ onâ€‘chip ìƒì£¼(ê°€ëŠ¥ ì‹œ A ì „ì²´ 64Ã—768â‰ˆ49,152 B ìƒì£¼)
  - B pingâ€‘pong: `B_buf0/1` ë”ë¸”ë²„í¼ë¡œ READâ†”COMPUTE ì˜¤ë²„ë©
  - C writeâ€‘back: 8Ã—8 INT32 = 256 B = 16â€‘beatÃ—4 ì—°ì† ë²„ìŠ¤íŠ¸
  - AXI ì •ì±…(V1): INCR, ARSIZE/AWSIZE=2, ARLEN/AWLEN=15(16â€‘beat), base 4B ì •ë ¬
- íƒ€ì¼ ë°”ì´íŠ¸(T=8, AXI32b)
  - A_tile 64 B(=16â€‘beatÃ—1), B_tile 64 B(=16â€‘beatÃ—1), C_tile 256 B(=16â€‘beatÃ—4)
- DistilBERT ì •í™• ì¹´ìš´íŠ¸(N=64, K=768, M=3072, T=8)
  - iâ€‘tiles=8, kâ€‘tiles=96, jâ€‘tiles=384
  - A fullâ€‘persist: ì´ Aâ€‘reads = 8Ã—96=768 bursts(ê° 64 B) â†’ 49,152 B
  - B iâ€‘reuse: ì´ Bâ€‘reads = 384Ã—96=36,864 bursts(ê° 64 B) â†’ 2,359,296 B
  - C writes: íƒ€ì¼ 8Ã—384=3,072ê°œ Ã—4 bursts = 12,288 bursts â†’ 786,432 B
  - ë¡œê·¸/ì¹´ìš´í„°ë¡œ ìœ„ burst ê°œìˆ˜Â·ì´ bytes ì¼ì¹˜ ê²€ì¦ í•„ìˆ˜ (B ì¬ì‚¬ìš© ë¯¸êµ¬í˜„ ì‹œ íŠ¸ë˜í”½ 8ë°° ì¦ê°€)
- ì–´ë“œë ˆì‹±(rowâ€‘major, ë°”ì´íŠ¸ stride)
  - stride_A_row=KÃ—1, stride_A_col=1; stride_B_row=MÃ—1, stride_B_col=1; stride_C_row=MÃ—4, stride_C_col=4
  - A_tile_base = base_A + (i0*T)*stride_A_row + (k0*T)*stride_A_col
  - B_tile_base = base_B + (k0*T)*stride_B_row + (j0*T)*stride_B_col
  - C_tile_base = base_C + (i0*T)*stride_C_row + (j0*T)*stride_C_col
- (i0,j0) íƒ€ì¼ë‹¹ ìŠ¤ì¼€ì¤„(ìš”ì§€)
  - for k0 in 0..Kâ€‘1 step 8: A_tile(ìƒì£¼/í•„ìš” ì‹œ 64B read), B_tile(64B read, iâ€‘tiles ì¬ì‚¬ìš©), ëˆ„ì  compute
  - ì™„ë£Œ í›„ C_tile 256Bë¥¼ 16â€‘beatÃ—4ë¡œ writeâ€‘back
- ëª¨ë“ˆ/ì¸í„°í˜ì´ìŠ¤(ìš”ì•½, sa_core ì—†ìŒ)
  - tile_orchestrator: jâ€‘blockâ†’iâ†’jâ†’k ìˆœíšŒ, A fullâ€‘persist/B iâ€‘reuse ê°•ì œ
  - tile_loader: A bulk/íƒ€ì¼ ë¡œë“œ, B íƒ€ì¼ë³„ ë¡œë“œ, pingâ€‘pong ìš´ìš©, addr_gen êµ¬ë™
  - tile_compute: 8Ã—8 SA êµ¬ë™, Kâ€‘loop ëˆ„ì , ê²½ê³„ ë§ˆìŠ¤í¬(13Ã—13 ë“±)
  - tile_store: C_tile 4Ã—16â€‘beat write
  - axi_addr_gen: V1 ê³ ì • 16â€‘beat ì²­ì»¤(4B align), ì…ë ¥(base, bytes_total)â†’{addr,len=15} ì‹œí€€ìŠ¤, V2 ë¶€ë¶„ ë²„ìŠ¤íŠ¸
- í…ŒìŠ¤íŠ¸ ë§¤íŠ¸ë¦­ìŠ¤(ìˆœì°¨ ì‹¤í–‰)
  - Caseâ€‘A (8Ã—8)Ã—(8Ã—8): A/B ê° 1Ã—read, C 4Ã—write â†’ ì´ 6 bursts
  - Caseâ€‘B (16Ã—16)Ã—(16Ã—16): íƒ€ì¼4ê°œÃ—(A2+B2+C4) â†’ ì´ 32 bursts
  - Caseâ€‘C (13Ã—13)Ã—(13Ã—13): V1 padding ì‹œ Caseâ€‘Bì™€ ë™ì¼ íŒ¨í„´
  - DistilBERT (64Ã—768)Ã—(768Ã—3072): A 768, B 36,864, C 12,288 bursts
- ì œì•½
  - `sa_core.sv` ì‹ ê·œ ìƒì„± ê¸ˆì§€. `sa_core_pipeline` ì•„ë˜ì— `tile_*` ì§ì ‘ ë°°ì„ 
  - 8Ã—8 PEëŠ” ê¸°ì¡´ êµ¬í˜„ ìœ ì§€, `pe_int8_dsp.sv`ëŠ” `USE_DSP` íŒŒë¼ë¯¸í„°ë¡œ ì„ íƒ

### 7.9 BRAM Strategy (KB, ìµœì¢… í™•ì •: B ë¸”ë¡ ë”ë¸”ë²„í¼ + C ë”ë¸”ë²„í¼)
- ë‹¨ìœ„: KB = 1000 Bytes (SI). B=Byte, b=bit.
- A/B/C ë²„í¼ í¬ê¸°(ê³ ì • íŒŒë¼ë¯¸í„°)
  - A persist(ì „ì²´): 64Ã—768 B = 49.152 KB
  - C íƒ€ì¼ ë”ë¸”ë²„í¼: 256 B Ã—2 = 0.512 KB
- B ë¸”ë¡ ìƒì£¼(V2, ë”ë¸”ë²„í¼) â€” ì—´ ë¸”ë¡ í­ = `BLOCK_M`
  - B ë¸”ë¡(ë”ë¸”): 1.536Ã—`BLOCK_M` KB  (K=768 â†’ 768Ã—BLOCK_M/1000Ã—2)
  - ì´í•©(ìµœì¢… ì±„íƒ): 49.152 + (1.536Ã—`BLOCK_M`) + 0.512 = 49.664 + 1.536Ã—`BLOCK_M` KB
  - ë³´ë“œ ìš©ëŸ‰: 630 KB (ë¬¸ì„œ ê¸°ì¤€)
  - ì˜ˆ) `BLOCK_M=256` â†’ ì´í•© = 49.664 + 393.216 = 442.880 KB
    â€¢ ì—¬ìœ  ìš©ëŸ‰ = 630 âˆ’ 442.880 â‰ˆ 187.120 KB (â‰ˆ30% ì—¬ìœ )
- ë¹„ê³ 
  - BëŠ” â€œë¸”ë¡ ë‹¨ìœ„ pingâ€‘pong(ë”ë¸”ë²„í¼)â€ë¡œ bank0/bank1ì— êµëŒ€ë¡œ ìƒì£¼.
  - CëŠ” â€œíƒ€ì¼ ë‹¨ìœ„ pingâ€‘pong(ë”ë¸”ë²„í¼)â€ë¡œ ì—°ì‚°/ì €ì¥ì„ ì˜¤ë²„ë©.
  - AëŠ” ì „ì—­ ìƒì£¼(DPRAM)ë¡œ jâ€‘block ì „ êµ¬ê°„ì—ì„œ ì¬ì‚¬ìš©.

### 7.10 ìœ ë‹› í…ŒìŠ¤íŠ¸(ëª¨ë“ˆ ë‹¨ìœ„)
- ì£¼ì†Œ ìƒì„±ê¸°: `sim/tb/unit/tb_axi_addr_gen.sv`  [PASS]
  - S1: 64B 1ë²„ìŠ¤íŠ¸, S2: 256B 4ë²„ìŠ¤íŠ¸, S3: ë°±í”„ë ˆì…”, S4: 0B
- BRAM pingpong: `sim/tb/unit/tb_bram_pingpong.sv`  [PASS]
  - B ë¸”ë¡ ëª¨ë“œ(ì™¸ë¶€ commit) ê¸°ë³¸/ì˜¤ë²„ë©, C íƒ€ì¼ ëª¨ë“œ(ë‚´ë¶€ ì¹´ìš´íŒ…)

---

**End of Document**

Last Updated: 2025-11-07  
Version: 2.2  
Author: Jimin Hwang  
Project: Chung-Ang University Capstone Design
