$date
	Mon Jul  3 12:29:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module modNcntr_tb $end
$var wire 4 ! q_bar [3:0] $end
$var wire 4 " q [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 4 % q [3:0] $end
$var wire 4 & q_bar [3:0] $end
$var reg 4 ' counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1111 &
b0 %
1$
1#
b0 "
b1111 !
$end
#5
0$
0#
#10
b1110 !
b1110 &
b1 "
b1 %
b1 '
1#
#15
0#
#20
b1101 !
b1101 &
b10 "
b10 %
b10 '
1#
#25
0#
#30
b1100 !
b1100 &
b11 "
b11 %
b11 '
1#
#35
0#
#40
b1011 !
b1011 &
b100 "
b100 %
b100 '
1#
#45
0#
#50
b1010 !
b1010 &
b101 "
b101 %
b101 '
1#
#55
0#
#60
b1001 !
b1001 &
b110 "
b110 %
b110 '
1#
#65
0#
#70
b1000 !
b1000 &
b111 "
b111 %
b111 '
1#
#75
0#
#80
b111 !
b111 &
b1000 "
b1000 %
b1000 '
1#
#85
0#
#90
b110 !
b110 &
b1001 "
b1001 %
b1001 '
1#
#95
0#
#100
b101 !
b101 &
b1010 "
b1010 %
b1010 '
1#
#105
0#
#110
b100 !
b100 &
b1011 "
b1011 %
b1011 '
1#
#115
0#
#120
b11 !
b11 &
b1100 "
b1100 %
b1100 '
1#
#125
0#
#130
b10 !
b10 &
b1101 "
b1101 %
b1101 '
1#
#135
0#
#140
b1 !
b1 &
b1110 "
b1110 %
b1110 '
1#
#145
0#
#150
b0 !
b0 &
b1111 "
b1111 %
b1111 '
1#
#155
0#
#160
b1111 !
b1111 &
b0 "
b0 %
b0 '
1#
#165
0#
#170
b1110 !
b1110 &
b1 "
b1 %
b1 '
1#
#175
0#
#180
b1101 !
b1101 &
b10 "
b10 %
b10 '
1#
#185
0#
#190
b1100 !
b1100 &
b11 "
b11 %
b11 '
1#
#195
0#
#200
b1011 !
b1011 &
b100 "
b100 %
b100 '
1#
#205
0#
