Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 13:40:39 2025
| Host         : zx970 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
| Design       : GPIO_demo
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 51
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-16 | Warning  | Large setup violation         | 33     |
| TIMING-18 | Warning  | Missing input or output delay | 18     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -17.260 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -17.572 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -17.726 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -17.918 ns between Inst_vga_ctrl/angle_counter_reg_rep[2]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -17.958 ns between Inst_vga_ctrl/angle_counter_reg_rep[2]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -17.980 ns between Inst_vga_ctrl/angle_counter_reg_rep[2]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.195 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_green_reg_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.346 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.396 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_blue_reg_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.481 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_red_reg_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.528 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.564 ns between Inst_vga_ctrl/h_cntr_reg_dly_reg[1]/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -20.184 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -20.975 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -21.282 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -21.880 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -23.825 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -23.825 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -23.825 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -23.825 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/char_index_reg_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.845 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/is_in_text_area_reg_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.938 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.974 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.010 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_x_orig_reg_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.384 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.386 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.386 ns between Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]_replica/C (clocked by clk_out1_clk_wiz_0) and Inst_vga_ctrl/pixel_y_orig_reg_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BTN[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on BTN[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on UART_TXD relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


