<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86RegisterBankInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86RegisterBankInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86RegisterBankInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- X86RegisterBankInfo ---------------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file declares the targeting of the RegisterBankInfo class for X86.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="X86RegisterBankInfo_8h.html#a8bdaaf8253971d9243f96a6f2bf6eda5">   18</a></span>&#160;<span class="preprocessor">#define GET_REGBANK_DECLARATIONS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>LLT;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html">   25</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html">X86GenRegisterBankInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="X86RegisterBankInfo_8h.html#ac2766f078fe28daefc06a8f6b21d9057">   27</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_CLASS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="X86RegisterBankInfo_8h.html#aa5d7cf3bd046d4879f1e0e220c189510">   29</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_INFO_CLASS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterBankInfo.def&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#aa4f524688c3a17252df313b3f2639c05">   32</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aa4f524688c3a17252df313b3f2639c05">PartMappings</a>[];</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#acf5abccca6e8d0221cc2a1e19d0cf73b">   33</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#acf5abccca6e8d0221cc2a1e19d0cf73b">ValMappings</a>[];</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">   34</a></span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b">   35</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">PartialMappingIdx</a> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty, <span class="keywordtype">bool</span> isFP);</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eac4b7f35fc0e8e350f0450f038873620b">   36</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea1c4eb0d6cdcfc0d1a850089869deb2c5">   37</a></span>&#160;  <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">getValueMapping</a>(<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">PartialMappingIdx</a> Idx, <span class="keywordtype">unsigned</span> NumOperands);</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea2eb2cc4a2054db95163a4314d8f76e77">   38</a></span>&#160;};</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea5e43befd806a6206c7a8a1eb7dd74028">   39</a></span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea8295b519e55e50f7565da4b34180f902">   40</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">   41</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eabdd3a87fb544ccea6a4fb1426442bb88">   42</a></span>&#160;<span class="comment">/// This class provides the information for the target register banks.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaac2ead4ec2d624805c94759d0846afb6">   43</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1X86RegisterBankInfo.html">X86RegisterBankInfo</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html">X86GenRegisterBankInfo</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Get an instruction mapping.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// \return An InstructionMappings with a statically allocated</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// OperandsMapping.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;getSameOperandsMapping(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                                   <span class="keywordtype">bool</span> isFP) <span class="keyword">const</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// Track the bank of each instruction operand(register)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  getInstrPartialMappingIdxs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <span class="keywordtype">bool</span> isFP,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;PartialMappingIdx&gt;</a> &amp;OpRegBankIdx);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Construct the instruction ValueMapping from PartialMappingIdxs</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// \return true if mapping succeeded.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  getInstrValueMapping(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;PartialMappingIdx&gt;</a> &amp;OpRegBankIdx,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const ValueMapping *&gt;</a> &amp;OpdsMapping);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1X86RegisterBankInfo.html">X86RegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#ad811f6f1baffbba4c3c1f363c8a4b902">getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                             <a class="code" href="classllvm_1_1LLT.html">LLT</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816">   71</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">getInstrAlternativeMappings</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816af14cc02081c54b4c9f8bf7b47ffe1e64">   72</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ac13dff4b7b8ee3f73158722101b6d70f">   73</a></span>&#160;<span class="comment">  /// See RegisterBankInfo::applyMapping.</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816acb119b8c604fdb8bc017316356ecc697">   74</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">applyMappingImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const override</span>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a8b57a20c1d93856df4a908572eeae10b">   75</a></span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a81c95c68f0e80172503d2844e405cb82">   76</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816af159f135e2bc5a9aa91b193c75ca7719">   77</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ae4217efdbeb553f67245e1002b39aa84">   78</a></span>&#160;};</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a2d906130c23d84c336491499b6202007">   79</a></span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ad0c01a390e60260250d28d90fc4975ed">   80</a></span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ac109a3a02b152eae23365886cb0de5b1">   81</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_acf5abccca6e8d0221cc2a1e19d0cf73b"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#acf5abccca6e8d0221cc2a1e19d0cf73b">llvm::X86GenRegisterBankInfo::ValMappings</a></div><div class="ttdeci">static RegisterBankInfo::ValueMapping ValMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00033">X86RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00043">X86RegisterBankInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_aaadb7604e022e2f941fb64bb66231ff6"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">llvm::X86GenRegisterBankInfo::getPartialMappingIdx</a></div><div class="ttdeci">static PartialMappingIdx getPartialMappingIdx(const LLT &amp;Ty, bool isFP)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00066">X86RegisterBankInfo.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a15cd6ddf4411806df48b6b70a137571c"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">llvm::X86GenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx Idx, unsigned NumOperands)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a3f495e9cf115e5d32f21d729c46a484e"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">virtual const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00406">RegisterBankInfo.cpp:406</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">llvm::RegisterBankInfo::PartialMapping</a></div><div class="ttdoc">Helper struct that represents how a value is partially mapped into a register. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00048">RegisterBankInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00025">X86RegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835e"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">llvm::X86GenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00033">X86RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_aa4f524688c3a17252df313b3f2639c05"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#aa4f524688c3a17252df313b3f2639c05">llvm::X86GenRegisterBankInfo::PartMappings</a></div><div class="ttdeci">static RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00032">X86RegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00144">RegisterBankInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a387a01de67bc34f9314fedd9cc3177c6"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">virtual void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdoc">See applyMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00567">RegisterBankInfo.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ad811f6f1baffbba4c3c1f363c8a4b902"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ad811f6f1baffbba4c3c1f363c8a4b902">llvm::RegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">virtual const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT Ty) const</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00603">RegisterBankInfo.h:603</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:16 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
