<stg><name>PE<2, 3></name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="28" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:0  %local_prev_V_0_0_0355 = alloca float

]]></Node>
<StgValue><ssdm name="local_prev_V_0_0_0355"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:1  %local_U_tmp_0_1_0356 = alloca float

]]></Node>
<StgValue><ssdm name="local_U_tmp_0_1_0356"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp = alloca float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_724 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_725 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_726 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_727 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_728 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_729 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_730 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_731 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_732 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0410_0 = phi i4 [ 2, %0 ], [ %c2_V, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="p_0410_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln315 = icmp eq i4 %p_0410_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln315, label %4, label %hls_label_63_begin

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_63_begin:11  %icmp_ln879 = icmp eq i4 %p_0410_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_63_begin:14  br i1 %icmp_ln879, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.branch61_crit_edge:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="!3"/>
<literal name="p_0410_0" val="!4"/>
<literal name="p_0410_0" val="!5"/>
<literal name="p_0410_0" val="!6"/>
<literal name="p_0410_0" val="!7"/>
<literal name="p_0410_0" val="!8"/>
<literal name="p_0410_0" val="!9"/>
<literal name="p_0410_0" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %branch61

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_63_end:1  %c2_V = add i4 %p_0410_0, 1

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
hls_label_63_begin:0  %local_prev_V_0_0_0355_load = load float* %local_prev_V_0_0_0355

]]></Node>
<StgValue><ssdm name="local_prev_V_0_0_0355_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
hls_label_63_begin:1  %local_U_tmp_0_1_0356_load = load float* %local_U_tmp_0_1_0356

]]></Node>
<StgValue><ssdm name="local_U_tmp_0_1_0356_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_63_begin:4  %tmp_733 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_63_begin:5  %add_ln323 = add i4 %p_0410_0, -2

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_63_begin:6  %icmp_ln323 = icmp eq i4 %add_ln323, 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:7  %select_ln323 = select i1 %icmp_ln323, float %tmp_733, float %local_prev_V_0_0_0355_load

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_63_begin:8  %tmp_735 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:9  %select_ln333 = select i1 %icmp_ln323, float %tmp_735, float %local_U_tmp_0_1_0356_load

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:10  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_735)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:12  store float %select_ln333, float* %local_U_tmp_0_1_0356

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:13  store float %select_ln323, float* %local_prev_V_0_0_0355

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %icmp_ln341 = icmp eq i4 %p_0410_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %icmp_ln341_178 = icmp eq i4 %p_0410_0, 5

]]></Node>
<StgValue><ssdm name="icmp_ln341_178"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:13  %icmp_ln341_179 = icmp eq i4 %p_0410_0, 6

]]></Node>
<StgValue><ssdm name="icmp_ln341_179"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:15  %icmp_ln341_180 = icmp eq i4 %p_0410_0, 7

]]></Node>
<StgValue><ssdm name="icmp_ln341_180"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:17  %icmp_ln341_181 = icmp eq i4 %p_0410_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln341_181"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:19  %icmp_ln341_182 = icmp eq i4 %p_0410_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln341_182"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:21  %icmp_ln341_183 = icmp eq i4 %p_0410_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln341_183"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:23  %icmp_ln341_184 = icmp eq i4 %p_0410_0, 3

]]></Node>
<StgValue><ssdm name="icmp_ln341_184"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
_ifconv:25  switch i4 %p_0410_0, label %branch69 [
    i4 3, label %_ifconv.branch61_crit_edge
    i4 4, label %branch62
    i4 5, label %branch63
    i4 6, label %branch64
    i4 7, label %branch65
    i4 -8, label %branch66
    i4 -7, label %branch67
    i4 -6, label %branch68
  ]

]]></Node>
<StgValue><ssdm name="switch_ln341"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:29  %icmp_ln891 = icmp ugt i4 %p_0410_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch61:30  br i1 %icmp_ln891, label %3, label %hls_label_63_end

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="97" st_id="14" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %local_L_tmp_0_0_0357_load = load float* %tmp

]]></Node>
<StgValue><ssdm name="local_L_tmp_0_0_0357_load"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341" val="1"/>
<literal name="icmp_ln341_178" val="0"/>
<literal name="icmp_ln341_179" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_724_load = load float* %tmp_724

]]></Node>
<StgValue><ssdm name="tmp_724_load"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_178" val="1"/>
<literal name="icmp_ln341_179" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %tmp_725_load = load float* %tmp_725

]]></Node>
<StgValue><ssdm name="tmp_725_load"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_179" val="1"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_726_load = load float* %tmp_726

]]></Node>
<StgValue><ssdm name="tmp_726_load"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_180" val="1"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_727_load = load float* %tmp_727

]]></Node>
<StgValue><ssdm name="tmp_727_load"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_181" val="1"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %tmp_728_load = load float* %tmp_728

]]></Node>
<StgValue><ssdm name="tmp_728_load"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_182" val="1"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %tmp_729_load = load float* %tmp_729

]]></Node>
<StgValue><ssdm name="tmp_729_load"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_183" val="1"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7  %tmp_730_load = load float* %tmp_730

]]></Node>
<StgValue><ssdm name="tmp_730_load"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341" val="0"/>
<literal name="icmp_ln341_178" val="0"/>
<literal name="icmp_ln341_179" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_731_load = load float* %tmp_731

]]></Node>
<StgValue><ssdm name="tmp_731_load"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_178" val="0"/>
<literal name="icmp_ln341_179" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_736 = select i1 %icmp_ln341, float %tmp_724_load, float %tmp_731_load

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_179" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_737 = select i1 %icmp_ln341_178, float %tmp_725_load, float %tmp_736

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_180" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %tmp_738 = select i1 %icmp_ln341_179, float %tmp_726_load, float %tmp_737

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_181" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_739 = select i1 %icmp_ln341_180, float %tmp_727_load, float %tmp_738

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_182" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_740 = select i1 %icmp_ln341_181, float %tmp_728_load, float %tmp_739

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_183" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_741 = select i1 %icmp_ln341_182, float %tmp_729_load, float %tmp_740

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln341_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %tmp_742 = select i1 %icmp_ln341_183, float %tmp_730_load, float %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %tmp_743 = select i1 %icmp_ln341_184, float %local_L_tmp_0_0_0357_load, float %tmp_742

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch68:0  store float %tmp_743, float* %tmp_731

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch67:0  store float %tmp_743, float* %tmp_730

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch66:0  store float %tmp_743, float* %tmp_729

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch65:0  store float %tmp_743, float* %tmp_728

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch64:0  store float %tmp_743, float* %tmp_727

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch63:0  store float %tmp_743, float* %tmp_726

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch62:0  store float %tmp_743, float* %tmp_725

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.branch61_crit_edge:0  store float %tmp_743, float* %tmp_724

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="p_0410_0" val="!3"/>
<literal name="p_0410_0" val="!4"/>
<literal name="p_0410_0" val="!5"/>
<literal name="p_0410_0" val="!6"/>
<literal name="p_0410_0" val="!7"/>
<literal name="p_0410_0" val="!8"/>
<literal name="p_0410_0" val="!9"/>
<literal name="p_0410_0" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch69:0  store float %tmp_743, float* %tmp_732

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store float %tmp_79, float* %tmp

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_79)

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:0  %local_L_tmp_0_0_0357_load9 = load float* %tmp

]]></Node>
<StgValue><ssdm name="local_L_tmp_0_0_0357_load9"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:1  %tmp_724_load_1 = load float* %tmp_724

]]></Node>
<StgValue><ssdm name="tmp_724_load_1"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:2  %tmp_725_load_1 = load float* %tmp_725

]]></Node>
<StgValue><ssdm name="tmp_725_load_1"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:3  %tmp_726_load_1 = load float* %tmp_726

]]></Node>
<StgValue><ssdm name="tmp_726_load_1"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:4  %tmp_727_load_1 = load float* %tmp_727

]]></Node>
<StgValue><ssdm name="tmp_727_load_1"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:5  %tmp_728_load_1 = load float* %tmp_728

]]></Node>
<StgValue><ssdm name="tmp_728_load_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:6  %tmp_729_load_1 = load float* %tmp_729

]]></Node>
<StgValue><ssdm name="tmp_729_load_1"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:7  %tmp_730_load_1 = load float* %tmp_730

]]></Node>
<StgValue><ssdm name="tmp_730_load_1"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:8  %tmp_731_load_1 = load float* %tmp_731

]]></Node>
<StgValue><ssdm name="tmp_731_load_1"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch61:9  %tmp_732_load = load float* %tmp_732

]]></Node>
<StgValue><ssdm name="tmp_732_load"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:10  %select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0357_load9, float %tmp_732_load

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:11  %icmp_ln343 = icmp eq i4 %add_ln323, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:12  %select_ln343_217 = select i1 %icmp_ln343, float %tmp_724_load_1, float %select_ln343

]]></Node>
<StgValue><ssdm name="select_ln343_217"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:13  %icmp_ln343_176 = icmp eq i4 %add_ln323, 2

]]></Node>
<StgValue><ssdm name="icmp_ln343_176"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:14  %select_ln343_218 = select i1 %icmp_ln343_176, float %tmp_725_load_1, float %select_ln343_217

]]></Node>
<StgValue><ssdm name="select_ln343_218"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:15  %icmp_ln343_177 = icmp eq i4 %add_ln323, 3

]]></Node>
<StgValue><ssdm name="icmp_ln343_177"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:16  %select_ln343_219 = select i1 %icmp_ln343_177, float %tmp_726_load_1, float %select_ln343_218

]]></Node>
<StgValue><ssdm name="select_ln343_219"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:17  %icmp_ln343_178 = icmp eq i4 %add_ln323, 4

]]></Node>
<StgValue><ssdm name="icmp_ln343_178"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:18  %select_ln343_220 = select i1 %icmp_ln343_178, float %tmp_727_load_1, float %select_ln343_219

]]></Node>
<StgValue><ssdm name="select_ln343_220"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:19  %icmp_ln343_179 = icmp eq i4 %add_ln323, 5

]]></Node>
<StgValue><ssdm name="icmp_ln343_179"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:20  %select_ln343_221 = select i1 %icmp_ln343_179, float %tmp_728_load_1, float %select_ln343_220

]]></Node>
<StgValue><ssdm name="select_ln343_221"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:21  %icmp_ln343_180 = icmp eq i4 %add_ln323, 6

]]></Node>
<StgValue><ssdm name="icmp_ln343_180"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:22  %select_ln343_222 = select i1 %icmp_ln343_180, float %tmp_729_load_1, float %select_ln343_221

]]></Node>
<StgValue><ssdm name="select_ln343_222"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:23  %icmp_ln343_181 = icmp eq i4 %add_ln323, 7

]]></Node>
<StgValue><ssdm name="icmp_ln343_181"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:24  %select_ln343_223 = select i1 %icmp_ln343_181, float %tmp_730_load_1, float %select_ln343_222

]]></Node>
<StgValue><ssdm name="select_ln343_223"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch61:25  %icmp_ln343_182 = icmp eq i4 %add_ln323, -8

]]></Node>
<StgValue><ssdm name="icmp_ln343_182"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch61:26  %select_ln343_224 = select i1 %icmp_ln343_182, float %tmp_731_load_1, float %select_ln343_223

]]></Node>
<StgValue><ssdm name="select_ln343_224"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="154" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:27  %tmp_s = fmul float %select_ln343_224, %tmp_735

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:27  %tmp_s = fmul float %select_ln343_224, %tmp_735

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:27  %tmp_s = fmul float %select_ln343_224, %tmp_735

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="157" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:27  %tmp_s = fmul float %select_ln343_224, %tmp_735

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="160" st_id="23" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="161" st_id="24" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="162" st_id="25" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="163" st_id="26" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="164" st_id="27" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:28  %tmp_33 = fsub float %tmp_733, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_63_begin:2  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str210)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_63_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln316"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_33)

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_63_end

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_63_end:0  %empty_497 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str210, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
hls_label_63_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
