

================================================================
== Vitis HLS Report for 'aes_return_Pipeline_subBytes_label0_subBytes_label7'
================================================================
* Date:           Fri Jun 17 13:15:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.355 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.760 us|  0.760 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- subBytes_label0_subBytes_label7  |       17|       17|         3|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      24|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      24|     143|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln187_1_fu_108_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln187_fu_120_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln188_fu_175_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln189_fu_164_p2       |         +|   0|  0|  12|           4|           4|
    |icmp_ln187_fu_102_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln188_fu_126_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln187_1_fu_140_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln187_fu_132_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  71|          26|          23|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_fu_46                                |   9|          2|    3|          6|
    |indvar_flatten7_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |  1|   0|    1|          0|
    |i_fu_46                            |  3|   0|    3|          0|
    |indvar_flatten7_fu_50              |  5|   0|    5|          0|
    |j_fu_42                            |  3|   0|    3|          0|
    |pArray_addr_reg_235                |  4|   0|    4|          0|
    |pArray_addr_reg_235_pp0_iter1_reg  |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 24|   0|   24|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  aes_return_Pipeline_subBytes_label0_subBytes_label7|  return value|
|pArray_address0  |  out|    4|   ap_memory|                                               pArray|         array|
|pArray_ce0       |  out|    1|   ap_memory|                                               pArray|         array|
|pArray_we0       |  out|    1|   ap_memory|                                               pArray|         array|
|pArray_d0        |  out|   32|   ap_memory|                                               pArray|         array|
|pArray_address1  |  out|    4|   ap_memory|                                               pArray|         array|
|pArray_ce1       |  out|    1|   ap_memory|                                               pArray|         array|
|pArray_q1        |   in|   32|   ap_memory|                                               pArray|         array|
|S_address0       |  out|    8|   ap_memory|                                                    S|         array|
|S_ce0            |  out|    1|   ap_memory|                                                    S|         array|
|S_q0             |   in|    8|   ap_memory|                                                    S|         array|
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten7"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7" [src/aes.cpp:187]   --->   Operation 13 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%icmp_ln187 = icmp_eq  i5 %indvar_flatten7_load, i5 16" [src/aes.cpp:187]   --->   Operation 15 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln187_1 = add i5 %indvar_flatten7_load, i5 1" [src/aes.cpp:187]   --->   Operation 16 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.preheader, void %_ZL8subBytesPA4_i.exit32.exitStub" [src/aes.cpp:187]   --->   Operation 17 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/aes.cpp:188]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [src/aes.cpp:187]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln187 = add i3 %i_load, i3 1" [src/aes.cpp:187]   --->   Operation 20 'add' 'add_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln188 = icmp_eq  i3 %j_load, i3 4" [src/aes.cpp:188]   --->   Operation 21 'icmp' 'icmp_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.20ns)   --->   "%select_ln187 = select i1 %icmp_ln188, i3 0, i3 %j_load" [src/aes.cpp:187]   --->   Operation 22 'select' 'select_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln187_1 = select i1 %icmp_ln188, i3 %add_ln187, i3 %i_load" [src/aes.cpp:187]   --->   Operation 23 'select' 'select_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i3 %select_ln187_1" [src/aes.cpp:189]   --->   Operation 24 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln189, i2 0" [src/aes.cpp:189]   --->   Operation 25 'bitconcatenate' 'tmp_160_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %select_ln187" [src/aes.cpp:189]   --->   Operation 26 'zext' 'zext_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln189 = add i4 %tmp_160_cast, i4 %zext_ln189" [src/aes.cpp:189]   --->   Operation 27 'add' 'add_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i4 %add_ln189" [src/aes.cpp:189]   --->   Operation 28 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pArray_addr = getelementptr i32 %pArray, i64 0, i64 %zext_ln189_1" [src/aes.cpp:189]   --->   Operation 29 'getelementptr' 'pArray_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 30 'load' 'pArray_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln188 = add i3 %select_ln187, i3 1" [src/aes.cpp:188]   --->   Operation 31 'add' 'add_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln187 = store i5 %add_ln187_1, i5 %indvar_flatten7" [src/aes.cpp:187]   --->   Operation 32 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %select_ln187_1, i3 %i" [src/aes.cpp:187]   --->   Operation 33 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln188 = store i3 %add_ln188, i3 %j" [src/aes.cpp:188]   --->   Operation 34 'store' 'store_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 35 'load' 'pArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %pArray_load" [src/aes.cpp:57]   --->   Operation 36 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %trunc_ln57" [src/aes.cpp:57]   --->   Operation 37 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln57" [src/aes.cpp:57]   --->   Operation 38 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 39 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @subBytes_label0_subBytes_label7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/aes.cpp:186]   --->   Operation 43 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 44 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%S_load_cast = zext i8 %S_load" [src/aes.cpp:57]   --->   Operation 45 'zext' 'S_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln189 = store i32 %S_load_cast, i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 46 'store' 'store_ln189' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pArray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 0100]
i                    (alloca           ) [ 0100]
indvar_flatten7      (alloca           ) [ 0100]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
indvar_flatten7_load (load             ) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
icmp_ln187           (icmp             ) [ 0110]
add_ln187_1          (add              ) [ 0000]
br_ln187             (br               ) [ 0000]
j_load               (load             ) [ 0000]
i_load               (load             ) [ 0000]
add_ln187            (add              ) [ 0000]
icmp_ln188           (icmp             ) [ 0000]
select_ln187         (select           ) [ 0000]
select_ln187_1       (select           ) [ 0000]
trunc_ln189          (trunc            ) [ 0000]
tmp_160_cast         (bitconcatenate   ) [ 0000]
zext_ln189           (zext             ) [ 0000]
add_ln189            (add              ) [ 0000]
zext_ln189_1         (zext             ) [ 0000]
pArray_addr          (getelementptr    ) [ 0111]
add_ln188            (add              ) [ 0000]
store_ln187          (store            ) [ 0000]
store_ln187          (store            ) [ 0000]
store_ln188          (store            ) [ 0000]
pArray_load          (load             ) [ 0000]
trunc_ln57           (trunc            ) [ 0000]
zext_ln57            (zext             ) [ 0000]
S_addr               (getelementptr    ) [ 0101]
specloopname_ln0     (specloopname     ) [ 0000]
empty                (speclooptripcount) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
specloopname_ln186   (specloopname     ) [ 0000]
S_load               (load             ) [ 0000]
S_load_cast          (zext             ) [ 0000]
store_ln189          (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pArray">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pArray"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="subBytes_label0_subBytes_label7_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten7_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="pArray_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pArray_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="2"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pArray_load/1 store_ln189/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="S_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="3" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten7_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln187_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln187_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln187_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln188_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln187_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln187_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln189_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_160_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_160_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln189_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln189_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln189_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln188_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln187_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln187_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln188_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln57_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln57_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="S_load_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S_load_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="indvar_flatten7_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln187_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="235" class="1005" name="pArray_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pArray_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="S_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="114" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="114" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="126" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="117" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="132" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="179"><net_src comp="132" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="108" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="140" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="61" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="208"><net_src comp="78" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="213"><net_src comp="42" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="220"><net_src comp="46" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="227"><net_src comp="50" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="234"><net_src comp="102" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="54" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="244"><net_src comp="71" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pArray | {3 }
	Port: S | {}
 - Input state : 
	Port: aes_return_Pipeline_subBytes_label0_subBytes_label7 : pArray | {1 2 }
	Port: aes_return_Pipeline_subBytes_label0_subBytes_label7 : S | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten7_load : 1
		icmp_ln187 : 2
		add_ln187_1 : 2
		br_ln187 : 3
		j_load : 1
		i_load : 1
		add_ln187 : 2
		icmp_ln188 : 2
		select_ln187 : 3
		select_ln187_1 : 3
		trunc_ln189 : 4
		tmp_160_cast : 5
		zext_ln189 : 4
		add_ln189 : 6
		zext_ln189_1 : 7
		pArray_addr : 8
		pArray_load : 9
		add_ln188 : 4
		store_ln187 : 3
		store_ln187 : 4
		store_ln188 : 5
	State 2
		trunc_ln57 : 1
		zext_ln57 : 2
		S_addr : 3
		S_load : 4
	State 3
		S_load_cast : 1
		store_ln189 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln187_1_fu_108  |    0    |    12   |
|    add   |    add_ln187_fu_120   |    0    |    10   |
|          |    add_ln189_fu_164   |    0    |    12   |
|          |    add_ln188_fu_175   |    0    |    10   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln187_fu_102   |    0    |    9    |
|          |   icmp_ln188_fu_126   |    0    |    8    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln187_fu_132  |    0    |    3    |
|          | select_ln187_1_fu_140 |    0    |    3    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln189_fu_148  |    0    |    0    |
|          |   trunc_ln57_fu_196   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|  tmp_160_cast_fu_152  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln189_fu_160   |    0    |    0    |
|   zext   |  zext_ln189_1_fu_170  |    0    |    0    |
|          |    zext_ln57_fu_200   |    0    |    0    |
|          |   S_load_cast_fu_205  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    67   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     S_addr_reg_241    |    8   |
|       i_reg_217       |    3   |
|   icmp_ln187_reg_231  |    1   |
|indvar_flatten7_reg_224|    5   |
|       j_reg_210       |    3   |
|  pArray_addr_reg_235  |    4   |
+-----------------------+--------+
|         Total         |   24   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   24   |   85   |
+-----------+--------+--------+--------+
