{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478906089928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478906089932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 18:14:49 2016 " "Processing started: Fri Nov 11 18:14:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478906089932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478906089932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c ECE2300 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c ECE2300" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478906089932 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478906091169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxci.v 1 1 " "Found 1 design units, including 1 entities, in source file muxci.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCI " "Found entity 1: muxCI" {  } { { "muxCI.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/muxCI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1A " "Found entity 1: lab5iram1A" {  } { { "lab5iram1A.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iram1A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iramhrm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5iramhrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iramHRM " "Found entity 1: lab5iramHRM" {  } { { "lab5iramHRM.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iramHRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5dram " "Found entity 1: lab5dram" {  } { { "lab5dram.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5dram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/hex_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/var_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100433 ""} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/var_clk.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1B " "Found entity 1: lab5iram1B" {  } { { "lab5iram1B.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iram1B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram " "Found entity 1: lab5iram" {  } { { "lab5iram.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top " "Found entity 1: lab5_top" {  } { { "lab5_top.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_reg_in.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_reg_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_reg_in " "Found entity 1: dual_reg_in" {  } { { "dual_reg_in.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/dual_reg_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex.v 1 1 " "Found 1 design units, including 1 entities, in source file signex.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx " "Found entity 1: signEx" {  } { { "signEx.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/signEx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_test " "Found entity 1: lab5_test" {  } { { "lab5_test.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1b1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5iram1b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1B1 " "Found entity 1: lab5iram1B1" {  } { { "lab5iram1B1.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iram1B1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haltlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file haltlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 haltlogic " "Found entity 1: haltlogic" {  } { { "haltlogic.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/haltlogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signexoff.v 1 1 " "Found 1 design units, including 1 entities, in source file signexoff.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExOFF " "Found entity 1: signExOFF" {  } { { "signExOFF.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/signExOFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478906100527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HALT cpu.v(52) " "Verilog HDL Implicit Net warning at cpu.v(52): created implicit net for \"HALT\"" {  } { { "cpu.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478906100574 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_test.v(753) " "Verilog HDL or VHDL warning at lab5_test.v(753): conditional expression evaluates to a constant" {  } { { "lab5_test.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_test.v" 753 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478906100589 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_test.v(769) " "Verilog HDL or VHDL warning at lab5_test.v(769): conditional expression evaluates to a constant" {  } { { "lab5_test.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_test.v" 769 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478906100605 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_test.v(733) " "Verilog HDL or VHDL warning at lab5_test.v(733): conditional expression evaluates to a constant" {  } { { "lab5_test.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_test.v" 733 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478906100605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_top " "Elaborating entity \"lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478906100886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:daCore " "Elaborating entity \"lab5\" for hierarchy \"lab5:daCore\"" {  } { { "lab5_top.v" "daCore" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu lab5:daCore\|cpu:proc " "Elaborating entity \"cpu\" for hierarchy \"lab5:daCore\|cpu:proc\"" {  } { { "lab5.v" "proc" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.v(47) " "Verilog HDL assignment warning at cpu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "cpu.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478906101605 "|lab5_top|lab5:daCore|cpu:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExOFF lab5:daCore\|cpu:proc\|signExOFF:seOFF " "Elaborating entity \"signExOFF\" for hierarchy \"lab5:daCore\|cpu:proc\|signExOFF:seOFF\"" {  } { { "cpu.v" "seOFF" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "haltlogic lab5:daCore\|cpu:proc\|haltlogic:hall " "Elaborating entity \"haltlogic\" for hierarchy \"lab5:daCore\|cpu:proc\|haltlogic:hall\"" {  } { { "cpu.v" "hall" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder lab5:daCore\|cpu:proc\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"lab5:daCore\|cpu:proc\|decoder:dec\"" {  } { { "cpu.v" "dec" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register lab5:daCore\|cpu:proc\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"lab5:daCore\|cpu:proc\|register:reg1\"" {  } { { "cpu.v" "reg1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx lab5:daCore\|cpu:proc\|signEx:seIMM " "Elaborating entity \"signEx\" for hierarchy \"lab5:daCore\|cpu:proc\|signEx:seIMM\"" {  } { { "cpu.v" "seIMM" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab5:daCore\|cpu:proc\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"lab5:daCore\|cpu:proc\|alu:alu1\"" {  } { { "cpu.v" "alu1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478906101980 "|lab5_top|lab5:daCore|cpu:proc|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab5:daCore\|cpu:proc\|alu:alu1\|control:cntrl1 " "Elaborating entity \"control\" for hierarchy \"lab5:daCore\|cpu:proc\|alu:alu1\|control:cntrl1\"" {  } { { "alu.v" "cntrl1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder lab5:daCore\|cpu:proc\|alu:alu1\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"lab5:daCore\|cpu:proc\|alu:alu1\|adder:add1\"" {  } { { "alu.v" "add1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906101996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter lab5:daCore\|cpu:proc\|alu:alu1\|shifter:shft1 " "Elaborating entity \"shifter\" for hierarchy \"lab5:daCore\|cpu:proc\|alu:alu1\|shifter:shft1\"" {  } { { "alu.v" "shft1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical lab5:daCore\|cpu:proc\|alu:alu1\|logical:logic1 " "Elaborating entity \"logical\" for hierarchy \"lab5:daCore\|cpu:proc\|alu:alu1\|logical:logic1\"" {  } { { "alu.v" "logic1" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/alu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5iram2e.v 1 1 " "Using design file lab5iram2e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram2E " "Found entity 1: lab5iram2E" {  } { { "lab5iram2e.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5iram2e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478906102089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1478906102089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5iram2E lab5:daCore\|lab5iram2E:program2run " "Elaborating entity \"lab5iram2E\" for hierarchy \"lab5:daCore\|lab5iram2E:program2run\"" {  } { { "lab5.v" "program2run" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5dram lab5:daCore\|lab5dram:memory " "Elaborating entity \"lab5dram\" for hierarchy \"lab5:daCore\|lab5dram:memory\"" {  } { { "lab5.v" "memory" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab5_top.v" "clockGenerator" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/var_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/var_clk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_reg_in dual_reg_in:inputs " "Elaborating entity \"dual_reg_in\" for hierarchy \"dual_reg_in:inputs\"" {  } { { "lab5_top.v" "inputs" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg hex_to_seven_seg:upperIOG " "Elaborating entity \"hex_to_seven_seg\" for hierarchy \"hex_to_seven_seg:upperIOG\"" {  } { { "lab5_top.v" "upperIOG" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478906102214 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1478906104918 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1478906104918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1478906109586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab5_top.v" "" { Text "C:/Users/Justin/Documents/1 Fall 2016/ECE 2300/Labs/Lab 5/lab5_dista/lab5_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478906111633 "|lab5_top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478906111633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478906112008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478906116153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478906116153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3468 " "Implemented 3468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478906118229 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478906118229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3400 " "Implemented 3400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478906118229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478906118229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478906118323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 18:15:18 2016 " "Processing ended: Fri Nov 11 18:15:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478906118323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478906118323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478906118323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478906118323 ""}
