Chouki Aktouf, A Complete Strategy for Testing an On-Chip Multiprocessor Architecture, IEEE Design & Test, v.19 n.1, p.18-28, January 2002[doi>10.1109/54.980050]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
D. Bhattacharya, 1.2 Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit, Proceedings of the 16th IEEE VLSI Test Symposium, p.8, April 26-30, 1998
E. Cota , L. Carro , M. Lubaszewski , A. Orailoglu, Test Planning and Design Space Exploration in a Core-Based Environment, Proceedings of the conference on Design, automation and test in Europe, p.478, March 04-08, 2002
E. Cota , M. Kreutz , C. A. Zeferino , L. Carro , M. Lubaszewski , A. Susin, The Impact of NoC Reuse on the Testing of Core-based Systems, Proceedings of the 21st IEEE VLSI Test Symposium, p.128, April 27-May 01, 2003
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
Sabih H. Gerez, Algorithms for VLSI Design Automation, John Wiley & Sons, Inc., New York, NY, 1999
Indradeep Ghosh , Niraj K. Jha , Sujit Dey, A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems, Proceedings of the IEEE International Test Conference, p.50-59, November 03-05, 1997
Sandeep Kumar Goel , Erik Jan Marinissen, Effective and Efficient Test Architecture Design for SOCs, Proceedings of the 2002 IEEE International Test Conference, p.529, October 07-10, 2002
Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France[doi>10.1145/343647.343776]
Vikram Iyengar , Krishnendu Chakrabarty, Precedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip, Proceedings of the 19th IEEE VLSI Test Symposium, p.368, March 29-April 03, 2001
V. Iyengar , K. Chakrabarty , E. Marinissen, Efficient Wrapper/TAM Co-Optimization for Large SOCs, Proceedings of the conference on Design, automation and test in Europe, p.491, March 04-08, 2002
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test wrapper and test access mechanism co-optimization for system-on-chip, Proceedings of the IEEE International Test Conference 2001, p.1023-1032, October 30-November 01, 2001
Larsson, E. and Fujiwara, H. 2002. Power constrained preemptive TAM scheduling. In Proceedings of the 7th IEEE European Test Workshop. IEEE Computer Society, Press, Los Alamitos, Calif., 119--126.
E. Larsson , Z. Peng, An integrated system-on-chip test framework, Proceedings of the conference on Design, automation and test in Europe, p.138-144, March 2001, Munich, Germany
Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
Marinissen, E. J., Iyengar, V., and Chakrabarty, K. 2003. ITC'02 Soc test benchmarks. Tech. rep. Available at: http://www.extra.research.philips.com/itc02socbenchm/. Acessed in: August 2003.
Erik Jan Marinissen , Rohit Kapur , Yervant Zorian, On Using IEEE P1500 SECT for Test Plug-n-Play, Proceedings of the 2000 IEEE International Test Conference, p.770, October 03-05, 2000
Mohsen Nahvi , André Ivanov, A Packet Switching Communication-Based Test Access Mechanism for System Chips, Proceedings of the IEEE European Test Workshop (ETW'01), p.81, May 29-June 01, 2001
M. Nourani , C. A. Papachristou, Structural Fault Testing of Embedded Cores Using Pipelining, Journal of Electronic Testing: Theory and Applications, v.15 n.1-2, p.129-144, August-October 1999[doi>10.1023/A:1008340519743]
S. Ravi , G. Lakshminarayana , N. K. Jha, Testing of core-based systems-on-a-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.3, p.426-439, November 2006[doi>10.1109/43.913760]
Lee Whetsel, An IEEE 1149.1-Based Test Access Architecture for ICs with Embedded Cores, Proceedings of the IEEE International Test Conference, p.69-78, November 03-05, 1997
Cesar A. Zeferino , Márcio E. Kreutz , Luigi Carro , Altamiro A. Susin, A Study on Communication Issues for Systems-on-Chip, Proceedings of the 15th symposium on Integrated circuits and systems design, p.121, September 09-14, 2002
Cesar Albenes Zeferino , Altamiro Amadeu Susin, SoCIN: A Parametric and Scalable Network-on-Chip, Proceedings of the 16th symposium on Integrated circuits and systems design, p.169, September 08-11, 2003
Yervant Zorian, Test Requirements for Embedded Core-Based Systems and IEEE P1500, Proceedings of the IEEE International Test Conference, p.191-199, November 03-05, 1997
