vendor_name = ModelSim
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR2_Waveform_1_1.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR2_Waveform_1_0.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR2_Waveform_0_1.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR2_Waveform_0_0.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR_Waveform_1_0.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR_Waveform_0_1.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR_Waveform_1_1.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/MDKR_Waveform_0_0.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR_2.bdf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR_2_2.bdf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Multi.qip
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Multi.v
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Test.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Test2.vwf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/db/DMKR.cbx.xml
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/counter.v
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/db/cntr_b0i.tdf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/shiftreg.v
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/db/mux_smc.tdf
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/sum.v
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/db/add_sub_ckh.tdf
design_name = DMKR_2_2
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6, DMKR_2_2, 1
instance = comp, \inst1|inst512~0 , inst1|inst512~0, DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[6] , inst10|LPM_SHIFTREG_component|dffs[6], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[5] , inst10|LPM_SHIFTREG_component|dffs[5], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[3] , inst10|LPM_SHIFTREG_component|dffs[3], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[2] , inst10|LPM_SHIFTREG_component|dffs[2], DMKR_2_2, 1
instance = comp, \G~I , G, DMKR_2_2, 1
instance = comp, \B[6]~I , B[6], DMKR_2_2, 1
instance = comp, \B[3]~I , B[3], DMKR_2_2, 1
instance = comp, \C[0]~I , C[0], DMKR_2_2, 1
instance = comp, \A[6]~I , A[6], DMKR_2_2, 1
instance = comp, \A[5]~I , A[5], DMKR_2_2, 1
instance = comp, \A[3]~I , A[3], DMKR_2_2, 1
instance = comp, \A[2]~I , A[2], DMKR_2_2, 1
instance = comp, \G~clkctrl , G~clkctrl, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DMKR_2_2, 1
instance = comp, \B[1]~I , B[1], DMKR_2_2, 1
instance = comp, \start~I , start, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4, DMKR_2_2, 1
instance = comp, \B[4]~I , B[4], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7, DMKR_2_2, 1
instance = comp, \B[7]~I , B[7], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7], DMKR_2_2, 1
instance = comp, \B[5]~I , B[5], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5], DMKR_2_2, 1
instance = comp, \inst9~0 , inst9~0, DMKR_2_2, 1
instance = comp, \inst1|inst512~1 , inst1|inst512~1, DMKR_2_2, 1
instance = comp, \inst1|inst14 , inst1|inst14, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|_~0 , inst8|LPM_COUNTER_component|auto_generated|_~0, DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1], DMKR_2_2, 1
instance = comp, \B[2]~I , B[2], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2], DMKR_2_2, 1
instance = comp, \B[0]~I , B[0], DMKR_2_2, 1
instance = comp, \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] , inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0], DMKR_2_2, 1
instance = comp, \inst9~1 , inst9~1, DMKR_2_2, 1
instance = comp, \inst20~0 , inst20~0, DMKR_2_2, 1
instance = comp, \inst1|inst6~0 , inst1|inst6~0, DMKR_2_2, 1
instance = comp, \inst1|inst6~1 , inst1|inst6~1, DMKR_2_2, 1
instance = comp, \inst1|inst15 , inst1|inst15, DMKR_2_2, 1
instance = comp, \inst1|inst23 , inst1|inst23, DMKR_2_2, 1
instance = comp, \inst1|inst1 , inst1|inst1, DMKR_2_2, 1
instance = comp, \G2~I , G2, DMKR_2_2, 1
instance = comp, \G2~clkctrl , G2~clkctrl, DMKR_2_2, 1
instance = comp, \A[7]~I , A[7], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[7] , inst10|LPM_SHIFTREG_component|dffs[7], DMKR_2_2, 1
instance = comp, \C[6]~I , C[6], DMKR_2_2, 1
instance = comp, \C[5]~I , C[5], DMKR_2_2, 1
instance = comp, \A[4]~I , A[4], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[4] , inst10|LPM_SHIFTREG_component|dffs[4], DMKR_2_2, 1
instance = comp, \C[3]~I , C[3], DMKR_2_2, 1
instance = comp, \C[2]~I , C[2], DMKR_2_2, 1
instance = comp, \A[1]~I , A[1], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[1] , inst10|LPM_SHIFTREG_component|dffs[1], DMKR_2_2, 1
instance = comp, \A[0]~I , A[0], DMKR_2_2, 1
instance = comp, \inst10|LPM_SHIFTREG_component|dffs[0] , inst10|LPM_SHIFTREG_component|dffs[0], DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[0]~0 , inst13|LPM_ADD_SUB_component|auto_generated|result[0]~0, DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[1]~2 , inst13|LPM_ADD_SUB_component|auto_generated|result[1]~2, DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[2]~4 , inst13|LPM_ADD_SUB_component|auto_generated|result[2]~4, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[2]~5 , inst12|LPM_SHIFTREG_component|dffs[2]~5, DMKR_2_2, 1
instance = comp, \C[1]~I , C[1], DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[1]~6 , inst12|LPM_SHIFTREG_component|dffs[1]~6, DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|op_1~0 , inst13|LPM_ADD_SUB_component|auto_generated|op_1~0, DMKR_2_2, 1
instance = comp, \inst23~0 , inst23~0, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[0] , inst12|LPM_SHIFTREG_component|dffs[0], DMKR_2_2, 1
instance = comp, \inst22~0 , inst22~0, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[1] , inst12|LPM_SHIFTREG_component|dffs[1], DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[2] , inst12|LPM_SHIFTREG_component|dffs[2], DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[3]~6 , inst13|LPM_ADD_SUB_component|auto_generated|result[3]~6, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[3]~4 , inst12|LPM_SHIFTREG_component|dffs[3]~4, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[3] , inst12|LPM_SHIFTREG_component|dffs[3], DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[4]~8 , inst13|LPM_ADD_SUB_component|auto_generated|result[4]~8, DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[5]~10 , inst13|LPM_ADD_SUB_component|auto_generated|result[5]~10, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[5]~2 , inst12|LPM_SHIFTREG_component|dffs[5]~2, DMKR_2_2, 1
instance = comp, \C[4]~I , C[4], DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[4]~3 , inst12|LPM_SHIFTREG_component|dffs[4]~3, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[4] , inst12|LPM_SHIFTREG_component|dffs[4], DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[5] , inst12|LPM_SHIFTREG_component|dffs[5], DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[6]~12 , inst13|LPM_ADD_SUB_component|auto_generated|result[6]~12, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[6]~1 , inst12|LPM_SHIFTREG_component|dffs[6]~1, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[6] , inst12|LPM_SHIFTREG_component|dffs[6], DMKR_2_2, 1
instance = comp, \inst13|LPM_ADD_SUB_component|auto_generated|result[7]~14 , inst13|LPM_ADD_SUB_component|auto_generated|result[7]~14, DMKR_2_2, 1
instance = comp, \C[7]~I , C[7], DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[7]~0 , inst12|LPM_SHIFTREG_component|dffs[7]~0, DMKR_2_2, 1
instance = comp, \inst12|LPM_SHIFTREG_component|dffs[7] , inst12|LPM_SHIFTREG_component|dffs[7], DMKR_2_2, 1
instance = comp, \y2~I , y2, DMKR_2_2, 1
instance = comp, \y4~I , y4, DMKR_2_2, 1
instance = comp, \y3~I , y3, DMKR_2_2, 1
instance = comp, \y1~I , y1, DMKR_2_2, 1
instance = comp, \out_x1~I , out_x1, DMKR_2_2, 1
instance = comp, \out_x2~I , out_x2, DMKR_2_2, 1
instance = comp, \result[7]~I , result[7], DMKR_2_2, 1
instance = comp, \result[6]~I , result[6], DMKR_2_2, 1
instance = comp, \result[5]~I , result[5], DMKR_2_2, 1
instance = comp, \result[4]~I , result[4], DMKR_2_2, 1
instance = comp, \result[3]~I , result[3], DMKR_2_2, 1
instance = comp, \result[2]~I , result[2], DMKR_2_2, 1
instance = comp, \result[1]~I , result[1], DMKR_2_2, 1
instance = comp, \result[0]~I , result[0], DMKR_2_2, 1
