// Seed: 1449383774
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4, id_5, id_6;
  initial id_4 = (-1);
  assign module_1.type_20 = 0;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6#(
        .id_11(1'd0),
        .id_12(id_11 | id_9)
    ),
    input supply0 id_7,
    output tri0 id_8,
    input supply0 id_9
);
  uwire id_13, id_14;
  assign id_11 = id_9 ? id_7 : -1;
  assign id_12 = id_13#(.id_11(1'd0), .id_4(!-1), .id_0(id_14));
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  wire id_16;
endmodule
