library IEEE;
use IEEE.STD_logic_1164.ALL;

entity 4bitshiftregister is 
	port (D0 : in STD_LOGIC;
			D1 : in STD_LOGIC;
			D2 : STD_LOGIC;
			D3 : STD_LOGIC;
			CLK : in STD_LOGIC;
			Q0 : out STD_LOGIC;
			Q1 : out STD_LOGIC;
			Q2 : out STD_LOGIC;
			Q3 : out STD_LOGIC);
	end 4bitshiftregister;
	
architecture behavioral of 4bitshiftregister is 

begin 
	process(CLK)
	begin 
		if CLK' event and CLK = 1 then 
			Q0 <= D0;
			Q1 <= D1;
			Q2 <= D2;
			Q3 <= D3;
			end if;
		end process;
	end behavioral;	
	