(pcb "/Users/kai/Documents/A500 KiCad Projects/A500 FastRAM/A500 FastRAM.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.2-1)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  205740 -31750  205740 -116840  204470 -118110  119380 -118110
            118110 -116840  118110 -31750  119380 -30480  204470 -30480
            205740 -31750)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C1 155575 -106807 front 270 (PN 0.1uF))
      (place C3 158750 -114300 front 90 (PN 0.1uF))
      (place C5 183515 -88519 front 90 (PN 0.1uF))
      (place C7 189865 -88519 front 90 (PN 0.1uF))
      (place C9 186690 -73660 front 90 (PN 0.1uF))
      (place C11 183515 -60325 front 90 (PN 0.1uF))
      (place C13 189865 -60325 front 90 (PN 0.1uF))
      (place C15 186690 -46355 front 90 (PN 0.1uF))
      (place C18 183515 -36195 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (place C4 158750 -104140 front 90 (PN 0.1uF))
      (place C2 155575 -104140 front 90 (PN 0.1uF))
      (place C6 186690 -88519 front 90 (PN 0.1uF))
      (place C8 183515 -73660 front 90 (PN 0.1uF))
      (place C10 189865 -73660 front 90 (PN 0.1uF))
      (place C12 186690 -60325 front 90 (PN 0.1uF))
      (place C14 183515 -46355 front 90 (PN 0.1uF))
      (place C16 189865 -46355 front 90 (PN 0.1uF))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (place J1 197485 -110490 front 180 (PN "Microsemi_FlashPro-JTAG-10"))
    )
    (component "Package_SO_J-Lead:SOJ-42"
      (place U6 166370 -83820 front 90 (PN IS41LV16100D))
      (place U8 166370 -55880 front 90 (PN IS41LV16100D))
      (place U9 166370 -41910 front 90 (PN IS41LV16100D))
    )
    (component "Package_SO_J-Lead:SOJ-42::1"
      (place U7 166370 -69850 front 90 (PN IS41LV16100D))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 186690 -114300 front 90 (PN 10k))
      (place R3 189865 -109220 front 90 (PN 10k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 186690 -104140 front 90 (PN 10k))
    )
    (component "Package_DIP:DIP-64_W25.4mm_Socket_LongPads"
      (place U2 125730 -35560 front 0 (PN "68000 Socket"))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U3 173990 -97790 front 0 (PN "ATF1502ASV-15JU44"))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U4 201295 -88519 front 180 (PN 74157))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U5 193675 -49530 front 0 (PN 74157))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U10 193675 -36195 front 0 (PN TPS7333QP))
    )
    (component "Package_DIP:DIP-64_W25.4mm_SIL_Headers"
      (place U1 133350 -73660 front 0 (PN "68000 Boardside"))
    )
  )
  (library
    (image Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 120  1730 1420  1730 -1420))
      (outline (path signal 120  1730 -1420  5770 -1420))
      (outline (path signal 120  5770 -1420  5770 1420))
      (outline (path signal 120  5770 1420  1730 1420))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  6460 0  5770 0))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  8550 -1550))
      (outline (path signal 50  8550 -1550  8550 1550))
      (outline (path signal 50  8550 1550  -1050 1550))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (outline (path signal 50  8550 1550  -1050 1550))
      (outline (path signal 50  8550 -1550  8550 1550))
      (outline (path signal 50  -1050 -1550  8550 -1550))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 120  6460 0  5770 0))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  5770 1420  1730 1420))
      (outline (path signal 120  5770 -1420  5770 1420))
      (outline (path signal 120  1730 -1420  5770 -1420))
      (outline (path signal 120  1730 1420  1730 -1420))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  1850 1300  1850 -1300))
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (outline (path signal 100  5695 5100  5695 -15260))
      (outline (path signal 100  5145 4560  5145 -14700))
      (outline (path signal 100  -3155 5100  -3155 -15260))
      (outline (path signal 100  -2605 4560  -2605 -2830))
      (outline (path signal 100  -2605 -7330  -2605 -14700))
      (outline (path signal 100  -2605 -2830  -3155 -2830))
      (outline (path signal 100  -2605 -7330  -3155 -7330))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -15260  -3155 -15260))
      (outline (path signal 100  5145 -14700  -2605 -14700))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -15260  5145 -14700))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -15260  -2605 -14700))
      (outline (path signal 50  5950 5350  5950 -15510))
      (outline (path signal 50  5950 -15510  -3410 -15510))
      (outline (path signal 50  -3410 -15510  -3410 5350))
      (outline (path signal 50  -3410 5350  5950 5350))
      (outline (path signal 120  5945 5350  5945 -15510))
      (outline (path signal 120  5945 -15510  -3405 -15510))
      (outline (path signal 120  -3405 -15510  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
    )
    (image "Package_SO_J-Lead:SOJ-42"
      (outline (path signal 120  -4064 -14748  -4064 11668))
      (outline (path signal 120  3302 -14748  -4064 -14748))
      (outline (path signal 120  3302 11668  3302 -14748))
      (outline (path signal 120  -4064 11668  3302 11668))
      (pin RoundRect[T]Pad_1700x600_120.457_um 42 4320 11160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 41 4320 9890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 40 4320 8620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 39 4320 7350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 38 4320 6080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 37 4320 4810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 36 4320 3540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 35 4320 2270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 34 4320 1000)
      (pin RoundRect[T]Pad_1700x600_120.457_um 33 4320 -270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 32 4320 -1540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 31 4320 -2810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 30 4320 -4080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 29 4320 -5350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 28 4320 -6620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 27 4320 -7890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 26 4320 -9160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 25 4320 -10430)
      (pin RoundRect[T]Pad_1700x600_120.457_um 24 4320 -11700)
      (pin RoundRect[T]Pad_1700x600_120.457_um 23 4320 -12970)
      (pin RoundRect[T]Pad_1700x600_120.457_um 22 4320 -14240)
      (pin RoundRect[T]Pad_1700x600_120.457_um 21 -5080 -14240)
      (pin RoundRect[T]Pad_1700x600_120.457_um 20 -5080 -12970)
      (pin RoundRect[T]Pad_1700x600_120.457_um 19 -5080 -11700)
      (pin RoundRect[T]Pad_1700x600_120.457_um 18 -5080 -10430)
      (pin RoundRect[T]Pad_1700x600_120.457_um 17 -5080 -9160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 16 -5080 -7890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 15 -5080 -6620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 14 -5080 -5350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 13 -5080 -4080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 12 -5080 -2810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 11 -5080 -1540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 10 -5080 -270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 9 -5080 1000)
      (pin RoundRect[T]Pad_1700x600_120.457_um 8 -5080 2270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 7 -5080 3540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 6 -5080 4810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 5 -5080 6080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 4 -5080 7350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 3 -5080 8620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 2 -5080 9890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 1 -5080 11160)
    )
    (image "Package_SO_J-Lead:SOJ-42::1"
      (outline (path signal 120  -4064 11668  3302 11668))
      (outline (path signal 120  3302 11668  3302 -14748))
      (outline (path signal 120  3302 -14748  -4064 -14748))
      (outline (path signal 120  -4064 -14748  -4064 11668))
      (pin RoundRect[T]Pad_1700x600_120.457_um 1 -5080 11160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 2 -5080 9890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 3 -5080 8620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 4 -5080 7350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 5 -5080 6080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 6 -5080 4810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 7 -5080 3540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 8 -5080 2270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 9 -5080 1000)
      (pin RoundRect[T]Pad_1700x600_120.457_um 10 -5080 -270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 11 -5080 -1540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 12 -5080 -2810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 13 -5080 -4080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 14 -5080 -5350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 15 -5080 -6620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 16 -5080 -7890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 17 -5080 -9160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 18 -5080 -10430)
      (pin RoundRect[T]Pad_1700x600_120.457_um 19 -5080 -11700)
      (pin RoundRect[T]Pad_1700x600_120.457_um 20 -5080 -12970)
      (pin RoundRect[T]Pad_1700x600_120.457_um 21 -5080 -14240)
      (pin RoundRect[T]Pad_1700x600_120.457_um 22 4320 -14240)
      (pin RoundRect[T]Pad_1700x600_120.457_um 23 4320 -12970)
      (pin RoundRect[T]Pad_1700x600_120.457_um 24 4320 -11700)
      (pin RoundRect[T]Pad_1700x600_120.457_um 25 4320 -10430)
      (pin RoundRect[T]Pad_1700x600_120.457_um 26 4320 -9160)
      (pin RoundRect[T]Pad_1700x600_120.457_um 27 4320 -7890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 28 4320 -6620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 29 4320 -5350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 30 4320 -4080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 31 4320 -2810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 32 4320 -1540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 33 4320 -270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 34 4320 1000)
      (pin RoundRect[T]Pad_1700x600_120.457_um 35 4320 2270)
      (pin RoundRect[T]Pad_1700x600_120.457_um 36 4320 3540)
      (pin RoundRect[T]Pad_1700x600_120.457_um 37 4320 4810)
      (pin RoundRect[T]Pad_1700x600_120.457_um 38 4320 6080)
      (pin RoundRect[T]Pad_1700x600_120.457_um 39 4320 7350)
      (pin RoundRect[T]Pad_1700x600_120.457_um 40 4320 8620)
      (pin RoundRect[T]Pad_1700x600_120.457_um 41 4320 9890)
      (pin RoundRect[T]Pad_1700x600_120.457_um 42 4320 11160)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-64_W25.4mm_Socket_LongPads"
      (outline (path signal 100  1255 1270  25145 1270))
      (outline (path signal 100  25145 1270  25145 -80010))
      (outline (path signal 100  25145 -80010  255 -80010))
      (outline (path signal 100  255 -80010  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -80070))
      (outline (path signal 100  -1270 -80070  26670 -80070))
      (outline (path signal 100  26670 -80070  26670 1330))
      (outline (path signal 100  26670 1330  -1270 1330))
      (outline (path signal 120  11700 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -80070))
      (outline (path signal 120  1560 -80070  23840 -80070))
      (outline (path signal 120  23840 -80070  23840 1330))
      (outline (path signal 120  23840 1330  13700 1330))
      (outline (path signal 120  -1440 1390  -1440 -80130))
      (outline (path signal 120  -1440 -80130  26840 -80130))
      (outline (path signal 120  26840 -80130  26840 1390))
      (outline (path signal 120  26840 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -80350))
      (outline (path signal 50  -1550 -80350  26950 -80350))
      (outline (path signal 50  26950 -80350  26950 1600))
      (outline (path signal 50  26950 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 33 25400 -78740)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 34 25400 -76200)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 35 25400 -73660)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 36 25400 -71120)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 37 25400 -68580)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 38 25400 -66040)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 39 25400 -63500)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 40 25400 -60960)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 41 25400 -58420)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 42 25400 -55880)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 43 25400 -53340)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 44 25400 -50800)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 45 25400 -48260)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 46 25400 -45720)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 47 25400 -43180)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 48 25400 -40640)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 49 25400 -38100)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 50 25400 -35560)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 51 25400 -33020)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 52 25400 -30480)
      (pin Oval[A]Pad_2400x1600_um 21 0 -50800)
      (pin Oval[A]Pad_2400x1600_um 53 25400 -27940)
      (pin Oval[A]Pad_2400x1600_um 22 0 -53340)
      (pin Oval[A]Pad_2400x1600_um 54 25400 -25400)
      (pin Oval[A]Pad_2400x1600_um 23 0 -55880)
      (pin Oval[A]Pad_2400x1600_um 55 25400 -22860)
      (pin Oval[A]Pad_2400x1600_um 24 0 -58420)
      (pin Oval[A]Pad_2400x1600_um 56 25400 -20320)
      (pin Oval[A]Pad_2400x1600_um 25 0 -60960)
      (pin Oval[A]Pad_2400x1600_um 57 25400 -17780)
      (pin Oval[A]Pad_2400x1600_um 26 0 -63500)
      (pin Oval[A]Pad_2400x1600_um 58 25400 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 0 -66040)
      (pin Oval[A]Pad_2400x1600_um 59 25400 -12700)
      (pin Oval[A]Pad_2400x1600_um 28 0 -68580)
      (pin Oval[A]Pad_2400x1600_um 60 25400 -10160)
      (pin Oval[A]Pad_2400x1600_um 29 0 -71120)
      (pin Oval[A]Pad_2400x1600_um 61 25400 -7620)
      (pin Oval[A]Pad_2400x1600_um 30 0 -73660)
      (pin Oval[A]Pad_2400x1600_um 62 25400 -5080)
      (pin Oval[A]Pad_2400x1600_um 31 0 -76200)
      (pin Oval[A]Pad_2400x1600_um 63 25400 -2540)
      (pin Oval[A]Pad_2400x1600_um 32 0 -78740)
      (pin Oval[A]Pad_2400x1600_um 64 25400 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  10580 5500  -270 5500))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_DIP:DIP-64_W25.4mm_SIL_Headers"
      (outline (path signal 120  -11430 39370  11430 39370))
      (outline (path signal 120  11430 39370  11430 -41910))
      (outline (path signal 120  11430 -41910  -11430 -41910))
      (outline (path signal 120  -11430 -41910  -11430 39370))
      (outline (path signal 120  -13970 39370  13970 39370))
      (outline (path signal 120  13970 39370  13970 -41910))
      (outline (path signal 120  13970 -41910  -13970 -41910))
      (outline (path signal 120  -13970 -41910  -13970 39370))
      (pin Rect[A]Pad_2400x1600_um 1 -12700 38100)
      (pin Oval[A]Pad_2400x1600_um 2 -12700 35560)
      (pin Oval[A]Pad_2400x1600_um 3 -12700 33020)
      (pin Oval[A]Pad_2400x1600_um 4 -12700 30480)
      (pin Oval[A]Pad_2400x1600_um 5 -12700 27940)
      (pin Oval[A]Pad_2400x1600_um 6 -12700 25400)
      (pin Oval[A]Pad_2400x1600_um 7 -12700 22860)
      (pin Oval[A]Pad_2400x1600_um 8 -12700 20320)
      (pin Oval[A]Pad_2400x1600_um 9 -12700 17780)
      (pin Oval[A]Pad_2400x1600_um 10 -12700 15240)
      (pin Oval[A]Pad_2400x1600_um 11 -12700 12700)
      (pin Oval[A]Pad_2400x1600_um 12 -12700 10160)
      (pin Oval[A]Pad_2400x1600_um 13 -12700 7620)
      (pin Oval[A]Pad_2400x1600_um 14 -12700 5080)
      (pin Oval[A]Pad_2400x1600_um 15 -12700 2540)
      (pin Oval[A]Pad_2400x1600_um 16 -12700 0)
      (pin Oval[A]Pad_2400x1600_um 17 -12700 -2540)
      (pin Oval[A]Pad_2400x1600_um 18 -12700 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 -12700 -7620)
      (pin Oval[A]Pad_2400x1600_um 20 -12700 -10160)
      (pin Oval[A]Pad_2400x1600_um 21 -12700 -12700)
      (pin Oval[A]Pad_2400x1600_um 22 -12700 -15240)
      (pin Oval[A]Pad_2400x1600_um 23 -12700 -17780)
      (pin Oval[A]Pad_2400x1600_um 24 -12700 -20320)
      (pin Oval[A]Pad_2400x1600_um 25 -12700 -22860)
      (pin Oval[A]Pad_2400x1600_um 26 -12700 -25400)
      (pin Oval[A]Pad_2400x1600_um 27 -12700 -27940)
      (pin Oval[A]Pad_2400x1600_um 28 -12700 -30480)
      (pin Oval[A]Pad_2400x1600_um 29 -12700 -33020)
      (pin Oval[A]Pad_2400x1600_um 30 -12700 -35560)
      (pin Oval[A]Pad_2400x1600_um 31 -12700 -38100)
      (pin Oval[A]Pad_2400x1600_um 32 -12700 -40640)
      (pin Oval[A]Pad_2400x1600_um 33 12700 -40640)
      (pin Oval[A]Pad_2400x1600_um 34 12700 -38100)
      (pin Oval[A]Pad_2400x1600_um 35 12700 -35560)
      (pin Oval[A]Pad_2400x1600_um 36 12700 -33020)
      (pin Oval[A]Pad_2400x1600_um 37 12700 -30480)
      (pin Oval[A]Pad_2400x1600_um 38 12700 -27940)
      (pin Oval[A]Pad_2400x1600_um 39 12700 -25400)
      (pin Oval[A]Pad_2400x1600_um 40 12700 -22860)
      (pin Oval[A]Pad_2400x1600_um 41 12700 -20320)
      (pin Oval[A]Pad_2400x1600_um 42 12700 -17780)
      (pin Oval[A]Pad_2400x1600_um 43 12700 -15240)
      (pin Oval[A]Pad_2400x1600_um 44 12700 -12700)
      (pin Oval[A]Pad_2400x1600_um 45 12700 -10160)
      (pin Oval[A]Pad_2400x1600_um 46 12700 -7620)
      (pin Oval[A]Pad_2400x1600_um 47 12700 -5080)
      (pin Oval[A]Pad_2400x1600_um 48 12700 -2540)
      (pin Oval[A]Pad_2400x1600_um 49 12700 0)
      (pin Oval[A]Pad_2400x1600_um 50 12700 2540)
      (pin Oval[A]Pad_2400x1600_um 51 12700 5080)
      (pin Oval[A]Pad_2400x1600_um 52 12700 7620)
      (pin Oval[A]Pad_2400x1600_um 53 12700 10160)
      (pin Oval[A]Pad_2400x1600_um 54 12700 12700)
      (pin Oval[A]Pad_2400x1600_um 55 12700 15240)
      (pin Oval[A]Pad_2400x1600_um 56 12700 17780)
      (pin Oval[A]Pad_2400x1600_um 57 12700 20320)
      (pin Oval[A]Pad_2400x1600_um 58 12700 22860)
      (pin Oval[A]Pad_2400x1600_um 59 12700 25400)
      (pin Oval[A]Pad_2400x1600_um 60 12700 27940)
      (pin Oval[A]Pad_2400x1600_um 61 12700 30480)
      (pin Oval[A]Pad_2400x1600_um 62 12700 33020)
      (pin Oval[A]Pad_2400x1600_um 63 12700 35560)
      (pin Oval[A]Pad_2400x1600_um 64 12700 38100)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1700x600_120.457_um
      (shape (polygon F.Cu 0  750.917 298.627  771.199 293.193  790.228 284.319  807.428 272.275
            822.275 257.428  834.319 240.229  843.193 221.199  848.627 200.917
            850.457 180  850.457 -180  848.627 -200.917  843.193 -221.199
            834.319 -240.228  822.275 -257.428  807.428 -272.275  790.229 -284.319
            771.199 -293.193  750.917 -298.627  730 -300.457  -730 -300.457
            -750.917 -298.627  -771.199 -293.193  -790.228 -284.319  -807.428 -272.275
            -822.275 -257.428  -834.319 -240.229  -843.193 -221.199  -848.627 -200.917
            -850.457 -180  -850.457 180  -848.627 200.917  -843.193 221.199
            -834.319 240.228  -822.275 257.428  -807.428 272.275  -790.229 284.319
            -771.199 293.193  -750.917 298.627  -730 300.457  730 300.457
            750.917 298.627))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C4-1 C2-1 C3-2 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2 C11-2 C12-2 C13-2 C14-2
        C15-2 C16-2 J1-2 J1-10 U6-42 U6-37 U6-29 U6-22 U7-22 U7-29 U7-37 U7-42 U8-42
        U8-37 U8-29 U8-22 C18-2 U2-16 U2-53 U3-42 U3-10 U3-22 U3-30 U4-15 U4-8 U5-8
        U5-15 U9-42 U9-37 U9-29 U9-22 U10-1 U10-2 U1-16 U1-53)
    )
    (net /VCC33
      (pins C4-2 C2-2 C3-1 C5-1 C6-1 C7-1 C8-1 C9-1 C10-1 C11-1 C12-1 C13-1 C14-1
        C15-1 C16-1 J1-4 U6-21 U6-6 U6-1 U7-1 U7-6 U7-21 U8-21 U8-6 U8-1 R1-1 R2-1
        R3-1 U3-3 U3-15 U3-23 U3-35 U9-21 U9-6 U9-1 U10-5 U10-6 U10-7)
    )
    (net /TCK
      (pins J1-1 R1-2 U3-32)
    )
    (net /TDO
      (pins J1-3 U3-38)
    )
    (net /TMS
      (pins J1-5 R2-2 U3-13)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net /TDI
      (pins J1-9 R3-2 U3-7)
    )
    (net /CPU_D4
      (pins U6-7 U7-7 U8-7 U2-1 U9-7 U1-1)
    )
    (net /CPU_A5
      (pins U2-33 U3-25 U4-11 U1-33)
    )
    (net /CPU_D3
      (pins U6-5 U7-5 U8-5 U2-2 U9-5 U1-2)
    )
    (net /CPU_A6
      (pins U2-34 U3-24 U4-14 U1-34)
    )
    (net /CPU_D2
      (pins U6-4 U7-4 U8-4 U2-3 U9-4 U1-3)
    )
    (net /CPU_A7
      (pins U2-35 U5-2 U1-35)
    )
    (net /CPU_D1
      (pins U6-3 U7-3 U8-3 U2-4 U9-3 U1-4)
    )
    (net /CPU_A8
      (pins U2-36 U5-5 U1-36)
    )
    (net /CPU_D0
      (pins U6-2 U7-2 U8-2 U2-5 U9-2 U1-5)
    )
    (net /CPU_A9
      (pins U2-37 U5-11 U1-37)
    )
    (net /CPU_A10
      (pins U2-38 U5-14 U1-38)
    )
    (net /CPU_A11
      (pins U2-39 U5-13 U1-39)
    )
    (net /CPU_A12
      (pins U2-40 U5-10 U1-40)
    )
    (net /CPU_RW
      (pins U6-13 U7-13 U8-13 U2-9 U9-13 U1-9)
    )
    (net /CPU_A13
      (pins U2-41 U5-6 U1-41)
    )
    (net /CPU_A14
      (pins U2-42 U5-3 U1-42)
    )
    (net /CPU_A15
      (pins U2-43 U4-13 U1-43)
    )
    (net /CPU_A16
      (pins U2-44 U3-21 U4-10 U1-44)
    )
    (net /CPU_A17
      (pins U2-45 U3-20 U4-6 U1-45)
    )
    (net /CPU_A18
      (pins U2-46 U3-19 U4-3 U1-46)
    )
    (net /CPU_CLK
      (pins U2-15 U3-43 U1-15)
    )
    (net /CPU_A19
      (pins U2-47 U3-18 U1-47)
    )
    (net /CPU_A20
      (pins U2-48 U3-17 U1-48)
    )
    (net /CPU_A21
      (pins U2-50 U3-16 U1-50)
    )
    (net /CPU_A22
      (pins U2-51 U3-14 U1-51)
    )
    (net /CPU_A23
      (pins U2-52 U3-12 U1-52)
    )
    (net /CPU_D15
      (pins U6-41 U7-41 U8-41 U2-54 U3-11 U9-41 U1-54)
    )
    (net /CPU_D14
      (pins U6-40 U7-40 U8-40 U2-55 U3-9 U9-40 U1-55)
    )
    (net /CPU_D13
      (pins U6-39 U7-39 U8-39 U2-56 U3-8 U9-39 U1-56)
    )
    (net /CPU_D12
      (pins U6-38 U7-38 U8-38 U2-57 U3-6 U9-38 U1-57)
    )
    (net /CPU_D11
      (pins U6-36 U7-36 U8-36 U2-58 U9-36 U1-58)
    )
    (net /CPU_D10
      (pins U6-35 U7-35 U8-35 U2-59 U9-35 U1-59)
    )
    (net /CPU_D9
      (pins U6-34 U7-34 U8-34 U2-60 U9-34 U1-60)
    )
    (net /CPU_A1
      (pins U2-29 U3-29 U1-29)
    )
    (net /CPU_D8
      (pins U6-33 U7-33 U8-33 U2-61 U9-33 U1-61)
    )
    (net /CPU_A2
      (pins U2-30 U3-28 U1-30)
    )
    (net /CPU_D7
      (pins U6-10 U7-10 U8-10 U2-62 U9-10 U1-62)
    )
    (net /CPU_A3
      (pins U2-31 U3-27 U4-2 U1-31)
    )
    (net /CPU_D6
      (pins U6-9 U7-9 U8-9 U2-63 U9-9 U1-63)
    )
    (net /CPU_A4
      (pins U2-32 U3-26 U4-5 U1-32)
    )
    (net /CPU_D5
      (pins U6-8 U7-8 U8-8 U2-64 U9-8 U1-64)
    )
    (net /MUX_SWITCH
      (pins U3-31 U4-1 U5-1)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12)
    )
    (net "Net-(U6-Pad15)"
      (pins U6-15)
    )
    (net "Net-(U6-Pad16)"
      (pins U6-16)
    )
    (net "Net-(U6-Pad32)"
      (pins U6-32)
    )
    (net "Net-(U7-Pad32)"
      (pins U7-32)
    )
    (net "Net-(U7-Pad16)"
      (pins U7-16)
    )
    (net "Net-(U7-Pad15)"
      (pins U7-15)
    )
    (net "Net-(U7-Pad12)"
      (pins U7-12)
    )
    (net "Net-(U7-Pad11)"
      (pins U7-11)
    )
    (net "Net-(U8-Pad11)"
      (pins U8-11)
    )
    (net "Net-(U8-Pad12)"
      (pins U8-12)
    )
    (net "Net-(U8-Pad15)"
      (pins U8-15)
    )
    (net "Net-(U8-Pad16)"
      (pins U8-16)
    )
    (net "Net-(U8-Pad32)"
      (pins U8-32)
    )
    (net /CPU_AS
      (pins U2-6 U3-2 U1-6)
    )
    (net /CPU_UDS
      (pins U2-7 U3-44 U1-7)
    )
    (net /CPU_LDS
      (pins U2-8 U3-33 U1-8)
    )
    (net /DRAM_UCAS
      (pins U6-30 U7-30 U8-30 U3-41 U9-30)
    )
    (net /DRAM_RAS3
      (pins U3-40 U9-14)
    )
    (net /DRAM_RAS0
      (pins U6-14 U3-34)
    )
    (net /DRAM_RAS1
      (pins U7-14 U3-36)
    )
    (net /DRAM_RAS2
      (pins U8-14 U3-37)
    )
    (net /DRAM_LCAS
      (pins U6-31 U7-31 U8-31 U3-39 U9-31)
    )
    (net /CPU_RESET
      (pins U2-18 U3-1 U1-18)
    )
    (net VCC
      (pins C1-1 C18-1 U2-14 U2-49 U4-16 U5-16 U10-3 U10-4 U1-14 U1-49)
    )
    (net /DRAM_A4
      (pins U6-23 U7-23 U8-23 U4-9 U9-23)
    )
    (net /DRAM_A2
      (pins U6-19 U7-19 U8-19 U4-4 U9-19)
    )
    (net /DRAM_A5
      (pins U6-24 U7-24 U8-24 U4-12 U9-24)
    )
    (net /DRAM_A3
      (pins U6-20 U7-20 U8-20 U4-7 U9-20)
    )
    (net /DRAM_A7
      (pins U6-26 U7-26 U8-26 U5-7 U9-26)
    )
    (net /DRAM_A9
      (pins U6-28 U7-28 U8-28 U5-12 U9-28)
    )
    (net /DRAM_A6
      (pins U6-25 U7-25 U8-25 U5-4 U9-25)
    )
    (net /DRAM_A8
      (pins U6-27 U7-27 U8-27 U5-9 U9-27)
    )
    (net /DRAM_A0
      (pins U6-17 U7-17 U8-17 U3-5 U9-17)
    )
    (net /DRAM_A1
      (pins U6-18 U7-18 U8-18 U3-4 U9-18)
    )
    (net /CPU_DTACK
      (pins U2-10 U1-10)
    )
    (net /CPU_BG
      (pins U2-11 U1-11)
    )
    (net /CPU_BGACK
      (pins U2-12 U1-12)
    )
    (net /CPU_BR
      (pins U2-13 U1-13)
    )
    (net /CPU_HALT
      (pins U2-17 U1-17)
    )
    (net /CPU_VMA
      (pins U2-19 U1-19)
    )
    (net /CPU_E
      (pins U2-20 U1-20)
    )
    (net /CPU_VPA
      (pins U2-21 U1-21)
    )
    (net /CPU_BERR
      (pins U2-22 U1-22)
    )
    (net /CPU_IPL2
      (pins U2-23 U1-23)
    )
    (net /CPU_IPL1
      (pins U2-24 U1-24)
    )
    (net /CPU_IPL0
      (pins U2-25 U1-25)
    )
    (net /CPU_FC2
      (pins U2-26 U1-26)
    )
    (net /CPU_FC1
      (pins U2-27 U1-27)
    )
    (net /CPU_FC0
      (pins U2-28 U1-28)
    )
    (net "Net-(U9-Pad32)"
      (pins U9-32)
    )
    (net "Net-(U9-Pad16)"
      (pins U9-16)
    )
    (net "Net-(U9-Pad15)"
      (pins U9-15)
    )
    (net "Net-(U9-Pad12)"
      (pins U9-12)
    )
    (net "Net-(U9-Pad11)"
      (pins U9-11)
    )
    (net "Net-(U10-Pad8)"
      (pins U10-8)
    )
    (class kicad_default "" /CPU_A1 /CPU_A10 /CPU_A11 /CPU_A12 /CPU_A13 /CPU_A14
      /CPU_A15 /CPU_A16 /CPU_A17 /CPU_A18 /CPU_A19 /CPU_A2 /CPU_A20 /CPU_A21
      /CPU_A22 /CPU_A23 /CPU_A3 /CPU_A4 /CPU_A5 /CPU_A6 /CPU_A7 /CPU_A8 /CPU_A9
      /CPU_AS /CPU_BERR /CPU_BG /CPU_BGACK /CPU_BR /CPU_CLK /CPU_D0 /CPU_D1
      /CPU_D10 /CPU_D11 /CPU_D12 /CPU_D13 /CPU_D14 /CPU_D15 /CPU_D2 /CPU_D3
      /CPU_D4 /CPU_D5 /CPU_D6 /CPU_D7 /CPU_D8 /CPU_D9 /CPU_DTACK /CPU_E /CPU_FC0
      /CPU_FC1 /CPU_FC2 /CPU_HALT /CPU_IPL0 /CPU_IPL1 /CPU_IPL2 /CPU_LDS /CPU_RESET
      /CPU_RW /CPU_UDS /CPU_VMA /CPU_VPA /DRAM_A0 /DRAM_A1 /DRAM_A2 /DRAM_A3
      /DRAM_A4 /DRAM_A5 /DRAM_A6 /DRAM_A7 /DRAM_A8 /DRAM_A9 /DRAM_LCAS /DRAM_RAS0
      /DRAM_RAS1 /DRAM_RAS2 /DRAM_RAS3 /DRAM_UCAS /MUX_SWITCH /TCK /TDI /TDO
      /TMS /VCC33 GND "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(U10-Pad8)"
      "Net-(U6-Pad11)" "Net-(U6-Pad12)" "Net-(U6-Pad15)" "Net-(U6-Pad16)"
      "Net-(U6-Pad32)" "Net-(U7-Pad11)" "Net-(U7-Pad12)" "Net-(U7-Pad15)"
      "Net-(U7-Pad16)" "Net-(U7-Pad32)" "Net-(U8-Pad11)" "Net-(U8-Pad12)"
      "Net-(U8-Pad15)" "Net-(U8-Pad16)" "Net-(U8-Pad32)" "Net-(U9-Pad11)"
      "Net-(U9-Pad12)" "Net-(U9-Pad15)" "Net-(U9-Pad16)" "Net-(U9-Pad32)"
      VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
