---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/targetregisterinfo
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `TargetRegisterInfo` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::TargetRegisterInfo</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/TargetRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a></>}>
<a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a href="/docs/api/structs/llvm/mcregisterdesc">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. <a href="/docs/api/classes/llvm/mcregisterinfo/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> &#42;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a4ca18c9e38bec2b26b575a31e7eb599e">vt&#95;iterator</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mvt/#a184043a6ab3a9922618b34117003e64d">MVT::SimpleValueType</a> &#42;</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ac330b7ad166deef2f26b8abccca62462">TargetRegisterInfo</a> (const TargetRegisterInfoDesc &#42;ID, regclass&#95;iterator RCB, regclass&#95;iterator RCE, const char &#42;const &#42;SRINames, const SubRegCoveredBits &#42;SubIdxRanges, const LaneBitmask &#42;SRILaneMasks, LaneBitmask CoveringLanes, const RegClassInfo &#42;const RCIs, const MVT::SimpleValueType &#42;const RCVTLists, unsigned Mode=0)</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#ae62b2426e72bff8b35b14b8baa12f229">adjustStackMapLiveOutMask</a> (uint32&#95;t &#42;Mask) const</>}>
Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored). <a href="#ae62b2426e72bff8b35b14b8baa12f229">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a242c8591b53ef3b0846119dc1a70df2c">canRealignStack</a> (const MachineFunction &amp;MF) const</>}>
True if the stack can be realigned for the target. <a href="#a242c8591b53ef3b0846119dc1a70df2c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7bd2eaf010a0c53df66932fc514f1cc9">checkAllSuperRegsMarked</a> (const BitVector &amp;RegisterSet, ArrayRef&lt; MCPhysReg &gt; Exceptions=ArrayRef&lt; MCPhysReg &gt;()) const</>}>
Returns true if for every register in the set all super registers are part of the set as well. <a href="#a7bd2eaf010a0c53df66932fc514f1cc9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a> (unsigned IdxA, LaneBitmask Mask) const</>}>
Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first. <a href="#a938dce5c56b702795d4850328f88b559">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a> (unsigned a, unsigned b) const</>}>
Return the subregister index you get from composing two subregister indices. <a href="#a3a4eeb9ff94628ed00e695d6aa8e897f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8d65712ce0f166947f70c5ed53e05921">eliminateFrameIndex</a> (MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger &#42;RS=nullptr) const =0</>}>
This method must be overriden to eliminate abstract frame indices from instructions which may use them. <a href="#a8d65712ce0f166947f70c5ed53e05921">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a38b2fcf28e04e231feb998175fea3ebc">eliminateFrameIndicesBackwards</a> () const</>}>
<a href="/docs/api/classes/llvm/sys/process">Process</a> frame indices in reverse block order. <a href="#a38b2fcf28e04e231feb998175fea3ebc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::string &gt;</>}
  name={<><a href="#a4ffe9e16b02d5cca47a7148ffeaadc95">explainReservedReg</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
Returns either a string explaining why the given register is reserved for this function, or an empty optional if no explanation has been written. <a href="#a4ffe9e16b02d5cca47a7148ffeaadc95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Return the maximal subclass of the given register class that is allocatable or NULL. <a href="#a91c8fd7879e62b4a76d8c23ecef7ef23">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#afa9e8234d75eca83a898e143f4b2502e">getAllocatableSet</a> (const MachineFunction &amp;MF, const TargetRegisterClass &#42;RC=nullptr) const</>}>
Returns a bitset indexed by register number indicating if a register is allocatable or not. <a href="#afa9e8234d75eca83a898e143f4b2502e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#ad71b5bc0aa81f5dec06cbfecaf2f7183">getCalleeSavedRegs</a> (const MachineFunction &#42;MF) const =0</>}>
Return a null-terminated list of all of the callee-saved registers on this target. <a href="#ad71b5bc0aa81f5dec06cbfecaf2f7183">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a51887ac7b6af3703f0a8d37b3ba6b478">getCallPreservedMask</a> (const MachineFunction &amp;MF, CallingConv::ID) const</>}>
Return a mask of call-preserved registers for the given calling convention on the current function. <a href="#a51887ac7b6af3703f0a8d37b3ba6b478">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#ace088f4a3e6aae89469e6c09316e9905">getCommonMinimalPhysRegClass</a> (MCRegister Reg1, MCRegister Reg2, MVT VT=MVT::Other) const</>}>
Returns the common <a href="/docs/api/classes/llvm/register">Register</a> Class of two physical registers of the given type, picking the most sub register class of the right type that contains these two physregs. <a href="#ace088f4a3e6aae89469e6c09316e9905">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#afcc63758f980b5fd9af9078cdd86f47e">getCommonMinimalPhysRegClassLLT</a> (MCRegister Reg1, MCRegister Reg2, LLT Ty=LLT()) const</>}>
Returns the common <a href="/docs/api/classes/llvm/register">Register</a> Class of two physical registers of the given type, picking the most sub register class of the right type that contains these two physregs. <a href="#afcc63758f980b5fd9af9078cdd86f47e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a> (const TargetRegisterClass &#42;A, const TargetRegisterClass &#42;B) const</>}>
Find the largest common subclass of A and B. <a href="#a3b95a9806561854bf48f8f3828b271ad">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a> (const TargetRegisterClass &#42;RCA, unsigned SubA, const TargetRegisterClass &#42;RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const</>}>
Find a common super-register class if it exists. <a href="#a98348fe477d2816f8244444abb2523c3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#acaffb1d6e5fbe875303ed538d75aa593">getConstrainedRegClassForOperand</a> (const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a580872a72109176e2fb94a23f64c73fb">getCoveringLanes</a> () const</>}>
The lane masks returned by <a href="#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can&#39;t be used to determine if a set of sub-registers completely cover another sub-register. <a href="#a580872a72109176e2fb94a23f64c73fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a258e3d0e92c1a4d851ef21a368ceb977">getCoveringSubRegIndexes</a> (const TargetRegisterClass &#42;RC, LaneBitmask LaneMask, SmallVectorImpl&lt; unsigned &gt; &amp;Indexes) const</>}>
Try to find one or more subregister indexes to cover <code>LaneMask</code>. <a href="#a258e3d0e92c1a4d851ef21a368ceb977">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a2d18c4021623487570d997f169d5a0fb">getCrossCopyRegClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Returns a legal register class to copy a register in the specified class to or from. <a href="#a2d18c4021623487570d997f169d5a0fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a3e9f63406a7c3e8742881301f1e386c9">getCSRFirstUseCost</a> () const</>}>
Allow the target to override the cost of using a callee-saved register for the first time. <a href="#a3e9f63406a7c3e8742881301f1e386c9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a4887e769c506fbbe5492d38138893b26">getCustomEHPadPreservedMask</a> (const MachineFunction &amp;MF) const</>}>
Return a register mask for the registers preserved by the unwinder, or nullptr if no custom mask is needed. <a href="#a4887e769c506fbbe5492d38138893b26">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#a593a6d6dce8070d4ae2862a9c77a6a5b">getFrameIndexInstrOffset</a> (const MachineInstr &#42;MI, int Idx) const</>}>
Get the offset from the referenced frame index in the instruction, if there is one. <a href="#a593a6d6dce8070d4ae2862a9c77a6a5b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#aefb3b77455d0e0f2e1e8b56604c63c0c">getFrameRegister</a> (const MachineFunction &amp;MF) const =0</>}>
Debug information queries. <a href="#aefb3b77455d0e0f2e1e8b56604c63c0c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a71ae2a0c271d3a4ffe55476371c336dc">getIntraCallClobberedRegs</a> (const MachineFunction &#42;MF) const</>}>
Return a list of all of the registers which are clobbered &quot;inside&quot; a call to the given function. <a href="#a71ae2a0c271d3a4ffe55476371c336dc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#a44c76c16ba9bc01de1625476d2e56d6a">getIPRACSRegs</a> (const MachineFunction &#42;MF) const</>}>
Return a null-terminated list of all of the callee-saved registers on this target when IPRA is on. <a href="#a44c76c16ba9bc01de1625476d2e56d6a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a7bfa77f06f5334b1488db754fd694959">getLargestLegalSuperClass</a> (const TargetRegisterClass &#42;RC, const MachineFunction &amp;) const</>}>
Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. <a href="#a7bfa77f06f5334b1488db754fd694959">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a> (MCRegister Reg, unsigned SubIdx, const TargetRegisterClass &#42;RC) const</>}>
Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. <a href="#aa5aad3f9195b1fd331f449ce9a709da2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a> (const TargetRegisterClass &#42;A, const TargetRegisterClass &#42;B, unsigned Idx) const</>}>
Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B. <a href="#af14d27fb00fd2058e8da7eec1489df19">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a17287afec9c4e572033dc4d1d6e11367">getMinimalPhysRegClass</a> (MCRegister Reg, MVT VT=MVT::Other) const</>}>
Returns the <a href="/docs/api/classes/llvm/register">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. <a href="#a17287afec9c4e572033dc4d1d6e11367">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a3f95422b6f60195a7d672314ed4e6b4b">getMinimalPhysRegClassLLT</a> (MCRegister Reg, LLT Ty=LLT()) const</>}>
Returns the <a href="/docs/api/classes/llvm/register">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. <a href="#a3f95422b6f60195a7d672314ed4e6b4b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a8603dfa8cd5c45ae2c8c020992cd771a">getNoPreservedMask</a> () const</>}>
Return a register mask that clobbers everything. <a href="#a8603dfa8cd5c45ae2c8c020992cd771a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a> () const =0</>}>
Get the number of dimensions of register pressure. <a href="#a0f68bd50142729a84434a02436bb7b46">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ab636ebc3e5dcb3ca34330098ceb39ecd">getNumSupportedRegs</a> (const MachineFunction &amp;) const</>}>
Return the number of registers for the function. (may overestimate) <a href="#ab636ebc3e5dcb3ca34330098ceb39ecd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af2460aaecee28b4a96ea41286e8aa406">getOffsetOpcodes</a> (const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64&#95;t &gt; &amp;Ops) const</>}>
Gets the DWARF expression opcodes for <code>Offset</code>. <a href="#af2460aaecee28b4a96ea41286e8aa406">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a228e5f06e0b1125c0b58d52bbe9afa46">getPhysRegBaseClass</a> (MCRegister Reg) const</>}>
Return target defined base register class for a physical register. <a href="#a228e5f06e0b1125c0b58d52bbe9afa46">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#afcd35814d3e5cacb008f69344d9e0cb4">getPointerRegClass</a> (const MachineFunction &amp;MF, unsigned Kind=0) const</>}>
Returns a <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> used for pointer values. <a href="#afcd35814d3e5cacb008f69344d9e0cb4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afc99d2835eb4b8cde9e81db9abca597c">getRegAllocationHints</a> (Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap &#42;VRM=nullptr, const LiveRegMatrix &#42;Matrix=nullptr) const</>}>
Get a list of &#39;hint&#39; registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. <a href="#afc99d2835eb4b8cde9e81db9abca597c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#ad4f8f1aca0bb01f65be1d7dee43f7f83">getRegAsmName</a> (MCRegister Reg) const</>}>
Return the assembly name for <code>Reg</code>. <a href="#ad4f8f1aca0bb01f65be1d7dee43f7f83">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a29d7416196f98922a911cb8d65189f91">getRegClass</a> (unsigned i) const</>}>
Returns the register class associated with the enumeration value. <a href="#a29d7416196f98922a911cb8d65189f91">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#af024492cfad9653e8826fb8e226a4386">getRegClassName</a> (const TargetRegisterClass &#42;Class) const</>}>
Returns the name of the register class. <a href="#af024492cfad9653e8826fb8e226a4386">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int &#42;</>}
  name={<><a href="#a6e59dd05198ee6ce7f13294bc0a69b20">getRegClassPressureSets</a> (const TargetRegisterClass &#42;RC) const =0</>}>
Get the dimensions of register pressure impacted by this register class. <a href="#a6e59dd05198ee6ce7f13294bc0a69b20">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/regclassweight">RegClassWeight</a> &amp;</>}
  name={<><a href="#a70892602f22700689a10d93ad3c9f28f">getRegClassWeight</a> (const TargetRegisterClass &#42;RC) const =0</>}>
Get the weight in units of pressure for this register class. <a href="#a70892602f22700689a10d93ad3c9f28f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint8&#95;t &gt;</>}
  name={<><a href="#a5e98f8929f677c6db51f167ac8955d02">getRegisterCosts</a> (const MachineFunction &amp;MF) const</>}>
Get a list of cost values for all registers that correspond to the index returned by RegisterCostTableIndex. <a href="#a5e98f8929f677c6db51f167ac8955d02">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; &gt;</>}
  name={<><a href="#abce97e3b38164c4a57b2ab1249adefb5">getRegMaskNames</a> () const =0</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; &gt;</>}
  name={<><a href="#a624dd05ba6172741caf3e1efcd6d5b39">getRegMasks</a> () const =0</>}>
Return all the call-preserved register masks defined for this target. <a href="#a624dd05ba6172741caf3e1efcd6d5b39">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a7938dc6576340843feb9dfe6f48260e6">getRegPressureLimit</a> (const TargetRegisterClass &#42;RC, MachineFunction &amp;MF) const</>}>
Return the register pressure &quot;high water mark&quot; for the specific register class. <a href="#a7938dc6576340843feb9dfe6f48260e6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a8ba26aeb1ab043b5907d811f14f9ccce">getRegPressureSetLimit</a> (const MachineFunction &amp;MF, unsigned Idx) const =0</>}>
Get the register unit pressure limit for this dimension. <a href="#a8ba26aeb1ab043b5907d811f14f9ccce">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a54ba3e13db9b9b69e1207e91a66e852b">getRegPressureSetName</a> (unsigned Idx) const =0</>}>
Get the name of this register unit pressure set. <a href="#a54ba3e13db9b9b69e1207e91a66e852b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a> (const MachineFunction &amp;MF, unsigned PSetID) const</>}>
Return a heuristic for the machine scheduler to compare the profitability of increasing one register pressure set versus another. <a href="#a65dabc53f655ff6dc7ccccf56b80cf74">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/typesize">TypeSize</a></>}
  name={<><a href="#a4e648e81989bc63b0dac82e5638c31d6">getRegSizeInBits</a> (const TargetRegisterClass &amp;RC) const</>}>
Return the size in bits of a register from class RC. <a href="#a4e648e81989bc63b0dac82e5638c31d6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/typesize">TypeSize</a></>}
  name={<><a href="#abf6dab97914aeb8f7fb7d4bb1e22c430">getRegSizeInBits</a> (Register Reg, const MachineRegisterInfo &amp;MRI) const</>}>
Returns size in bits of a phys/virtual/generic register. <a href="#abf6dab97914aeb8f7fb7d4bb1e22c430">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int &#42;</>}
  name={<><a href="#a3e33f515d9d731525f0fec52122fcd8c">getRegUnitPressureSets</a> (unsigned RegUnit) const =0</>}>
Get the dimensions of register pressure impacted by this register unit. <a href="#a3e33f515d9d731525f0fec52122fcd8c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a> (unsigned RegUnit) const =0</>}>
Get the weight in units of pressure for this register unit. <a href="#ab1d52ba3366d25ff35ad6687bc5c0afd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a> (const MachineFunction &amp;MF) const =0</>}>
Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. <a href="#a82390447c4d818e9ba87147186f2bc9a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a87fa290ccfe9e8742e51e2ddb20f3754">getSpillAlign</a> (const TargetRegisterClass &amp;RC) const</>}>
Return the minimum required alignment in bytes for a spill slot for a register of this class. <a href="#a87fa290ccfe9e8742e51e2ddb20f3754">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a> (const TargetRegisterClass &amp;RC) const</>}>
Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class RC. <a href="#ad0e6256f93a13938e8e59828d5677e32">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a254c642c238cf4cc3d290f4db8f3748e">getSubClassWithSubReg</a> (const TargetRegisterClass &#42;RC, unsigned Idx) const</>}>
Returns the largest legal sub-class of RC that supports the sub-register index Idx. <a href="#a254c642c238cf4cc3d290f4db8f3748e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#ab2147cc6810c7774110ebed17d4a2242">getSubReg</a> (MCRegister Reg, unsigned Idx) const</>}>
Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo. <a href="#ab2147cc6810c7774110ebed17d4a2242">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#adfca880a2484a3b601ce29c113673709">getSubRegIdxOffset</a> (unsigned Idx) const</>}>
Get the offset of the bit range covered by a sub-register index. <a href="#adfca880a2484a3b601ce29c113673709">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9ca617768555afceede2d3bcaac1bc04">getSubRegIdxSize</a> (unsigned Idx) const</>}>
Get the size of the bit range covered by a sub-register index. <a href="#a9ca617768555afceede2d3bcaac1bc04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a> (unsigned SubIdx) const</>}>
Return a bitmask representing the parts of a register that are covered by SubIdx. <a href="#a7a23b6fb3b79b0c2bf4bf4f0cb042840">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a51854af704b2998ccd0a81911968792e">getSubRegIndexName</a> (unsigned SubIdx) const</>}>
Return the human-readable symbolic target-specific name for the specified SubRegIndex. <a href="#a51854af704b2998ccd0a81911968792e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a8b00c697b3b300919e57e52631cad2ae">getSubRegisterClass</a> (const TargetRegisterClass &#42;SuperRC, unsigned SubRegIdx) const</>}>
Return a register class that can be used for a subregister copy from/into <code>SuperRC</code> at <code>SubRegIdx</code>. <a href="#a8b00c697b3b300919e57e52631cad2ae">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/stringliteral">StringLiteral</a> &gt;</>}
  name={<><a href="#a0659753c0326c2182ce0d68e1facd56c">getVRegFlagsOfReg</a> (Register Reg, const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; uint8&#95;t &gt;</>}
  name={<><a href="#a8aa206d90633b66238191c587030c36f">getVRegFlagValue</a> (StringRef Name) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0e61a18a8344327fa20ead0274ac9277">hasRegUnit</a> (MCRegister Reg, MCRegUnit RegUnit) const</>}>
Returns true if Reg contains RegUnit. <a href="#a0e61a18a8344327fa20ead0274ac9277">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa781dc3eb971ed5ccc75be17b3c2a9d1">hasReservedSpillSlot</a> (const MachineFunction &amp;MF, Register Reg, int &amp;FrameIdx) const</>}>
Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. <a href="#aa781dc3eb971ed5ccc75be17b3c2a9d1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a96e76d4f9381108bffdc265b4d666b16">hasStackRealignment</a> (const MachineFunction &amp;MF) const</>}>
True if stack realignment is required and still possible. <a href="#a96e76d4f9381108bffdc265b4d666b16">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a87813a0063e0e5b22eb28ec01c5378e8">isArgumentRegister</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
Returns true if PhysReg can be used as an argument to a function. <a href="#a87813a0063e0e5b22eb28ec01c5378e8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a24bdea2b37ec674e2d1d511dbd5a1d1b">isAsmClobberable</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
Returns false if we can&#39;t guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement. <a href="#a24bdea2b37ec674e2d1d511dbd5a1d1b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad8411ad3f00885b182d4dde587ccfaff">isCalleeSavedPhysReg</a> (MCRegister PhysReg, const MachineFunction &amp;MF) const</>}>
This is a wrapper around <a href="#a51887ac7b6af3703f0a8d37b3ba6b478">getCallPreservedMask()</a>. <a href="#ad8411ad3f00885b182d4dde587ccfaff">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa5b1b68ad732d7f72eee23b082a28fa4">isCallerPreservedPhysReg</a> (MCRegister PhysReg, const MachineFunction &amp;MF) const</>}>
Physical registers that may be modified within a function but are guaranteed to be restored before any uses. <a href="#aa5b1b68ad732d7f72eee23b082a28fa4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a03052ebec698a18129b67298e1304102">isConstantPhysReg</a> (MCRegister PhysReg) const</>}>
Returns true if PhysReg is unallocatable and constant throughout the function. <a href="#a03052ebec698a18129b67298e1304102">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab264f7ff8135f18cdb4261875fef0a5f">isDivergentRegClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Returns true if the register class is considered divergent. <a href="#ab264f7ff8135f18cdb4261875fef0a5f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac3a3709d3d48932e7d6e703391c6ebdf">isFixedRegister</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
Returns true if PhysReg is a fixed register. <a href="#ac3a3709d3d48932e7d6e703391c6ebdf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a081c88f6f970c70a8d0b90cd83813427">isFrameOffsetLegal</a> (const MachineInstr &#42;MI, Register BaseReg, int64&#95;t Offset) const</>}>
Determine whether a given base register plus offset immediate is encodable to resolve a frame index. <a href="#a081c88f6f970c70a8d0b90cd83813427">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60fda2b22a00a8667e646fa8701d85b0">isGeneralPurposeRegister</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
Returns true if PhysReg is a general purpose register. <a href="#a60fda2b22a00a8667e646fa8701d85b0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3d142fb367266d3a1773b1e762e4ee13">isGeneralPurposeRegisterClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Returns true if RC is a class/subclass of general purpose register. <a href="#a3d142fb367266d3a1773b1e762e4ee13">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af2f8f83c931fa084058914c65af13984">isInAllocatableClass</a> (MCRegister RegNo) const</>}>
Return true if the register is in the allocation of any register class. <a href="#af2f8f83c931fa084058914c65af13984">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a43500bf222890b7569f944fe137e3d1c">isInlineAsmReadOnlyReg</a> (const MachineFunction &amp;MF, unsigned PhysReg) const</>}>
Returns true if PhysReg cannot be written to in inline asm statements. <a href="#a43500bf222890b7569f944fe137e3d1c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a77b97edc44b5be77eca22b106db414a3">isNonallocatableRegisterCalleeSave</a> (MCRegister Reg) const</>}>
Some targets have non-allocatable registers that aren&#39;t technically part of the explicit callee saved register list, but should be handled as such in certain cases. <a href="#a77b97edc44b5be77eca22b106db414a3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a> (const TargetRegisterClass &amp;RC, MVT T) const</>}>
Return true if the given <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> has the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> T. <a href="#adaf5c0a9d9f810432a85bd299081e0a7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0db794ef9798a1fbb4a8a4e6581a9f50">isTypeLegalForClass</a> (const TargetRegisterClass &amp;RC, LLT T) const</>}>
Return true if the given <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is compatible with <a href="/docs/api/classes/llvm/llt">LLT</a> T. <a href="#a0db794ef9798a1fbb4a8a4e6581a9f50">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4cb1878aadbbe2a380e1535971b3bb25">isUniformReg</a> (const MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI, Register Reg) const</>}>
Returns true if the register is considered uniform. <a href="#a4cb1878aadbbe2a380e1535971b3bb25">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt/#a184043a6ab3a9922618b34117003e64d">vt&#95;iterator</a></>}
  name={<><a href="#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes&#95;begin</a> (const TargetRegisterClass &amp;RC) const</>}>
<a href="/docs/api/classes/llvm/loop">Loop</a> over all of the value types that can be represented by values in the given register class. <a href="#a78ffd11373487cf19f2ca4e75072ae67">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt/#a184043a6ab3a9922618b34117003e64d">vt&#95;iterator</a></>}
  name={<><a href="#a0d632b5f4b6d8fff51014f7979ed8973">legalclasstypes&#95;end</a> (const TargetRegisterClass &amp;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a965fc42d34bd3c15f23cd8cfd31d6ad6">lookThruCopyLike</a> (Register SrcReg, const MachineRegisterInfo &#42;MRI) const</>}>
Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register. <a href="#a965fc42d34bd3c15f23cd8cfd31d6ad6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a56f7f2867c8f943ceb672823c013df28">lookThruSingleUseCopyChain</a> (Register SrcReg, const MachineRegisterInfo &#42;MRI) const</>}>
Find the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register. <a href="#a56f7f2867c8f943ceb672823c013df28">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a40618817060842f7ea6164f397c2fbd8">markSuperRegs</a> (BitVector &amp;RegisterSet, MCRegister Reg) const</>}>
Mark a register and all its aliases as reserved in the given set. <a href="#a40618817060842f7ea6164f397c2fbd8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#ab41689ddd771c787b7d5675bfda90863">materializeFrameBaseRegister</a> (MachineBasicBlock &#42;MBB, int FrameIdx, int64&#95;t Offset) const</>}>
Insert defining instruction(s) for a pointer to FrameIdx before insertion point I. <a href="#ab41689ddd771c787b7d5675bfda90863">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#add471479cba35ffcfe682aff59499400">needsFrameBaseReg</a> (MachineInstr &#42;MI, int64&#95;t Offset) const</>}>
Returns true if the instruction&#39;s frame index reference would be better served by a base register other than FP or SP. <a href="#add471479cba35ffcfe682aff59499400">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/diexpression">DIExpression</a> &#42;</>}
  name={<><a href="#ac6859ef2a1c57ce668658e21fe90bfad">prependOffsetExpression</a> (const DIExpression &#42;Expr, unsigned PrependFlags, const StackOffset &amp;Offset) const</>}>
Prepends a DWARF expression for <code>Offset</code> to <a href="/docs/api/classes/llvm/diexpression">DIExpression</a> <code>Expr</code>. <a href="#ac6859ef2a1c57ce668658e21fe90bfad">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a></>}
  name={<><a href="#a659ad7898845b8063568aff4825dd07f">regclass&#95;begin</a> () const</>}>
<a href="/docs/api/classes/llvm/register">Register</a> class iterators. <a href="#a659ad7898845b8063568aff4825dd07f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a></>}
  name={<><a href="#a92475282566ab8847bf843675a9762f8">regclass&#95;end</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range</a>&lt; <a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a> &gt;</>}
  name={<><a href="#a1b57440df29489b2a05e7b04bdfc7c96">regclasses</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af279d993c3584942e58ea27ce86c2b79">regClassPriorityTrumpsGlobalness</a> (const MachineFunction &amp;MF) const</>}>
When prioritizing live ranges in register allocation, if this hook returns true then the AllocationPriority of the register class will be treated as more important than whether the range is local to a basic block or global. <a href="#af279d993c3584942e58ea27ce86c2b79">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4d07b23213b2426cc796329c00f8930d">regmaskSubsetEqual</a> (const uint32&#95;t &#42;mask0, const uint32&#95;t &#42;mask1) const</>}>
Return true if all bits that are set in mask <code>mask0</code> are also set in <code>mask1</code>. <a href="#a4d07b23213b2426cc796329c00f8930d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5dddfd4ef6db864a18ecdbe51331b92">regsOverlap</a> (Register RegA, Register RegB) const</>}>
Returns true if the two registers are equal or alias each other. <a href="#ab5dddfd4ef6db864a18ecdbe51331b92">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8c7311bb1b923afbbca6558abdcaedca">requiresFrameIndexReplacementScavenging</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the target requires using the <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> directly for frame elimination despite using requiresFrameIndexScavenging. <a href="#a8c7311bb1b923afbbca6558abdcaedca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5022e6cb3f5ea17bdad4785bab20dbf4">requiresFrameIndexScavenging</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the target requires post PEI scavenging of registers for materializing frame index constants. <a href="#a5022e6cb3f5ea17bdad4785bab20dbf4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f47136e199955eda121e3f5ae22d035">requiresRegisterScavenging</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the target requires (and can make use of) the register scavenger. <a href="#a8f47136e199955eda121e3f5ae22d035">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff0ae5848bdb6d2d25040835b8524264">requiresVirtualBaseRegisters</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access. <a href="#aff0ae5848bdb6d2d25040835b8524264">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab146bdadc6c49a8f6cd3ff74b79b8d55">resolveFrameIndex</a> (MachineInstr &amp;MI, Register BaseReg, int64&#95;t Offset) const</>}>
Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead. <a href="#ab146bdadc6c49a8f6cd3ff74b79b8d55">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a> (unsigned IdxA, LaneBitmask LaneMask) const</>}>
Transform a lanemask given for a virtual register to the corresponding lanemask before using subregister with index <code>IdxA</code>. <a href="#a650a5c87ca87589eb69d4be3af841ee3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a730899298a72e0d39ec402dd5d11c099">reverseLocalAssignment</a> () const</>}>
Allow the target to reverse allocation order of local live ranges. <a href="#a730899298a72e0d39ec402dd5d11c099">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9b83fea6470c12edb28e6b263d9a35c2">saveScavengerRegister</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass &#42;RC, Register Reg) const</>}>
Spill the register so it can be used by the register scavenger. <a href="#a9b83fea6470c12edb28e6b263d9a35c2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a99f3310d1f49bf1a6bf7865b1feb8925">shouldAnalyzePhysregInMachineLoopInfo</a> (MCRegister R) const</>}>
Returns true if <a href="/docs/api/classes/llvm/machineloopinfo">MachineLoopInfo</a> should analyze the given physreg for loop invariance. <a href="#a99f3310d1f49bf1a6bf7865b1feb8925">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aee5cf7a0f373fe9d60dfa8fe24d8035c">shouldCoalesce</a> (MachineInstr &#42;MI, const TargetRegisterClass &#42;SrcRC, unsigned SubReg, const TargetRegisterClass &#42;DstRC, unsigned DstSubReg, const TargetRegisterClass &#42;NewRC, LiveIntervals &amp;LIS) const</>}>
Subtarget Hooks. <a href="#aee5cf7a0f373fe9d60dfa8fe24d8035c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5e5e73c5c13ca2211e1d365363e4170">shouldRealignStack</a> (const MachineFunction &amp;MF) const</>}>
True if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. <a href="#ab5e5e73c5c13ca2211e1d365363e4170">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1ee36ec6dd22cf058ebb96f2a7ef0108">shouldRegionSplitForVirtReg</a> (const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</>}>
<a href="/docs/api/classes/llvm/region">Region</a> split has a high compile time cost especially for large live range. <a href="#a1ee36ec6dd22cf058ebb96f2a7ef0108">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f57fdbb65e054ee2e03be0ffd3001b3">shouldRewriteCopySrc</a> (const TargetRegisterClass &#42;DefRC, unsigned DefSubReg, const TargetRegisterClass &#42;SrcRC, unsigned SrcSubReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a12ba4f86bec51cdb02018564b8f30628">shouldUseDeferredSpillingForVirtReg</a> (const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</>}>
Deferred spilling delays the spill insertion of a virtual register after every other allocation. <a href="#a12ba4f86bec51cdb02018564b8f30628">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3360588bfb6a20e037498dca5da3f262">shouldUseLastChanceRecoloringForVirtReg</a> (const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</>}>
Last chance recoloring has a high compile time cost especially for targets with a lot of registers. <a href="#a3360588bfb6a20e037498dca5da3f262">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8681f09dd6db9839e0cdf1155312c451">trackLivenessAfterRegAlloc</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the live-ins should be tracked after register allocation. <a href="#a8681f09dd6db9839e0cdf1155312c451">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afc7dbe81ac85421b062d799777484147">updateRegAllocHint</a> (Register Reg, Register NewReg, MachineFunction &amp;MF) const</>}>
A callback to allow target a chance to update register allocation hints when a register is &quot;changed&quot; (e.g. <a href="#afc7dbe81ac85421b062d799777484147">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2aeacd22aad0a57332b0ceda2d68063e">useFPForScavengingIndex</a> (const MachineFunction &amp;MF) const</>}>
Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot. <a href="#a2aeacd22aad0a57332b0ceda2d68063e">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a3ca15d9afaf9f6810cc1c41efab02ed9">composeSubRegIndexLaneMaskImpl</a> (unsigned, LaneBitmask) const</>}>
Overridden by <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> in targets that have sub-registers. <a href="#a3ca15d9afaf9f6810cc1c41efab02ed9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae3238ed3145ab88bcd899da7cfc09460">composeSubRegIndicesImpl</a> (unsigned, unsigned) const</>}>
Overridden by <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> in targets that have sub-registers. <a href="#ae3238ed3145ab88bcd899da7cfc09460">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfo/regclassinfo">RegClassInfo</a> &amp;</>}
  name={<><a href="#a852a4600d4487849a5c8e3d08ca3fddd">getRegClassInfo</a> (const TargetRegisterClass &amp;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#adc4b03b1c2288c2eb66826c69099ccdb">getRegisterCostTableIndex</a> (const MachineFunction &amp;MF) const</>}>
Return the register cost table index. <a href="#adc4b03b1c2288c2eb66826c69099ccdb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a55584595e6174713d7797d52bac99137">reverseComposeSubRegIndexLaneMaskImpl</a> (unsigned, LaneBitmask) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a5b62966f0cd148c6774021b439b8f7ac">CoveringLanes</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a88fd459bd3cdd4a8600d56ab87d6ca91">HwMode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfodesc">TargetRegisterInfoDesc</a> &#42;</>}
  name={<><a href="#a95ffb61a708e1ab281d81f0d7e9c4d1d">InfoDesc</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfo/regclassinfo">RegClassInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a></>}
  name={<><a href="#a45e6fa2d0bf9c18f1c1ede094c38e414">RCInfos</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mvt/#a184043a6ab3a9922618b34117003e64d">MVT::SimpleValueType</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a></>}
  name={<><a href="#ae78e9d53eac63af03ceb36575cc4bd5e">RCVTLists</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a></>}
  name={<><a href="#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a></>}
  name={<><a href="#a9332cfc452fa823e0a51e3becb17f5d3">RegClassEnd</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfo/subregcoveredbits">SubRegCoveredBits</a> &#42;</>}
  name={<><a href="#a28366cd088a5e9dc4be5406ddf6cee0c">SubRegIdxRanges</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> &#42;</>}
  name={<><a href="#ae154fd91a98203a73ef3fada7c2dbeba">SubRegIndexLaneMasks</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a>  &#42;</>}
  name={<><a href="#ae1bf1be9bab6a603e39b49b603578525">SubRegIndexNames</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#aa982f20e5259bc8094e8bcfd3c787e5e">dumpReg</a> (Register Reg, unsigned SubRegIndex=0, const TargetRegisterInfo &#42;TRI=nullptr)</>}>
Debugging helper: dump register in human readable form to <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs()</a> stream. <a href="#aa982f20e5259bc8094e8bcfd3c787e5e">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has.

As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.

Definition at line 235 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.

<SectionDefinition>

## Public Member Typedefs

### regclass&#95;iterator {#a07447b6a98904fe9b81a142f5a87ec19}

<MemberDefinition
  prototype={<>using llvm::TargetRegisterInfo::regclass&#95;iterator =  const TargetRegisterClass &#42; const &#42;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00237">237</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### vt&#95;iterator {#a4ca18c9e38bec2b26b575a31e7eb599e}

<MemberDefinition
  prototype={<>using llvm::TargetRegisterInfo::vt&#95;iterator =  const MVT::SimpleValueType &#42;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00238">238</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Constructors

### TargetRegisterInfo() {#ac330b7ad166deef2f26b8abccca62462}

<MemberDefinition
  prototype={<>TargetRegisterInfo::TargetRegisterInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfodesc">TargetRegisterInfoDesc</a> &#42; ID, <a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a> RCB, <a href="#a07447b6a98904fe9b81a142f5a87ec19">regclass&#95;iterator</a> RCE, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> &#42; SRINames, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfo/subregcoveredbits">SubRegCoveredBits</a> &#42; SubIdxRanges, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> &#42; SRILaneMasks, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> CoveringLanes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetregisterinfo/regclassinfo">RegClassInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> RCIs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mvt/#a184043a6ab3a9922618b34117003e64d">MVT::SimpleValueType</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> RCVTLists, unsigned Mode=0)</>}
  labels = {["protected"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00267">267</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00052">52</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Destructor

### ~TargetRegisterInfo() {#a5c5caef09edefc28aefe75a57b51e9e3}

<MemberDefinition
  prototype="TargetRegisterInfo::~TargetRegisterInfo ()"
  labels = {["protected", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00274">274</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### adjustStackMapLiveOutMask() {#ae62b2426e72bff8b35b14b8baa12f229}

<MemberDefinition
  prototype={<>virtual void llvm::TargetRegisterInfo::adjustStackMapLiveOutMask (uint32&#95;t &#42; Mask) const</>}
  labels = {["inline", "virtual"]}>
Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00663">663</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### canRealignStack() {#a242c8591b53ef3b0846119dc1a70df2c}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::canRealignStack (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
True if the stack can be realigned for the target.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01035">1035</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00516">516</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### checkAllSuperRegsMarked() {#a7bd2eaf010a0c53df66932fc514f1cc9}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::checkAllSuperRegsMarked (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp; RegisterSet, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; Exceptions=<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;()) const</>}>
Returns true if for every register in the set all super registers are part of the set as well.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01205">1205</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### composeSubRegIndexLaneMask() {#a938dce5c56b702795d4850328f88b559}

<MemberDefinition
  prototype={<>LaneBitmask llvm::TargetRegisterInfo::composeSubRegIndexLaneMask (unsigned IdxA, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> Mask) const</>}
  labels = {["inline"]}>
Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first.

<SectionUser title="See Also">
<a href="#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices()</a>
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00738">738</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### composeSubRegIndices() {#a3a4eeb9ff94628ed00e695d6aa8e897f}

<MemberDefinition
  prototype="unsigned llvm::TargetRegisterInfo::composeSubRegIndices (unsigned a, unsigned b) const"
  labels = {["inline"]}>
Return the subregister index you get from composing two subregister indices.

The special null sub-register index composes as the identity.

If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn&#39;t tell you.

The <a href="/docs/api/namespaces/llvm/arm">ARM</a> register Q0 has two D subregs dsub&#95;0:D0 and dsub&#95;1:D1. It also has ssub&#95;0:S0 - ssub&#95;3:S3 subregs. If you compose subreg indices dsub&#95;1, ssub&#95;0 you get ssub&#95;2.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00729">729</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### eliminateFrameIndex() {#a8d65712ce0f166947f70c5ed53e05921}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::eliminateFrameIndex (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, int SPAdj, unsigned FIOperandNum, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS=nullptr) const</>}>
This method must be overriden to eliminate abstract frame indices from instructions which may use them.

The instruction referenced by the iterator contains an MO&#95;FrameIndex operand which must be eliminated by this method. This method may modify or replace the specified instruction, as long as it keeps the iterator pointing at the finished product. SPAdj is the SP adjustment due to call frame setup instruction. FIOperandNum is the FI operand number. Returns true if the current instruction was removed and the iterator is not longer valid

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01121">1121</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### eliminateFrameIndicesBackwards() {#a38b2fcf28e04e231feb998175fea3ebc}

<MemberDefinition
  prototype="virtual bool llvm::TargetRegisterInfo::eliminateFrameIndicesBackwards () const"
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/sys/process">Process</a> frame indices in reverse block order.

This changes the behavior of the <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> passed to eliminateFrameIndex. If this is true targets should scavengeRegisterBackwards in eliminateFrameIndex. New targets should prefer reverse scavenging behavior. TODO: Remove this when all targets return true.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01110">1110</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### explainReservedReg() {#a4ffe9e16b02d5cca47a7148ffeaadc95}

<MemberDefinition
  prototype={<>virtual std::optional&lt; std::string &gt; llvm::TargetRegisterInfo::explainReservedReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns either a string explaining why the given register is reserved for this function, or an empty optional if no explanation has been written.

The absence of an explanation does not mean that the register is not reserved (meaning, you should check that PhysReg is in fact reserved before calling this).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00583">583</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getAllocatableClass() {#a91c8fd7879e62b4a76d8c23ecef7ef23}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getAllocatableClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>
Return the maximal subclass of the given register class that is allocatable or NULL.

getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00375">375</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00191">191</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllocatableSet() {#afa9e8234d75eca83a898e143f4b2502e}

<MemberDefinition
  prototype={<>BitVector TargetRegisterInfo::getAllocatableSet (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC=nullptr) const</>}>
Returns a bitset indexed by register number indicating if a register is allocatable or not.

If a register class is specified, returns the subset for the class.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00380">380</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00291">291</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getCalleeSavedRegs() {#ad71b5bc0aa81f5dec06cbfecaf2f7183}

<MemberDefinition
  prototype={<>virtual const MCPhysReg &#42; llvm::TargetRegisterInfo::getCalleeSavedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}>
Return a null-terminated list of all of the callee-saved registers on this target.

The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. Notice: This function does not take into account disabled CSRs. In most cases you will want to use instead the function getCalleeSavedRegs that is implemented in <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00501">501</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCallPreservedMask() {#a51887ac7b6af3703f0a8d37b3ba6b478}

<MemberDefinition
  prototype={<>virtual const uint32&#95;t &#42; llvm::TargetRegisterInfo::getCallPreservedMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>) const</>}
  labels = {["inline", "virtual"]}>
Return a mask of call-preserved registers for the given calling convention on the current function.

The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call.

The mask is an array containing (TRI::getNumRegs()+31)/32 entries. A set bit indicates that all bits of the corresponding register are preserved across the function call. The bit mask is expected to be sub-register complete, i.e. if A is preserved, so are all its sub-registers.

Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask&#91;Reg / 32&#93; &gt;&gt; Reg % 32) &amp; 1.

A NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00531">531</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCommonMinimalPhysRegClass() {#ace088f4a3e6aae89469e6c09316e9905}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getCommonMinimalPhysRegClass (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg1, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg2, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT=MVT::Other) const</>}>
Returns the common <a href="/docs/api/classes/llvm/register">Register</a> Class of two physical registers of the given type, picking the most sub register class of the right type that contains these two physregs.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00354">354</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00266">266</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getCommonMinimalPhysRegClassLLT() {#afcc63758f980b5fd9af9078cdd86f47e}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getCommonMinimalPhysRegClassLLT (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg1, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg2, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty=<a href="/docs/api/classes/llvm/llt">LLT</a>()) const</>}>
Returns the common <a href="/docs/api/classes/llvm/register">Register</a> Class of two physical registers of the given type, picking the most sub register class of the right type that contains these two physregs.

If there is no register class compatible with the given type, returns nullptr.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00369">369</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00276">276</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getCommonSubClass() {#a3b95a9806561854bf48f8f3828b271ad}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getCommonSubClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; A, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; B) const</>}>
Find the largest common subclass of A and B.

Return NULL if there is no common subclass.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00858">858</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00324">324</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getCommonSuperRegClass() {#a98348fe477d2816f8244444abb2523c3}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getCommonSuperRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RCA, unsigned SubA, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RCB, unsigned SubB, unsigned &amp; PreA, unsigned &amp; PreB) const</>}>
Find a common super-register class if it exists.

Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that:


<ul>
<li>PreA + SubA == PreB + SubB (using <a href="#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices()</a>), and</li>
<li>For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</li>
<li>SuperRC-&gt;<a href="/docs/api/files/lib/lib/target/lib/target/xtensa/lib/target/xtensa/mctargetdesc/xtensaasmbackend-cpp/#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a> &gt;= max(RCA-&gt;<a href="/docs/api/files/lib/lib/target/lib/target/xtensa/lib/target/xtensa/mctargetdesc/xtensaasmbackend-cpp/#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a>, RCB-&gt;<a href="/docs/api/files/lib/lib/target/lib/target/xtensa/lib/target/xtensa/mctargetdesc/xtensaasmbackend-cpp/#a13a0babfc55adc9b798c39e65ec9e8a3">getSize()</a>).</li>
</ul>


SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements.

SubA and SubB must not be 0. <a href="/docs/api/classes/llvm/use">Use</a> <a href="#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass()</a> instead.

Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class.

The function returns NULL if no register class can be found.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00819">819</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00354">354</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getConstrainedRegClassForOperand() {#acaffb1d6e5fbe875303ed538d75aa593}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getConstrainedRegClassForOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01209">1209</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCoveringLanes() {#a580872a72109176e2fb94a23f64c73fb}

<MemberDefinition
  prototype="LaneBitmask llvm::TargetRegisterInfo::getCoveringLanes () const"
  labels = {["inline"]}>
The lane masks returned by <a href="#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can&#39;t be used to determine if a set of sub-registers completely cover another sub-register.

The <a href="/docs/api/namespaces/llvm/x86">X86</a> general purpose registers have two lanes corresponding to the sub&#95;8bit and sub&#95;8bit&#95;hi sub-registers. Both sub&#95;32bit and sub&#95;16bit have lane masks &#39;3&#39;, but the sub&#95;16bit sub-register doesn&#39;t fully cover the sub&#95;32bit sub-register.

On the other hand, the <a href="/docs/api/namespaces/llvm/arm">ARM</a> NEON lanes fully cover their registers: The dsub&#95;0 sub-register is completely covered by the ssub&#95;0 and ssub&#95;1 lanes. This is related to the CoveredBySubRegs property on register definitions.

This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given:

Covering = <a href="#a580872a72109176e2fb94a23f64c73fb">getCoveringLanes()</a>; MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB);

If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by SubB.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00456">456</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCoveringSubRegIndexes() {#a258e3d0e92c1a4d851ef21a368ceb977}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::getCoveringSubRegIndexes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> LaneMask, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; unsigned &gt; &amp; Indexes) const</>}>
Try to find one or more subregister indexes to cover <code>LaneMask</code>.

If this is possible, returns true and appends the best matching set of indexes to <code>Indexes</code>. If this is not possible, returns false.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00429">429</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00555">555</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getCrossCopyRegClass() {#a2d18c4021623487570d997f169d5a0fb}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getCrossCopyRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline", "virtual"]}>
Returns a legal register class to copy a register in the specified class to or from.

If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00874">874</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCSRFirstUseCost() {#a3e9f63406a7c3e8742881301f1e386c9}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetRegisterInfo::getCSRFirstUseCost () const"
  labels = {["inline", "virtual"]}>
Allow the target to override the cost of using a callee-saved register for the first time.

Default value of 0 means we will use a callee-saved register if it is available.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00985">985</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCustomEHPadPreservedMask() {#a4887e769c506fbbe5492d38138893b26}

<MemberDefinition
  prototype={<>virtual const uint32&#95;t &#42; llvm::TargetRegisterInfo::getCustomEHPadPreservedMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Return a register mask for the registers preserved by the unwinder, or nullptr if no custom mask is needed.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00540">540</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getFrameIndexInstrOffset() {#a593a6d6dce8070d4ae2862a9c77a6a5b}

<MemberDefinition
  prototype={<>virtual int64&#95;t llvm::TargetRegisterInfo::getFrameIndexInstrOffset (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, int Idx) const</>}
  labels = {["inline", "virtual"]}>
Get the offset from the referenced frame index in the instruction, if there is one.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01048">1048</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getFrameRegister() {#aefb3b77455d0e0f2e1e8b56604c63c0c}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetRegisterInfo::getFrameRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Debug information queries.

getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01198">1198</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getIntraCallClobberedRegs() {#a71ae2a0c271d3a4ffe55476371c336dc}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; MCPhysReg &gt; llvm::TargetRegisterInfo::getIntraCallClobberedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["inline", "virtual"]}>
Return a list of all of the registers which are clobbered &quot;inside&quot; a call to the given function.

For example, these might be needed for PLT sequences of long-branch veneers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00553">553</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getIPRACSRegs() {#a44c76c16ba9bc01de1625476d2e56d6a}

<MemberDefinition
  prototype={<>virtual const MCPhysReg &#42; llvm::TargetRegisterInfo::getIPRACSRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["inline", "virtual"]}>
Return a null-terminated list of all of the callee-saved registers on this target when IPRA is on.

The list should include any non-allocatable registers that the backend uses and assumes will be saved by all calling conventions. This is typically the ISA-standard frame pointer, but could include the thread pointer, TOC pointer, or base pointer for different targets.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00509">509</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getLargestLegalSuperClass() {#a7bfa77f06f5334b1488db754fd694959}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getLargestLegalSuperClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size.

The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00883">883</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getMatchingSuperReg() {#aa5aad3f9195b1fd331f449ce9a709da2}

<MemberDefinition
  prototype={<>MCRegister llvm::TargetRegisterInfo::getMatchingSuperReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, unsigned SubIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>
Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00667">667</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getMatchingSuperRegClass() {#af14d27fb00fd2058e8da7eec1489df19}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getMatchingSuperRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; A, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; B, unsigned Idx) const</>}
  labels = {["virtual"]}>
Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B.

<a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> will synthesize missing A sub-classes.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00678">678</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00338">338</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getMinimalPhysRegClass() {#a17287afec9c4e572033dc4d1d6e11367}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getMinimalPhysRegClass (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT=MVT::Other) const</>}>
Returns the <a href="/docs/api/classes/llvm/register">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00347">347</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00262">262</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getMinimalPhysRegClassLLT() {#a3f95422b6f60195a7d672314ed4e6b4b}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; TargetRegisterInfo::getMinimalPhysRegClassLLT (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty=<a href="/docs/api/classes/llvm/llt">LLT</a>()) const</>}>
Returns the <a href="/docs/api/classes/llvm/register">Register</a> Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.

If there is no register class compatible with the given type, returns nullptr.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00361">361</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00272">272</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getNoPreservedMask() {#a8603dfa8cd5c45ae2c8c020992cd771a}

<MemberDefinition
  prototype={<>virtual const uint32&#95;t &#42; llvm::TargetRegisterInfo::getNoPreservedMask () const</>}
  labels = {["inline", "virtual"]}>
Return a register mask that clobbers everything.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00545">545</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getNumRegClasses() {#a6c675a20e6f9775ef07b661d12ff5d23}

<MemberDefinition
  prototype="unsigned llvm::TargetRegisterInfo::getNumRegClasses () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00839">839</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getNumRegPressureSets() {#a0f68bd50142729a84434a02436bb7b46}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetRegisterInfo::getNumRegPressureSets () const">
Get the number of dimensions of register pressure.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00921">921</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getNumSupportedRegs() {#ab636ebc3e5dcb3ca34330098ceb39ecd}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetRegisterInfo::getNumSupportedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
Return the number of registers for the function. (may overestimate)

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00278">278</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getOffsetOpcodes() {#af2460aaecee28b4a96ea41286e8aa406}

<MemberDefinition
  prototype={<>void TargetRegisterInfo::getOffsetOpcodes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> &amp; Offset, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; uint64&#95;t &gt; &amp; Ops) const</>}
  labels = {["virtual"]}>
Gets the DWARF expression opcodes for <code>Offset</code>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01085">1085</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00690">690</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getPhysRegBaseClass() {#a228e5f06e0b1125c0b58d52bbe9afa46}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getPhysRegBaseClass (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
Return target defined base register class for a physical register.

This is the register class with the lowest BaseClassOrder containing the register. Will be nullptr if the register is not in any base register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00767">767</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getPointerRegClass() {#afcd35814d3e5cacb008f69344d9e0cb4}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getPointerRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Kind=0) const</>}
  labels = {["inline", "virtual"]}>
Returns a <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> used for pointer values.

If a target supports multiple different pointer register classes, kind specifies which one is indicated.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00865">865</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegAllocationHints() {#afc99d2835eb4b8cde9e81db9abca597c}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::getRegAllocationHints (<a href="/docs/api/classes/llvm/register">Register</a> VirtReg, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; Order, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; &amp; Hints, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/virtregmap">VirtRegMap</a> &#42; VRM=nullptr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveregmatrix">LiveRegMatrix</a> &#42; Matrix=nullptr) const</>}
  labels = {["virtual"]}>
Get a list of &#39;hint&#39; registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg.

These registers are effectively moved to the front of the allocation order. If true is returned, regalloc will try to only use hints to the greatest extent possible even if it means spilling.

The Order argument is the allocation order for VirtReg&#39;s register class as returned from <a href="/docs/api/classes/llvm/registerclassinfo/#af70a84f2b85d3855dfed655b61dce250">RegisterClassInfo::getOrder()</a>. The hint registers must come from Order, and they must not be reserved.

The default implementation of this function will only add target independent register allocation hints. Targets that override this function should typically call this default implementation as well and expect to see generic copy hints added.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00955">955</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00457">457</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegAsmName() {#ad4f8f1aca0bb01f65be1d7dee43f7f83}

<MemberDefinition
  prototype={<>virtual StringRef llvm::TargetRegisterInfo::getRegAsmName (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
Return the assembly name for <code>Reg</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01126">1126</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegClass() {#a29d7416196f98922a911cb8d65189f91}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getRegClass (unsigned i) const</>}
  labels = {["inline"]}>
Returns the register class associated with the enumeration value.

See class <a href="/docs/api/classes/llvm/mcoperandinfo">MCOperandInfo</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00845">845</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegClassName() {#af024492cfad9653e8826fb8e226a4386}

<MemberDefinition
  prototype={<>const char &#42; llvm::TargetRegisterInfo::getRegClassName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; Class) const</>}
  labels = {["inline"]}>
Returns the name of the register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00851">851</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegClassPressureSets() {#a6e59dd05198ee6ce7f13294bc0a69b20}

<MemberDefinition
  prototype={<>virtual const int &#42; llvm::TargetRegisterInfo::getRegClassPressureSets (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>
Get the dimensions of register pressure impacted by this register class.

Returns a -1 terminated array of pressure set IDs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00933">933</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegClassWeight() {#a70892602f22700689a10d93ad3c9f28f}

<MemberDefinition
  prototype={<>virtual const RegClassWeight &amp; llvm::TargetRegisterInfo::getRegClassWeight (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>
Get the weight in units of pressure for this register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00911">911</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegisterCosts() {#a5e98f8929f677c6db51f167ac8955d02}

<MemberDefinition
  prototype={<>ArrayRef&lt; uint8&#95;t &gt; llvm::TargetRegisterInfo::getRegisterCosts (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline"]}>
Get a list of cost values for all registers that correspond to the index returned by RegisterCostTableIndex.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00385">385</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegMaskNames() {#abce97e3b38164c4a57b2ab1249adefb5}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; const char &#42; &gt; llvm::TargetRegisterInfo::getRegMaskNames () const</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00563">563</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegMasks() {#a624dd05ba6172741caf3e1efcd6d5b39}

<MemberDefinition
  prototype={<>virtual ArrayRef&lt; const uint32&#95;t &#42; &gt; llvm::TargetRegisterInfo::getRegMasks () const</>}>
Return all the call-preserved register masks defined for this target.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00562">562</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegPressureLimit() {#a7938dc6576340843feb9dfe6f48260e6}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetRegisterInfo::getRegPressureLimit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Return the register pressure &quot;high water mark&quot; for the specific register class.

The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit.

Note: this is the old register pressure model that relies on a manually specified representative register class per value type.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00896">896</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegPressureSetLimit() {#a8ba26aeb1ab043b5907d811f14f9ccce}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetRegisterInfo::getRegPressureSetLimit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Idx) const</>}>
Get the register unit pressure limit for this dimension.

This limit must be adjusted dynamically for reserved registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00928">928</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegPressureSetName() {#a54ba3e13db9b9b69e1207e91a66e852b}

<MemberDefinition
  prototype={<>virtual const char &#42; llvm::TargetRegisterInfo::getRegPressureSetName (unsigned Idx) const</>}>
Get the name of this register unit pressure set.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00924">924</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegPressureSetScore() {#a65dabc53f655ff6dc7ccccf56b80cf74}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetRegisterInfo::getRegPressureSetScore (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned PSetID) const</>}
  labels = {["inline", "virtual"]}>
Return a heuristic for the machine scheduler to compare the profitability of increasing one register pressure set versus another.

The scheduler will prefer increasing the register pressure of the set which returns the largest value for this function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00905">905</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegSizeInBits() {#a4e648e81989bc63b0dac82e5638c31d6}

<MemberDefinition
  prototype={<>TypeSize llvm::TargetRegisterInfo::getRegSizeInBits (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline"]}>
Return the size in bits of a register from class RC.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00294">294</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegSizeInBits() {#abf6dab97914aeb8f7fb7d4bb1e22c430}

<MemberDefinition
  prototype={<>TypeSize TargetRegisterInfo::getRegSizeInBits (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>
Returns size in bits of a phys/virtual/generic register.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00915">915</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00534">534</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegUnitPressureSets() {#a3e33f515d9d731525f0fec52122fcd8c}

<MemberDefinition
  prototype={<>virtual const int &#42; llvm::TargetRegisterInfo::getRegUnitPressureSets (unsigned RegUnit) const</>}>
Get the dimensions of register pressure impacted by this register unit.

Returns a -1 terminated array of pressure set IDs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00938">938</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegUnitWeight() {#ab1d52ba3366d25ff35ad6687bc5c0afd}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetRegisterInfo::getRegUnitWeight (unsigned RegUnit) const">
Get the weight in units of pressure for this register unit.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00918">918</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getReservedRegs() {#a82390447c4d818e9ba87147186f2bc9a}

<MemberDefinition
  prototype={<>virtual BitVector llvm::TargetRegisterInfo::getReservedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g.

stack pointer, return address. A reserved register:
<ul>
<li>is not allocatable</li>
<li>is considered always live</li>
<li>is ignored by liveness tracking It is often necessary to reserve the super registers of a reserved register as well, to avoid them getting allocated indirectly. You may use <a href="#a40618817060842f7ea6164f397c2fbd8">markSuperRegs()</a> and <a href="#a7bd2eaf010a0c53df66932fc514f1cc9">checkAllSuperRegsMarked()</a> in this case.</li>
</ul>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00575">575</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSpillAlign() {#a87fa290ccfe9e8742e51e2ddb20f3754}

<MemberDefinition
  prototype={<>Align llvm::TargetRegisterInfo::getSpillAlign (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline"]}>
Return the minimum required alignment in bytes for a spill slot for a register of this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00306">306</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSpillSize() {#ad0e6256f93a13938e8e59828d5677e32}

<MemberDefinition
  prototype={<>unsigned llvm::TargetRegisterInfo::getSpillSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline"]}>
Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class RC.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00300">300</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubClassWithSubReg() {#a254c642c238cf4cc3d290f4db8f3748e}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getSubClassWithSubReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned Idx) const</>}
  labels = {["inline", "virtual"]}>
Returns the largest legal sub-class of RC that supports the sub-register index Idx.

If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC.

<a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> generates a version of this function that is good enough in most cases. Targets can override if they have constraints that <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> doesn&#39;t understand. For example, the x86 sub&#95;8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32&#95;ABCD regiister class in 32-bit mode.

<a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> will synthesize missing RC sub-classes.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00703">703</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubReg() {#ab2147cc6810c7774110ebed17d4a2242}

<MemberDefinition
  prototype={<>MCRegister llvm::TargetRegisterInfo::getSubReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, unsigned Idx) const</>}
  labels = {["inline"]}>
Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.

Return zero if the sub-register does not exist.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01217">1217</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubRegIdxOffset() {#adfca880a2484a3b601ce29c113673709}

<MemberDefinition
  prototype="unsigned TargetRegisterInfo::getSubRegIdxOffset (unsigned Idx) const">
Get the offset of the bit range covered by a sub-register index.

If an Offset doesn&#39;t make sense (the index isn&#39;t continuous, or is used to access sub-registers at different offsets), return -1.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00414">414</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00636">636</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getSubRegIdxSize() {#a9ca617768555afceede2d3bcaac1bc04}

<MemberDefinition
  prototype="unsigned TargetRegisterInfo::getSubRegIdxSize (unsigned Idx) const">
Get the size of the bit range covered by a sub-register index.

If the index isn&#39;t continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00409">409</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00630">630</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### getSubRegIndexLaneMask() {#a7a23b6fb3b79b0c2bf4bf4f0cb042840}

<MemberDefinition
  prototype="LaneBitmask llvm::TargetRegisterInfo::getSubRegIndexLaneMask (unsigned SubIdx) const"
  labels = {["inline"]}>
Return a bitmask representing the parts of a register that are covered by SubIdx.

<SectionUser title="See Also">
<a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a>.
</SectionUser>

SubIdx == 0 is allowed, it has the lane mask ~0u.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00420">420</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubRegIndexName() {#a51854af704b2998ccd0a81911968792e}

<MemberDefinition
  prototype={<>const char &#42; llvm::TargetRegisterInfo::getSubRegIndexName (unsigned SubIdx) const</>}
  labels = {["inline"]}>
Return the human-readable symbolic target-specific name for the specified SubRegIndex.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00400">400</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubRegisterClass() {#a8b00c697b3b300919e57e52631cad2ae}

<MemberDefinition
  prototype={<>virtual const TargetRegisterClass &#42; llvm::TargetRegisterInfo::getSubRegisterClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SuperRC, unsigned SubRegIdx) const</>}
  labels = {["inline", "virtual"]}>
Return a register class that can be used for a subregister copy from/into <code>SuperRC</code> at <code>SubRegIdx</code>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00711">711</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getVRegFlagsOfReg() {#a0659753c0326c2182ce0d68e1facd56c}

<MemberDefinition
  prototype={<>virtual SmallVector&lt; StringLiteral &gt; llvm::TargetRegisterInfo::getVRegFlagsOfReg (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01233">1233</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getVRegFlagValue() {#a8aa206d90633b66238191c587030c36f}

<MemberDefinition
  prototype={<>virtual std::optional&lt; uint8&#95;t &gt; llvm::TargetRegisterInfo::getVRegFlagValue (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Name) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01228">1228</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasRegUnit() {#a0e61a18a8344327fa20ead0274ac9277}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::hasRegUnit (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, <a href="/docs/api/namespaces/llvm/#a8adc81fee7f9e66260dd2b626660c9c9">MCRegUnit</a> RegUnit) const</>}
  labels = {["inline"]}>
Returns true if Reg contains RegUnit.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00469">469</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasReservedSpillSlot() {#aa781dc3eb971ed5ccc75be17b3c2a9d1}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::hasReservedSpillSlot (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/register">Register</a> Reg, int &amp; FrameIdx) const</>}
  labels = {["inline", "virtual"]}>
Return true if target has reserved a spill slot in the stack frame of the given function for the specified register.

e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells PEI not to create a new stack frame object for the given register. It should be called only after determineCalleeSaves().

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01024">1024</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasStackRealignment() {#a96e76d4f9381108bffdc265b4d666b16}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::hasStackRealignment (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline"]}>
True if stack realignment is required and still possible.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01042">1042</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isArgumentRegister() {#a87813a0063e0e5b22eb28ec01c5378e8}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isArgumentRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if PhysReg can be used as an argument to a function.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00637">637</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isAsmClobberable() {#a24bdea2b37ec674e2d1d511dbd5a1d1b}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isAsmClobberable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns false if we can&#39;t guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00589">589</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isCalleeSavedPhysReg() {#ad8411ad3f00885b182d4dde587ccfaff}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::isCalleeSavedPhysReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
This is a wrapper around <a href="#a51887ac7b6af3703f0a8d37b3ba6b478">getCallPreservedMask()</a>.

Return true if the register is preserved after the call.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00633">633</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00503">503</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### isCallerPreservedPhysReg() {#aa5b1b68ad732d7f72eee23b082a28fa4}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isCallerPreservedPhysReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Physical registers that may be modified within a function but are guaranteed to be restored before any uses.

This is useful for targets that have call sequences where a GOT register may be updated by the caller prior to a call and is guaranteed to be restored (also by the caller) after the call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00626">626</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isConstantPhysReg() {#a03052ebec698a18129b67298e1304102}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isConstantPhysReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if PhysReg is unallocatable and constant throughout the function.

Used by <a href="/docs/api/classes/llvm/machineregisterinfo/#abe36a37a2974f73af12228bccbaef0b4">MachineRegisterInfo::isConstantPhysReg()</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00602">602</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isDivergentRegClass() {#ab264f7ff8135f18cdb4261875fef0a5f}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isDivergentRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the register class is considered divergent.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00605">605</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isFixedRegister() {#ac3a3709d3d48932e7d6e703391c6ebdf}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isFixedRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if PhysReg is a fixed register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00643">643</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isFrameOffsetLegal() {#a081c88f6f970c70a8d0b90cd83813427}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isFrameOffsetLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/classes/llvm/register">Register</a> BaseReg, int64&#95;t Offset) const</>}
  labels = {["inline", "virtual"]}>
Determine whether a given base register plus offset immediate is encodable to resolve a frame index.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01079">1079</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isGeneralPurposeRegister() {#a60fda2b22a00a8667e646fa8701d85b0}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isGeneralPurposeRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if PhysReg is a general purpose register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00649">649</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isGeneralPurposeRegisterClass() {#a3d142fb367266d3a1773b1e762e4ee13}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isGeneralPurposeRegisterClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline", "virtual"]}>
Returns true if RC is a class/subclass of general purpose register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00656">656</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isInAllocatableClass() {#af2f8f83c931fa084058914c65af13984}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::isInAllocatableClass (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> RegNo) const</>}
  labels = {["inline"]}>
Return true if the register is in the allocation of any register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00394">394</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isInlineAsmReadOnlyReg() {#a43500bf222890b7569f944fe137e3d1c}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isInlineAsmReadOnlyReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned PhysReg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if PhysReg cannot be written to in inline asm statements.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00595">595</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isNonallocatableRegisterCalleeSave() {#a77b97edc44b5be77eca22b106db414a3}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isNonallocatableRegisterCalleeSave (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
Some targets have non-allocatable registers that aren&#39;t technically part of the explicit callee saved register list, but should be handled as such in certain cases.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01224">1224</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isTypeLegalForClass() {#adaf5c0a9d9f810432a85bd299081e0a7}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::isTypeLegalForClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC, <a href="/docs/api/classes/llvm/mvt">MVT</a> T) const</>}
  labels = {["inline"]}>
Return true if the given <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> has the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> T.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00311">311</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isTypeLegalForClass() {#a0db794ef9798a1fbb4a8a4e6581a9f50}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::isTypeLegalForClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC, <a href="/docs/api/classes/llvm/llt">LLT</a> T) const</>}
  labels = {["inline"]}>
Return true if the given <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is compatible with <a href="/docs/api/classes/llvm/llt">LLT</a> T.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00319">319</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isUniformReg() {#a4cb1878aadbbe2a380e1535971b3bb25}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::isUniformReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> &amp; RBI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the register is considered uniform.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00610">610</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### legalclasstypes&#95;begin() {#a78ffd11373487cf19f2ca4e75072ae67}

<MemberDefinition
  prototype={<>vt&#95;iterator llvm::TargetRegisterInfo::legalclasstypes&#95;begin (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline"]}>
<a href="/docs/api/classes/llvm/loop">Loop</a> over all of the value types that can be represented by values in the given register class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00333">333</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### legalclasstypes&#95;end() {#a0d632b5f4b6d8fff51014f7979ed8973}

<MemberDefinition
  prototype={<>vt&#95;iterator llvm::TargetRegisterInfo::legalclasstypes&#95;end (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00337">337</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### lookThruCopyLike() {#a965fc42d34bd3c15f23cd8cfd31d6ad6}

<MemberDefinition
  prototype={<>Register TargetRegisterInfo::lookThruCopyLike (<a href="/docs/api/classes/llvm/register">Register</a> SrcReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI) const</>}
  labels = {["virtual"]}>
Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register.

If a physical register is encountered, we stop the search.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00480">480</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00643">643</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### lookThruSingleUseCopyChain() {#a56f7f2867c8f943ceb672823c013df28}

<MemberDefinition
  prototype={<>Register TargetRegisterInfo::lookThruSingleUseCopyChain (<a href="/docs/api/classes/llvm/register">Register</a> SrcReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42; MRI) const</>}
  labels = {["virtual"]}>
Find the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register.

If a physical register is encountered, we stop the search. Return the original SrcReg if all the definitions in the chain only have one user and not a physical register.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00490">490</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00665">665</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### markSuperRegs() {#a40618817060842f7ea6164f397c2fbd8}

<MemberDefinition
  prototype={<>void TargetRegisterInfo::markSuperRegs (<a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp; RegisterSet, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}>
Mark a register and all its aliases as reserved in the given set.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01201">1201</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00076">76</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### materializeFrameBaseRegister() {#ab41689ddd771c787b7d5675bfda90863}

<MemberDefinition
  prototype={<>virtual Register llvm::TargetRegisterInfo::materializeFrameBaseRegister (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, int FrameIdx, int64&#95;t Offset) const</>}
  labels = {["inline", "virtual"]}>
Insert defining instruction(s) for a pointer to FrameIdx before insertion point I.

Return materialized frame pointer.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01063">1063</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### needsFrameBaseReg() {#add471479cba35ffcfe682aff59499400}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::needsFrameBaseReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, int64&#95;t Offset) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the instruction&#39;s frame index reference would be better served by a base register other than FP or SP.

Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01057">1057</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### prependOffsetExpression() {#ac6859ef2a1c57ce668658e21fe90bfad}

<MemberDefinition
  prototype={<>DIExpression &#42; TargetRegisterInfo::prependOffsetExpression (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/diexpression">DIExpression</a> &#42; Expr, unsigned PrependFlags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> &amp; Offset) const</>}>
Prepends a DWARF expression for <code>Offset</code> to <a href="/docs/api/classes/llvm/diexpression">DIExpression</a> <code>Expr</code>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01090">1090</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00697">697</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### regclass&#95;begin() {#a659ad7898845b8063568aff4825dd07f}

<MemberDefinition
  prototype={<>regclass&#95;iterator llvm::TargetRegisterInfo::regclass&#95;begin () const</>}
  labels = {["inline"]}>
<a href="/docs/api/classes/llvm/register">Register</a> class iterators.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00833">833</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### regclass&#95;end() {#a92475282566ab8847bf843675a9762f8}

<MemberDefinition
  prototype={<>regclass&#95;iterator llvm::TargetRegisterInfo::regclass&#95;end () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00834">834</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### regclasses() {#a1b57440df29489b2a05e7b04bdfc7c96}

<MemberDefinition
  prototype={<>iterator&#95;range&lt; regclass&#95;iterator &gt; llvm::TargetRegisterInfo::regclasses () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00835">835</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### regClassPriorityTrumpsGlobalness() {#af279d993c3584942e58ea27ce86c2b79}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::regClassPriorityTrumpsGlobalness (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
When prioritizing live ranges in register allocation, if this hook returns true then the AllocationPriority of the register class will be treated as more important than whether the range is local to a basic block or global.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01189">1189</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### regmaskSubsetEqual() {#a4d07b23213b2426cc796329c00f8930d}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::regmaskSubsetEqual (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; mask0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; mask1) const</>}>
Return true if all bits that are set in mask <code>mask0</code> are also set in <code>mask1</code>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00559">559</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00524">524</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### regsOverlap() {#ab5dddfd4ef6db864a18ecdbe51331b92}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterInfo::regsOverlap (<a href="/docs/api/classes/llvm/register">Register</a> RegA, <a href="/docs/api/classes/llvm/register">Register</a> RegB) const</>}
  labels = {["inline"]}>
Returns true if the two registers are equal or alias each other.

The registers may be virtual registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00460">460</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### requiresFrameIndexReplacementScavenging() {#a8c7311bb1b923afbbca6558abdcaedca}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::requiresFrameIndexReplacementScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target requires using the <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> directly for frame elimination despite using requiresFrameIndexScavenging.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01007">1007</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### requiresFrameIndexScavenging() {#a5022e6cb3f5ea17bdad4785bab20dbf4}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::requiresFrameIndexScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target requires post PEI scavenging of registers for materializing frame index constants.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01001">1001</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### requiresRegisterScavenging() {#a8f47136e199955eda121e3f5ae22d035}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::requiresRegisterScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target requires (and can make use of) the register scavenger.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00989">989</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### requiresVirtualBaseRegisters() {#aff0ae5848bdb6d2d25040835b8524264}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::requiresVirtualBaseRegisters (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01014">1014</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### resolveFrameIndex() {#ab146bdadc6c49a8f6cd3ff74b79b8d55}

<MemberDefinition
  prototype={<>virtual void llvm::TargetRegisterInfo::resolveFrameIndex (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> BaseReg, int64&#95;t Offset) const</>}
  labels = {["inline", "virtual"]}>
Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01072">1072</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### reverseComposeSubRegIndexLaneMask() {#a650a5c87ca87589eb69d4be3af841ee3}

<MemberDefinition
  prototype={<>LaneBitmask llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask (unsigned IdxA, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> LaneMask) const</>}
  labels = {["inline"]}>
Transform a lanemask given for a virtual register to the corresponding lanemask before using subregister with index <code>IdxA</code>.

This is the reverse of <a href="#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask()</a>, assuming Mask is a valie lane mask (no invalid bits set) the following holds: X0 = composeSubRegIndexLaneMask(Idx, Mask) X1 = reverseComposeSubRegIndexLaneMask(Idx, X0) =&gt; X1 == Mask

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00752">752</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### reverseLocalAssignment() {#a730899298a72e0d39ec402dd5d11c099}

<MemberDefinition
  prototype="virtual bool llvm::TargetRegisterInfo::reverseLocalAssignment () const"
  labels = {["inline", "virtual"]}>
Allow the target to reverse allocation order of local live ranges.

This will generally allocate shorter local live ranges first. For targets with many registers, this could reduce regalloc compile time by a large factor. It is disabled by default for three reasons: (1) Top-down allocation is simpler and easier to debug for targets that don&#39;t benefit from reversing the order. (2) Bottom-up allocation could result in poor evicition decisions on some targets affecting the performance of compiled code. (3) Bottom-up allocation is no longer guaranteed to optimally color.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00980">980</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### saveScavengerRegister() {#a9b83fea6470c12edb28e6b263d9a35c2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::saveScavengerRegister (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; UseMI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline", "virtual"]}>
Spill the register so it can be used by the register scavenger.

Return true if the register was spilled, false otherwise. If this function does not spill the register, the scavenger will instead spill it to the emergency spill slot.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01097">1097</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### shouldAnalyzePhysregInMachineLoopInfo() {#a99f3310d1f49bf1a6bf7865b1feb8925}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::shouldAnalyzePhysregInMachineLoopInfo (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> R) const</>}
  labels = {["inline", "virtual"]}>
Returns true if <a href="/docs/api/classes/llvm/machineloopinfo">MachineLoopInfo</a> should analyze the given physreg for loop invariance.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00617">617</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### shouldCoalesce() {#aee5cf7a0f373fe9d60dfa8fe24d8035c}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::shouldCoalesce (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SrcRC, unsigned SubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; DstRC, unsigned DstSubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; NewRC, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &amp; LIS) const</>}
  labels = {["inline", "virtual"]}>
Subtarget Hooks.

SrcRC and DstRC will be morphed into NewRC if this returns true.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01140">1140</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### shouldRealignStack() {#ab5e5e73c5c13ca2211e1d365363e4170}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::shouldRealignStack (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
True if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01039">1039</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00520">520</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldRegionSplitForVirtReg() {#a1ee36ec6dd22cf058ebb96f2a7ef0108}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::shouldRegionSplitForVirtReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/classes/llvm/region">Region</a> split has a high compile time cost especially for large live range.

This method is used to decide whether or not <code>VirtReg</code> should go through this expensive splitting heuristic.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01152">1152</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00065">65</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldRewriteCopySrc() {#a5f57fdbb65e054ee2e03be0ffd3001b3}

<MemberDefinition
  prototype={<>bool TargetRegisterInfo::shouldRewriteCopySrc (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; DefRC, unsigned DefSubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SrcRC, unsigned SrcSubReg) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00685">685</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00448">448</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldUseDeferredSpillingForVirtReg() {#a12ba4f86bec51cdb02018564b8f30628}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::shouldUseDeferredSpillingForVirtReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg) const</>}
  labels = {["inline", "virtual"]}>
Deferred spilling delays the spill insertion of a virtual register after every other allocation.

By deferring the spilling, it is sometimes possible to eliminate that spilling altogether because something else could have been eliminated, thus leaving some space for the virtual register. However, this comes with a compile time impact because it adds one more stage to the greedy register allocator. This method is used to decide whether <code>VirtReg</code> should use the deferred spilling stage instead of being spilled right away.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01180">1180</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### shouldUseLastChanceRecoloringForVirtReg() {#a3360588bfb6a20e037498dca5da3f262}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::shouldUseLastChanceRecoloringForVirtReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/liveinterval">LiveInterval</a> &amp; VirtReg) const</>}
  labels = {["inline", "virtual"]}>
Last chance recoloring has a high compile time cost especially for targets with a lot of registers.

This method is used to decide whether or not <code>VirtReg</code> should go through this expensive heuristic. When this target hook is hit, by returning false, there is a high chance that the register allocation will fail altogether (usually with &quot;ran out of registers&quot;). That said, this error usually points to another problem in the optimization pipeline.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01165">1165</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### trackLivenessAfterRegAlloc() {#a8681f09dd6db9839e0cdf1155312c451}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the live-ins should be tracked after register allocation.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l01030">1030</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### updateRegAllocHint() {#afc7dbe81ac85421b062d799777484147}

<MemberDefinition
  prototype={<>virtual void llvm::TargetRegisterInfo::updateRegAllocHint (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/classes/llvm/register">Register</a> NewReg, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
A callback to allow target a chance to update register allocation hints when a register is &quot;changed&quot; (e.g.

coalesced) to another register. e.g. On <a href="/docs/api/namespaces/llvm/arm">ARM</a>, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00966">966</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### useFPForScavengingIndex() {#a2aeacd22aad0a57332b0ceda2d68063e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetRegisterInfo::useFPForScavengingIndex (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00995">995</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### composeSubRegIndexLaneMaskImpl() {#a3ca15d9afaf9f6810cc1c41efab02ed9}

<MemberDefinition
  prototype={<>virtual LaneBitmask llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl (unsigned, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a>) const</>}
  labels = {["inline", "protected", "virtual"]}>
Overridden by <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> in targets that have sub-registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00779">779</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### composeSubRegIndicesImpl() {#ae3238ed3145ab88bcd899da7cfc09460}

<MemberDefinition
  prototype="virtual unsigned llvm::TargetRegisterInfo::composeSubRegIndicesImpl (unsigned, unsigned) const"
  labels = {["inline", "protected", "virtual"]}>
Overridden by <a href="/docs/api/namespaces/llvm/tablegen">TableGen</a> in targets that have sub-registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00773">773</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegClassInfo() {#a852a4600d4487849a5c8e3d08ca3fddd}

<MemberDefinition
  prototype={<>const RegClassInfo &amp; llvm::TargetRegisterInfo::getRegClassInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}
  labels = {["inline", "protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00827">827</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegisterCostTableIndex() {#adc4b03b1c2288c2eb66826c69099ccdb}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetRegisterInfo::getRegisterCostTableIndex (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "protected", "virtual"]}>
Return the register cost table index.

This implementation is sufficient for most architectures and can be overriden by targets in case there are multiple cost values associated with each register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00791">791</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### reverseComposeSubRegIndexLaneMaskImpl() {#a55584595e6174713d7797d52bac99137}

<MemberDefinition
  prototype={<>virtual LaneBitmask llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl (unsigned, <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a>) const</>}
  labels = {["inline", "protected", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00783">783</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### CoveringLanes {#a5b62966f0cd148c6774021b439b8f7ac}

<MemberDefinition
  prototype="LaneBitmask llvm::TargetRegisterInfo::CoveringLanes">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00261">261</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### HwMode {#a88fd459bd3cdd4a8600d56ab87d6ca91}

<MemberDefinition
  prototype="unsigned llvm::TargetRegisterInfo::HwMode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00264">264</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### InfoDesc {#a95ffb61a708e1ab281d81f0d7e9c4d1d}

<MemberDefinition
  prototype={<>const TargetRegisterInfoDesc&#42; llvm::TargetRegisterInfo::InfoDesc</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00252">252</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### RCInfos {#a45e6fa2d0bf9c18f1c1ede094c38e414}

<MemberDefinition
  prototype={<>const RegClassInfo&#42; const llvm::TargetRegisterInfo::RCInfos</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00262">262</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### RCVTLists {#ae78e9d53eac63af03ceb36575cc4bd5e}

<MemberDefinition
  prototype={<>const MVT::SimpleValueType&#42; const llvm::TargetRegisterInfo::RCVTLists</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00263">263</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### RegClassBegin {#af00cd530bd24da7afb1ec0f0ff28a326}

<MemberDefinition
  prototype={<>regclass&#95;iterator llvm::TargetRegisterInfo::RegClassBegin</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00260">260</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### RegClassEnd {#a9332cfc452fa823e0a51e3becb17f5d3}

<MemberDefinition
  prototype={<>regclass&#95;iterator llvm::TargetRegisterInfo::RegClassEnd</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00260">260</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SubRegIdxRanges {#a28366cd088a5e9dc4be5406ddf6cee0c}

<MemberDefinition
  prototype={<>const SubRegCoveredBits&#42; llvm::TargetRegisterInfo::SubRegIdxRanges</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00254">254</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SubRegIndexLaneMasks {#ae154fd91a98203a73ef3fada7c2dbeba}

<MemberDefinition
  prototype={<>const LaneBitmask&#42; llvm::TargetRegisterInfo::SubRegIndexLaneMasks</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00258">258</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SubRegIndexNames {#ae1bf1be9bab6a603e39b49b603578525}

<MemberDefinition
  prototype={<>const char&#42; const&#42; llvm::TargetRegisterInfo::SubRegIndexNames</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00253">253</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### dumpReg() {#aa982f20e5259bc8094e8bcfd3c787e5e}

<MemberDefinition
  prototype={<>LLVM&#95;DUMP&#95;METHOD void TargetRegisterInfo::dumpReg (<a href="/docs/api/classes/llvm/register">Register</a> Reg, unsigned SubRegIndex=0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI=nullptr)</>}
  labels = {["static"]}>
Debugging helper: dump register in human readable form to <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs()</a> stream.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00760">760</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp/#l00717">717</a> of file <a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/targetregisterinfo-cpp">TargetRegisterInfo.cpp</a></li>
</ul>

</DoxygenPage>
