==28285== Cachegrind, a cache and branch-prediction profiler
==28285== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28285== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28285== Command: ./mser .
==28285== 
--28285-- warning: L3 cache found, using its data for the LL simulation.
--28285-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28285-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28285== 
==28285== Process terminating with default action of signal 15 (SIGTERM)
==28285==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28285==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28285== 
==28285== I   refs:      1,940,648,675
==28285== I1  misses:            1,207
==28285== LLi misses:            1,202
==28285== I1  miss rate:          0.00%
==28285== LLi miss rate:          0.00%
==28285== 
==28285== D   refs:        801,557,210  (542,554,657 rd   + 259,002,553 wr)
==28285== D1  misses:        2,041,542  (    811,786 rd   +   1,229,756 wr)
==28285== LLd misses:        1,692,128  (    511,531 rd   +   1,180,597 wr)
==28285== D1  miss rate:           0.3% (        0.1%     +         0.5%  )
==28285== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28285== 
==28285== LL refs:           2,042,749  (    812,993 rd   +   1,229,756 wr)
==28285== LL misses:         1,693,330  (    512,733 rd   +   1,180,597 wr)
==28285== LL miss rate:            0.1% (        0.0%     +         0.5%  )
