    *** *** *** *** 
    Results are good 
    *** *** *** *** 

C:\training\hls\labs\improve_area\dct_prj\solution1\sim\verilog>call xelab xil_defaultlib.apatb_dct_top -prj dct.prj --lib "ieee_proposed=./ieee_proposed" -s dct  
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top -prj dct.prj --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.autotb.v:88]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.autotb.v:89]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.autotb.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct_dct_1d2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_1d2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct_dct_1d2_dct_coeff_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_1d2_dct_coeff_table_rom
INFO: [VRFC 10-311] analyzing module dct_dct_1d2_dct_coeff_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct_dct_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct_dct_2d_row_outbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_2d_row_outbuf_ram
INFO: [VRFC 10-311] analyzing module dct_dct_2d_row_outbuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct_mac_muladd_15s_16s_32ns_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15s_16s_32ns_32_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15s_16s_32ns_32_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_dct_2d_row_outbuf_ram
Compiling module xil_defaultlib.dct_dct_2d_row_outbuf(DataWidth=...
Compiling module xil_defaultlib.dct_dct_1d2_dct_coeff_table_rom
Compiling module xil_defaultlib.dct_dct_1d2_dct_coeff_table(Data...
Compiling module xil_defaultlib.dct_mac_muladd_15s_16s_32ns_32_1...
Compiling module xil_defaultlib.dct_mac_muladd_15s_16s_32ns_32_1...
Compiling module xil_defaultlib.dct_dct_1d2
Compiling module xil_defaultlib.dct_dct_2d
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_dct_top
Built simulation snapshot dct

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "39735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 39775 ns : File "C:/training/hls/labs/improve_area/dct_prj/solution1/sim/verilog/dct.autotb.v" Line 264
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jun 11 12:02:48 2016...
    *** *** *** *** 
    Results are good 
    *** *** *** *** 
