/**
*   @file    Reg_eSys_CMU.h
*   @version 1.0.1
*
*   @brief   AUTOSAR Mcu - Macros for memory access.
*   @details Macros/Defines used for registry and memory read/write.
*
*   @addtogroup MCU
*   @{
*/
/*==================================================================================================
*   Project              : AUTOSAR 4.3 MCAL
*   Platform             : ARM
*   Peripheral           : MC
*   Dependencies         : none
*
*   Autosar Version      : 4.3.1
*   Autosar Revision     : ASR_REL_4_3_REV_0001
*   Autosar Conf.Variant :
*   SW Version           : 1.0.1
*   Build Version        : S32K14x_MCAL_1_0_1_RTM_HF3_ASR_REL_4_3_REV_0001_20201116
*
*   (c) Copyright 2006-2016 Freescale Semiconductor, Inc. 
*       Copyright 2017-2019 NXP
*   All Rights Reserved.
==================================================================================================*/
/*==================================================================================================
==================================================================================================*/


#ifndef REG_ESYS_CMU_H
#define REG_ESYS_CMU_H


#ifdef __cplusplus
extern "C"{
#endif


/**
* @page misra_violations MISRA-C:2004 violations
*
* @section REG_ESYS_CMU_h_REF_1
* Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined
* This violation is due to function like macros defined for register operations.
* Function like macros are used to reduce code complexity.
*
* @section [global]
* Violates MISRA 2004 Required Rule 5.1, Identifiers (internal and external) shall not rely
* on the significance of more than 31 characters. The used compilers use more than 31 chars for
* identifiers.
*/


/*==================================================================================================
                                         INCLUDE FILES
 1) system and project includes
 2) needed interfaces from external units
 3) internal and external interfaces from this unit
==================================================================================================*/
#include "Std_Types.h"
#include "Reg_eSys.h"
#include "Mcu_CMU_IPVersion.h"

/*==================================================================================================
                               SOURCE FILE VERSION INFORMATION
==================================================================================================*/
#define REG_ESYS_CMU_VENDOR_ID                       43
#define REG_ESYS_CMU_AR_RELEASE_MAJOR_VERSION        4
#define REG_ESYS_CMU_AR_RELEASE_MINOR_VERSION        3
#define REG_ESYS_CMU_AR_RELEASE_REVISION_VERSION     1
#define REG_ESYS_CMU_SW_MAJOR_VERSION                1
#define REG_ESYS_CMU_SW_MINOR_VERSION                0
#define REG_ESYS_CMU_SW_PATCH_VERSION                1

/*==================================================================================================
                                      FILE VERSION CHECKS
==================================================================================================*/
/* Check if current file and Std_Types header file are of the same version */
#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
    #if ((REG_ESYS_CMU_AR_RELEASE_MAJOR_VERSION != STD_AR_RELEASE_MAJOR_VERSION) || \
         (REG_ESYS_CMU_AR_RELEASE_MINOR_VERSION != STD_AR_RELEASE_MINOR_VERSION) \
        )
        #error "AutoSar Version Numbers of Reg_eSys_CMU.h and Std_Types.h are different"
    #endif
#endif

/* Check if current file and Reg_eSys header file are of the same version */
#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
    #if ((REG_ESYS_CMU_AR_RELEASE_MAJOR_VERSION != REG_ESYS_AR_RELEASE_MAJOR_VERSION) || \
         (REG_ESYS_CMU_AR_RELEASE_MINOR_VERSION != REG_ESYS_AR_RELEASE_MINOR_VERSION) \
        )
        #error "AutoSar Version Numbers of Reg_eSys_CMU.h and Reg_eSys.h are different"
    #endif
#endif

/* Check if current file and Mcu_CMU_IPVersion header file are of the same version */
#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
    #if ((REG_ESYS_CMU_AR_RELEASE_MAJOR_VERSION != MCU_CMU_IPVERSION_AR_RELEASE_MAJOR_VERSION) || \
         (REG_ESYS_CMU_AR_RELEASE_MINOR_VERSION != MCU_CMU_IPVERSION_AR_RELEASE_MINOR_VERSION) \
        )
        #error "AutoSar Version Numbers of Reg_eSys_CMU.h and Mcu_CMU_IPVersion.h are different"
    #endif
#endif

/*==================================================================================================
*                                          CONSTANTS
==================================================================================================*/

/*==================================================================================================
                                       DEFINES AND MACROS
==================================================================================================*/
#if (IPV_CMU == IPV_CMU_00_00_00_01)
#ifdef MCU_ENABLE_CMU_PERIPHERAL
#if(MCU_ENABLE_CMU_PERIPHERAL == STD_ON)

/* define CMU0  */
#define CMU0_CHANNEL                    ((uint8)0U)
/* define CMU1  */
#define CMU1_CHANNEL                    ((uint8)1U)

/* CMU Global Configuration Register (GCR) */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_GCR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000000U) \
                                         )
/* CMU Reference Count Configuration Register (RCCR) */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_RCCR_X_ADDR32(chNumber)    ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000004U) \
                                         )
/* CMU High Threshold Configuration Register (HTCR) */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_HTCR_X_ADDR32(chNumber)    ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000008U) \
                                         )
/* CMU Low Threshold Configuration Register (LTCR) */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_LTCR_X_ADDR32(chNumber)    ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x0000000CU) \
                                         )
/* CMU Status Register (SR) */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_SR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000010U) \
                                         )
/* CMU Interrupt Enable Register (IER)*/
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_IER_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000014U) \
                                         )

/* for CMU_GCR_X_ADDR32 */
#define CMU_GCR_X_FCE_MASK32           ((uint32)0x00000001U)

/* for CMU_RCCR_ADDR32 */
#define CMU_RCCR_RWBITS_MASK32         ((uint32)0x0000FFFFU)
#define CMU_RCCR_RESBITS_MASK32        ((uint32)0x00000000U)

/* for CMU_HTCR_ADDR32 */
#define CMU_HTCR_RWBITS_MASK32         ((uint32)0x00FFFFFFU)
#define CMU_HTCR_RESBITS_MASK32        ((uint32)0x00000000U)

/* for CMU_LTCR_ADDR32 */
#define CMU_LTCR_RWBITS_MASK32         ((uint32)0x00FFFFFFU)
#define CMU_LTCR_RESBITS_MASK32        ((uint32)0x00000000U)

/* for CMU_IER_ADDR32 */
#define CMU_IER_RWBITS_MASK32          ((uint32)0x0000000FU)
#define CMU_IER_FHH_MASK32             ((uint32)0x00000002U)
#define CMU_IER_FLL_MASK32             ((uint32)0x00000001U)
#define CMU_IER_RESBITS_MASK32         ((uint32)0x00000000U)

/* for CMU_SR_ADDR32 */
#define CMU_SR_RWBITS_MASK32          ((uint32)0x0000001FU)
#define CMU_SR_SRBIT_MASK32           ((uint32)0x00000010U)
#define CMU_SR_MASK32                 ((uint32)0x00000003U)

/********** reset values S32K11X ***********/
#define MCU_CMU_RCCR_RESET_VALUE_U32     ((uint32)0x00000000U)
#define MCU_CMU_HTCR_RESET_VALUE_U32     ((uint32)0x00000000U)
#define MCU_CMU_LTCR_RESET_VALUE_U32     ((uint32)0x00000000U)
#define MCU_CMU_IER_RESET_VALUE_U32      ((uint32)0x00000000U)
#define MCU_CMU_SR_RESET_VALUE_U32       ((uint32)0x00000003U)

#endif
#endif
#else 
/* CMU Control Status Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_CSR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000000U) \
                                         )
/* CMU Frequency Display Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_FDR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000004U) \
                                         )
/* CMU High Frequency Reference Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_HFREFR_X_ADDR32(chNumber)    ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000008U) \
                                         )
/* CMU Low Frequency Reference Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_LFREFR_X_ADDR32(chNumber)    ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                                   (uint32)0x0000000CU \
                                                  ) \
                                         )
/* CMU Interrupt Status Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_ISR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000010U) \
                                         )
/* CMU Measurement Duration Register */
/** @violates @ref REG_ESYS_CMU_h_REF_1 MISRA 2004 Advisory Rule 19.7, Function-like macro defined.*/
#define CMU_MDR_X_ADDR32(chNumber)       ((uint32)(Mcu_CMU_au32BaseAddr[(chNumber)] + \
                                          (uint32)0x00000018U) \
                                         )

/* defines for various fields */
/* for CMU_CSR_ADDR32 */
#define CMU_CSR_RWBITS_MASK32            ((uint32)0x00800307U)
#define CMU_CSR_RESBITS_MASK32           ((uint32)0x00000000U)
#define CMU_CSR_MASK32                   (CMU_CSR_RWBITS_MASK32)
#define CMU_CSR_SFM_MASK32               ((uint32)0x00800000U)
#define CMU_CSR_CHKSEL_MASK32            ((uint32)0x00000300U)
#define CMU_CSR_RCDIV_MASK32             ((uint32)0x00000006U)
#define CMU_CSR_CME_MASK32               ((uint32)0x00000001U)

/* for CMU_FDR_ADDR32 */
#define CMU_FDR_MASK32                   ((uint32)0x000FFFFFU)

/* for CMU_HFREFR_ADDR32 */
#define CMU_HFREFR_RWBITS_MASK32         ((uint32)0x00000FFFU)
#define CMU_HFREFR_RESBITS_MASK32        ((uint32)0x00000000U)

/* for CMU_LFREFR_ADDR32 */
#define CMU_LFREFR_RWBITS_MASK32         ((uint32)0x00000FFFU)
#define CMU_LFREFR_RESBITS_MASK32        ((uint32)0x00000000U)

/* for CMU_ISR_ADDR32 */
#define CMU_ISR_RWBITS_MASK32            ((uint32)0x0000000FU)
#define CMU_ISR_MASK32                   (CMU_ISR_RWBITS_MASK32)
#define CMU_ISR_FLCI_MASK32              ((uint32)0x00000008U)
#define CMU_ISR_FHHI_MASK32              ((uint32)0x00000004U)
#define CMU_ISR_FLLI_MASK32              ((uint32)0x00000002U)
#define CMU_ISR_OLRI_MASK32              ((uint32)0x00000001U)

/* for CMU_MDR_ADDR32 */
#define CMU_MDR_RWBITS_MASK32            ((uint32)0x000FFFFFU)
#define CMU_MDR_RESBITS_MASK32           ((uint32)0x00000000U)

/********** reset values */
#define MCU_CMU_CSR_RESET_VALUE_U32      ((uint32)0x00000006U)
#define MCU_CMU_HFREFR_RESET_VALUE_U32   ((uint32)0x00000FFFU)
#define MCU_CMU_LREF_RESET_VALUE_U32     ((uint32)0x00000000U)
#define MCU_CMU_MDR_MD_RESET_VALUE_U32   ((uint32)0x00000000U)
#define MCU_CMU_ISR_RESET_VALUE_U32      ((uint32)0x0000000FU)

/* Clock Input Sources */
#define CMU_MODULE_0           ((uint8)0U)
#define CMU_MODULE_1           ((uint8)1U)
#define CMU_MODULE_2           ((uint8)2U)
#define CMU_MODULE_3           ((uint8)3U)
#define CMU_MODULE_4           ((uint8)4U)
#define CMU_MODULE_5           ((uint8)5U)
#define CMU_MODULE_6           ((uint8)6U)
#define CMU_MODULE_7           ((uint8)7U)
#define CMU_MODULE_8           ((uint8)8U)
#define CMU_MODULE_9           ((uint8)9U)
#define CMU_MODULE_10          ((uint8)10U)
#define CMU_MODULE_11          ((uint8)11U)
#define CMU_MODULE_12          ((uint8)12U)
#define CMU_MODULE_13          ((uint8)13U)

#endif

/*==================================================================================================
*                                             ENUMS
==================================================================================================*/


/*==================================================================================================
*                                STRUCTURES AND OTHER TYPEDEFS
==================================================================================================*/


/*==================================================================================================
*                                GLOBAL VARIABLE DECLARATIONS
==================================================================================================*/


/*==================================================================================================
*                                    FUNCTION PROTOTYPES
==================================================================================================*/



#ifdef __cplusplus
}
#endif

#endif /* REG_ESYS_CMU_H */

/** @} */
