D:/projects/fpgaclock/fpga/rtl/toplevel.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/toplevel.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity toplevel
-- Compiling architecture toplevel_arch of toplevel

} {} {}} D:/projects/fpgaclock/fpga/rtl/reset.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/reset.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity reset_controller
-- Compiling architecture reset_controller_arch of reset_controller

} {} {}} D:/projects/fpgaclock/fpga/rtl/cmd_screen.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/cmd_screen.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cmd_screen
-- Compiling architecture cmd_screen_arch of cmd_screen

} {} {}} D:/projects/fpgaclock/fpga/rtl/cmd_pixel.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/cmd_pixel.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cmd_pixel
-- Compiling architecture cmd_pixel_arch of cmd_pixel

} {} {}} D:/projects/fpgaclock/fpga/rtl/cmd_blit.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/cmd_blit.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cmd_blit
-- Compiling architecture cmd_blit_arch of cmd_blit

} {} {}} D:/projects/fpgaclock/fpga/rtl/cmd_fill.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/cmd_fill.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cmd_fill
-- Compiling architecture cmd_fill_arch of cmd_fill

} {} {}} D:/projects/fpgaclock/fpga/rtl/ledpanel_controller_tb.vhd {2 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/ledpanel_controller_tb.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ledpanel_controller_tb
-- Compiling architecture Behavioral of ledpanel_controller_tb
** Warning: D:/projects/fpgaclock/fpga/rtl/ledpanel_controller_tb.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} D:/projects/fpgaclock/fpga/rtl/init_data.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/init_data.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity whitemagic_init_screen
-- Compiling architecture whitemagic_init_screen_arch of whitemagic_init_screen

} {} {}} D:/projects/fpgaclock/fpga/rtl/port2_ram.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/port2_ram.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity port2_ram
-- Compiling architecture rtl of port2_ram

} {} {}} D:/projects/fpgaclock/fpga/rtl/ledpanel_controller.vhd {2 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/ledpanel_controller.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ledpanel_controller
-- Compiling architecture ledpanel_controller_arch of ledpanel_controller
** Warning: D:/projects/fpgaclock/fpga/rtl/ledpanel_controller.vhd(375): (vcom-1508) Type conversion on actual associated with formal "i_raddr" must define index range(s).
** Warning: D:/projects/fpgaclock/fpga/rtl/ledpanel_controller.vhd(378): (vcom-1508) Type conversion on actual associated with formal "i_waddr" must define index range(s).

} {} {}} D:/projects/fpgaclock/fpga/rtl/cmd_lut.vhd {1 {vcom -work work -2008 -explicit -stats=none D:/projects/fpgaclock/fpga/rtl/cmd_lut.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cmd_lut
-- Compiling architecture rtl of cmd_lut

} {} {}}
