/**
 * \file IfxMtu_bf.h
 * \brief
 * \copyright Copyright (c) 2014 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC27XA_TS_V3.0.1.R2
 * Specification: TC27xA_TS_V3.0.1_SFR_OPEN_MARKET.xml (Revision: V3.0.1)
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Mtu_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Mtu
 * 
 */
#ifndef IFXMTU_BF_H
#define IFXMTU_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Mtu_BitfieldsMask
 * \{  */

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN0 */
#define IFX_MTU_ACCEN0_EN0_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN0 */
#define IFX_MTU_ACCEN0_EN0_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN0 */
#define IFX_MTU_ACCEN0_EN0_OFF (0)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN10 */
#define IFX_MTU_ACCEN0_EN10_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN10 */
#define IFX_MTU_ACCEN0_EN10_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN10 */
#define IFX_MTU_ACCEN0_EN10_OFF (10)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN11 */
#define IFX_MTU_ACCEN0_EN11_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN11 */
#define IFX_MTU_ACCEN0_EN11_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN11 */
#define IFX_MTU_ACCEN0_EN11_OFF (11)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN12 */
#define IFX_MTU_ACCEN0_EN12_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN12 */
#define IFX_MTU_ACCEN0_EN12_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN12 */
#define IFX_MTU_ACCEN0_EN12_OFF (12)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN13 */
#define IFX_MTU_ACCEN0_EN13_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN13 */
#define IFX_MTU_ACCEN0_EN13_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN13 */
#define IFX_MTU_ACCEN0_EN13_OFF (13)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN14 */
#define IFX_MTU_ACCEN0_EN14_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN14 */
#define IFX_MTU_ACCEN0_EN14_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN14 */
#define IFX_MTU_ACCEN0_EN14_OFF (14)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN15 */
#define IFX_MTU_ACCEN0_EN15_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN15 */
#define IFX_MTU_ACCEN0_EN15_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN15 */
#define IFX_MTU_ACCEN0_EN15_OFF (15)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN16 */
#define IFX_MTU_ACCEN0_EN16_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN16 */
#define IFX_MTU_ACCEN0_EN16_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN16 */
#define IFX_MTU_ACCEN0_EN16_OFF (16)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN17 */
#define IFX_MTU_ACCEN0_EN17_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN17 */
#define IFX_MTU_ACCEN0_EN17_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN17 */
#define IFX_MTU_ACCEN0_EN17_OFF (17)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN18 */
#define IFX_MTU_ACCEN0_EN18_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN18 */
#define IFX_MTU_ACCEN0_EN18_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN18 */
#define IFX_MTU_ACCEN0_EN18_OFF (18)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN19 */
#define IFX_MTU_ACCEN0_EN19_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN19 */
#define IFX_MTU_ACCEN0_EN19_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN19 */
#define IFX_MTU_ACCEN0_EN19_OFF (19)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN1 */
#define IFX_MTU_ACCEN0_EN1_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN1 */
#define IFX_MTU_ACCEN0_EN1_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN1 */
#define IFX_MTU_ACCEN0_EN1_OFF (1)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN20 */
#define IFX_MTU_ACCEN0_EN20_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN20 */
#define IFX_MTU_ACCEN0_EN20_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN20 */
#define IFX_MTU_ACCEN0_EN20_OFF (20)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN21 */
#define IFX_MTU_ACCEN0_EN21_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN21 */
#define IFX_MTU_ACCEN0_EN21_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN21 */
#define IFX_MTU_ACCEN0_EN21_OFF (21)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN22 */
#define IFX_MTU_ACCEN0_EN22_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN22 */
#define IFX_MTU_ACCEN0_EN22_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN22 */
#define IFX_MTU_ACCEN0_EN22_OFF (22)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN23 */
#define IFX_MTU_ACCEN0_EN23_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN23 */
#define IFX_MTU_ACCEN0_EN23_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN23 */
#define IFX_MTU_ACCEN0_EN23_OFF (23)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN24 */
#define IFX_MTU_ACCEN0_EN24_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN24 */
#define IFX_MTU_ACCEN0_EN24_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN24 */
#define IFX_MTU_ACCEN0_EN24_OFF (24)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN25 */
#define IFX_MTU_ACCEN0_EN25_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN25 */
#define IFX_MTU_ACCEN0_EN25_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN25 */
#define IFX_MTU_ACCEN0_EN25_OFF (25)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN26 */
#define IFX_MTU_ACCEN0_EN26_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN26 */
#define IFX_MTU_ACCEN0_EN26_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN26 */
#define IFX_MTU_ACCEN0_EN26_OFF (26)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN27 */
#define IFX_MTU_ACCEN0_EN27_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN27 */
#define IFX_MTU_ACCEN0_EN27_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN27 */
#define IFX_MTU_ACCEN0_EN27_OFF (27)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN28 */
#define IFX_MTU_ACCEN0_EN28_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN28 */
#define IFX_MTU_ACCEN0_EN28_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN28 */
#define IFX_MTU_ACCEN0_EN28_OFF (28)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN29 */
#define IFX_MTU_ACCEN0_EN29_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN29 */
#define IFX_MTU_ACCEN0_EN29_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN29 */
#define IFX_MTU_ACCEN0_EN29_OFF (29)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN2 */
#define IFX_MTU_ACCEN0_EN2_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN2 */
#define IFX_MTU_ACCEN0_EN2_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN2 */
#define IFX_MTU_ACCEN0_EN2_OFF (2)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN30 */
#define IFX_MTU_ACCEN0_EN30_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN30 */
#define IFX_MTU_ACCEN0_EN30_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN30 */
#define IFX_MTU_ACCEN0_EN30_OFF (30)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN31 */
#define IFX_MTU_ACCEN0_EN31_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN31 */
#define IFX_MTU_ACCEN0_EN31_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN31 */
#define IFX_MTU_ACCEN0_EN31_OFF (31)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN3 */
#define IFX_MTU_ACCEN0_EN3_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN3 */
#define IFX_MTU_ACCEN0_EN3_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN3 */
#define IFX_MTU_ACCEN0_EN3_OFF (3)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN4 */
#define IFX_MTU_ACCEN0_EN4_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN4 */
#define IFX_MTU_ACCEN0_EN4_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN4 */
#define IFX_MTU_ACCEN0_EN4_OFF (4)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN5 */
#define IFX_MTU_ACCEN0_EN5_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN5 */
#define IFX_MTU_ACCEN0_EN5_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN5 */
#define IFX_MTU_ACCEN0_EN5_OFF (5)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN6 */
#define IFX_MTU_ACCEN0_EN6_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN6 */
#define IFX_MTU_ACCEN0_EN6_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN6 */
#define IFX_MTU_ACCEN0_EN6_OFF (6)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN7 */
#define IFX_MTU_ACCEN0_EN7_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN7 */
#define IFX_MTU_ACCEN0_EN7_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN7 */
#define IFX_MTU_ACCEN0_EN7_OFF (7)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN8 */
#define IFX_MTU_ACCEN0_EN8_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN8 */
#define IFX_MTU_ACCEN0_EN8_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN8 */
#define IFX_MTU_ACCEN0_EN8_OFF (8)

/** \\brief  Length for Ifx_MTU_ACCEN0_Bits.EN9 */
#define IFX_MTU_ACCEN0_EN9_LEN (1)

/** \\brief  Mask for Ifx_MTU_ACCEN0_Bits.EN9 */
#define IFX_MTU_ACCEN0_EN9_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_ACCEN0_Bits.EN9 */
#define IFX_MTU_ACCEN0_EN9_OFF (9)

/** \\brief  Length for Ifx_MTU_ID_Bits.MODNUMBER */
#define IFX_MTU_ID_MODNUMBER_LEN (16)

/** \\brief  Mask for Ifx_MTU_ID_Bits.MODNUMBER */
#define IFX_MTU_ID_MODNUMBER_MSK (0xffff)

/** \\brief  Offset for Ifx_MTU_ID_Bits.MODNUMBER */
#define IFX_MTU_ID_MODNUMBER_OFF (16)

/** \\brief  Length for Ifx_MTU_ID_Bits.MODREV */
#define IFX_MTU_ID_MODREV_LEN (8)

/** \\brief  Mask for Ifx_MTU_ID_Bits.MODREV */
#define IFX_MTU_ID_MODREV_MSK (0xff)

/** \\brief  Offset for Ifx_MTU_ID_Bits.MODREV */
#define IFX_MTU_ID_MODREV_OFF (0)

/** \\brief  Length for Ifx_MTU_ID_Bits.MODTYPE */
#define IFX_MTU_ID_MODTYPE_LEN (8)

/** \\brief  Mask for Ifx_MTU_ID_Bits.MODTYPE */
#define IFX_MTU_ID_MODTYPE_MSK (0xff)

/** \\brief  Offset for Ifx_MTU_ID_Bits.MODTYPE */
#define IFX_MTU_ID_MODTYPE_OFF (8)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM0AIU */
#define IFX_MTU_MEMSTAT0_MEM0AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM0AIU */
#define IFX_MTU_MEMSTAT0_MEM0AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM0AIU */
#define IFX_MTU_MEMSTAT0_MEM0AIU_OFF (0)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM10AIU */
#define IFX_MTU_MEMSTAT0_MEM10AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM10AIU */
#define IFX_MTU_MEMSTAT0_MEM10AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM10AIU */
#define IFX_MTU_MEMSTAT0_MEM10AIU_OFF (10)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM11AIU */
#define IFX_MTU_MEMSTAT0_MEM11AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM11AIU */
#define IFX_MTU_MEMSTAT0_MEM11AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM11AIU */
#define IFX_MTU_MEMSTAT0_MEM11AIU_OFF (11)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM12AIU */
#define IFX_MTU_MEMSTAT0_MEM12AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM12AIU */
#define IFX_MTU_MEMSTAT0_MEM12AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM12AIU */
#define IFX_MTU_MEMSTAT0_MEM12AIU_OFF (12)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM13AIU */
#define IFX_MTU_MEMSTAT0_MEM13AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM13AIU */
#define IFX_MTU_MEMSTAT0_MEM13AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM13AIU */
#define IFX_MTU_MEMSTAT0_MEM13AIU_OFF (13)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM14AIU */
#define IFX_MTU_MEMSTAT0_MEM14AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM14AIU */
#define IFX_MTU_MEMSTAT0_MEM14AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM14AIU */
#define IFX_MTU_MEMSTAT0_MEM14AIU_OFF (14)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM15AIU */
#define IFX_MTU_MEMSTAT0_MEM15AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM15AIU */
#define IFX_MTU_MEMSTAT0_MEM15AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM15AIU */
#define IFX_MTU_MEMSTAT0_MEM15AIU_OFF (15)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM16AIU */
#define IFX_MTU_MEMSTAT0_MEM16AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM16AIU */
#define IFX_MTU_MEMSTAT0_MEM16AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM16AIU */
#define IFX_MTU_MEMSTAT0_MEM16AIU_OFF (16)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM17AIU */
#define IFX_MTU_MEMSTAT0_MEM17AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM17AIU */
#define IFX_MTU_MEMSTAT0_MEM17AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM17AIU */
#define IFX_MTU_MEMSTAT0_MEM17AIU_OFF (17)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM18AIU */
#define IFX_MTU_MEMSTAT0_MEM18AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM18AIU */
#define IFX_MTU_MEMSTAT0_MEM18AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM18AIU */
#define IFX_MTU_MEMSTAT0_MEM18AIU_OFF (18)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM19AIU */
#define IFX_MTU_MEMSTAT0_MEM19AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM19AIU */
#define IFX_MTU_MEMSTAT0_MEM19AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM19AIU */
#define IFX_MTU_MEMSTAT0_MEM19AIU_OFF (19)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM1AIU */
#define IFX_MTU_MEMSTAT0_MEM1AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM1AIU */
#define IFX_MTU_MEMSTAT0_MEM1AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM1AIU */
#define IFX_MTU_MEMSTAT0_MEM1AIU_OFF (1)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM20AIU */
#define IFX_MTU_MEMSTAT0_MEM20AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM20AIU */
#define IFX_MTU_MEMSTAT0_MEM20AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM20AIU */
#define IFX_MTU_MEMSTAT0_MEM20AIU_OFF (20)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM21AIU */
#define IFX_MTU_MEMSTAT0_MEM21AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM21AIU */
#define IFX_MTU_MEMSTAT0_MEM21AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM21AIU */
#define IFX_MTU_MEMSTAT0_MEM21AIU_OFF (21)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM22AIU */
#define IFX_MTU_MEMSTAT0_MEM22AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM22AIU */
#define IFX_MTU_MEMSTAT0_MEM22AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM22AIU */
#define IFX_MTU_MEMSTAT0_MEM22AIU_OFF (22)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM23AIU */
#define IFX_MTU_MEMSTAT0_MEM23AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM23AIU */
#define IFX_MTU_MEMSTAT0_MEM23AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM23AIU */
#define IFX_MTU_MEMSTAT0_MEM23AIU_OFF (23)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM24AIU */
#define IFX_MTU_MEMSTAT0_MEM24AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM24AIU */
#define IFX_MTU_MEMSTAT0_MEM24AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM24AIU */
#define IFX_MTU_MEMSTAT0_MEM24AIU_OFF (24)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM25AIU */
#define IFX_MTU_MEMSTAT0_MEM25AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM25AIU */
#define IFX_MTU_MEMSTAT0_MEM25AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM25AIU */
#define IFX_MTU_MEMSTAT0_MEM25AIU_OFF (25)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM26AIU */
#define IFX_MTU_MEMSTAT0_MEM26AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM26AIU */
#define IFX_MTU_MEMSTAT0_MEM26AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM26AIU */
#define IFX_MTU_MEMSTAT0_MEM26AIU_OFF (26)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM27AIU */
#define IFX_MTU_MEMSTAT0_MEM27AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM27AIU */
#define IFX_MTU_MEMSTAT0_MEM27AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM27AIU */
#define IFX_MTU_MEMSTAT0_MEM27AIU_OFF (27)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM28AIU */
#define IFX_MTU_MEMSTAT0_MEM28AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM28AIU */
#define IFX_MTU_MEMSTAT0_MEM28AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM28AIU */
#define IFX_MTU_MEMSTAT0_MEM28AIU_OFF (28)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM29AIU */
#define IFX_MTU_MEMSTAT0_MEM29AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM29AIU */
#define IFX_MTU_MEMSTAT0_MEM29AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM29AIU */
#define IFX_MTU_MEMSTAT0_MEM29AIU_OFF (29)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM2AIU */
#define IFX_MTU_MEMSTAT0_MEM2AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM2AIU */
#define IFX_MTU_MEMSTAT0_MEM2AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM2AIU */
#define IFX_MTU_MEMSTAT0_MEM2AIU_OFF (2)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM30AIU */
#define IFX_MTU_MEMSTAT0_MEM30AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM30AIU */
#define IFX_MTU_MEMSTAT0_MEM30AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM30AIU */
#define IFX_MTU_MEMSTAT0_MEM30AIU_OFF (30)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM31AIU */
#define IFX_MTU_MEMSTAT0_MEM31AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM31AIU */
#define IFX_MTU_MEMSTAT0_MEM31AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM31AIU */
#define IFX_MTU_MEMSTAT0_MEM31AIU_OFF (31)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM3AIU */
#define IFX_MTU_MEMSTAT0_MEM3AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM3AIU */
#define IFX_MTU_MEMSTAT0_MEM3AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM3AIU */
#define IFX_MTU_MEMSTAT0_MEM3AIU_OFF (3)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM4AIU */
#define IFX_MTU_MEMSTAT0_MEM4AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM4AIU */
#define IFX_MTU_MEMSTAT0_MEM4AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM4AIU */
#define IFX_MTU_MEMSTAT0_MEM4AIU_OFF (4)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM5AIU */
#define IFX_MTU_MEMSTAT0_MEM5AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM5AIU */
#define IFX_MTU_MEMSTAT0_MEM5AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM5AIU */
#define IFX_MTU_MEMSTAT0_MEM5AIU_OFF (5)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM6AIU */
#define IFX_MTU_MEMSTAT0_MEM6AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM6AIU */
#define IFX_MTU_MEMSTAT0_MEM6AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM6AIU */
#define IFX_MTU_MEMSTAT0_MEM6AIU_OFF (6)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM7AIU */
#define IFX_MTU_MEMSTAT0_MEM7AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM7AIU */
#define IFX_MTU_MEMSTAT0_MEM7AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM7AIU */
#define IFX_MTU_MEMSTAT0_MEM7AIU_OFF (7)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM8AIU */
#define IFX_MTU_MEMSTAT0_MEM8AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM8AIU */
#define IFX_MTU_MEMSTAT0_MEM8AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM8AIU */
#define IFX_MTU_MEMSTAT0_MEM8AIU_OFF (8)

/** \\brief  Length for Ifx_MTU_MEMSTAT0_Bits.MEM9AIU */
#define IFX_MTU_MEMSTAT0_MEM9AIU_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMSTAT0_Bits.MEM9AIU */
#define IFX_MTU_MEMSTAT0_MEM9AIU_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMSTAT0_Bits.MEM9AIU */
#define IFX_MTU_MEMSTAT0_MEM9AIU_OFF (9)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM32AIU */
#define IFX_MTU_MEMSTAT1_MEM32AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM32AIU */
#define IFX_MTU_MEMSTAT1_MEM32AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM32AIU */
#define IFX_MTU_MEMSTAT1_MEM32AIU_OFF (32)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM33AIU */
#define IFX_MTU_MEMSTAT1_MEM33AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM33AIU */
#define IFX_MTU_MEMSTAT1_MEM33AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM33AIU */
#define IFX_MTU_MEMSTAT1_MEM33AIU_OFF (33)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM34AIU */
#define IFX_MTU_MEMSTAT1_MEM34AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM34AIU */
#define IFX_MTU_MEMSTAT1_MEM34AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM34AIU */
#define IFX_MTU_MEMSTAT1_MEM34AIU_OFF (34)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM35AIU */
#define IFX_MTU_MEMSTAT1_MEM35AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM35AIU */
#define IFX_MTU_MEMSTAT1_MEM35AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM35AIU */
#define IFX_MTU_MEMSTAT1_MEM35AIU_OFF (35)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM36AIU */
#define IFX_MTU_MEMSTAT1_MEM36AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM36AIU */
#define IFX_MTU_MEMSTAT1_MEM36AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM36AIU */
#define IFX_MTU_MEMSTAT1_MEM36AIU_OFF (36)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM37AIU */
#define IFX_MTU_MEMSTAT1_MEM37AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM37AIU */
#define IFX_MTU_MEMSTAT1_MEM37AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM37AIU */
#define IFX_MTU_MEMSTAT1_MEM37AIU_OFF (37)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM38AIU */
#define IFX_MTU_MEMSTAT1_MEM38AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM38AIU */
#define IFX_MTU_MEMSTAT1_MEM38AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM38AIU */
#define IFX_MTU_MEMSTAT1_MEM38AIU_OFF (38)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM39AIU */
#define IFX_MTU_MEMSTAT1_MEM39AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM39AIU */
#define IFX_MTU_MEMSTAT1_MEM39AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM39AIU */
#define IFX_MTU_MEMSTAT1_MEM39AIU_OFF (39)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM40AIU */
#define IFX_MTU_MEMSTAT1_MEM40AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM40AIU */
#define IFX_MTU_MEMSTAT1_MEM40AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM40AIU */
#define IFX_MTU_MEMSTAT1_MEM40AIU_OFF (40)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM41AIU */
#define IFX_MTU_MEMSTAT1_MEM41AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM41AIU */
#define IFX_MTU_MEMSTAT1_MEM41AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM41AIU */
#define IFX_MTU_MEMSTAT1_MEM41AIU_OFF (41)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM42AIU */
#define IFX_MTU_MEMSTAT1_MEM42AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM42AIU */
#define IFX_MTU_MEMSTAT1_MEM42AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM42AIU */
#define IFX_MTU_MEMSTAT1_MEM42AIU_OFF (42)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM43AIU */
#define IFX_MTU_MEMSTAT1_MEM43AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM43AIU */
#define IFX_MTU_MEMSTAT1_MEM43AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM43AIU */
#define IFX_MTU_MEMSTAT1_MEM43AIU_OFF (43)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM44AIU */
#define IFX_MTU_MEMSTAT1_MEM44AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM44AIU */
#define IFX_MTU_MEMSTAT1_MEM44AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM44AIU */
#define IFX_MTU_MEMSTAT1_MEM44AIU_OFF (44)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM45AIU */
#define IFX_MTU_MEMSTAT1_MEM45AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM45AIU */
#define IFX_MTU_MEMSTAT1_MEM45AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM45AIU */
#define IFX_MTU_MEMSTAT1_MEM45AIU_OFF (45)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM46AIU */
#define IFX_MTU_MEMSTAT1_MEM46AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM46AIU */
#define IFX_MTU_MEMSTAT1_MEM46AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM46AIU */
#define IFX_MTU_MEMSTAT1_MEM46AIU_OFF (46)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM47AIU */
#define IFX_MTU_MEMSTAT1_MEM47AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM47AIU */
#define IFX_MTU_MEMSTAT1_MEM47AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM47AIU */
#define IFX_MTU_MEMSTAT1_MEM47AIU_OFF (47)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM48AIU */
#define IFX_MTU_MEMSTAT1_MEM48AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM48AIU */
#define IFX_MTU_MEMSTAT1_MEM48AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM48AIU */
#define IFX_MTU_MEMSTAT1_MEM48AIU_OFF (48)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM49AIU */
#define IFX_MTU_MEMSTAT1_MEM49AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM49AIU */
#define IFX_MTU_MEMSTAT1_MEM49AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM49AIU */
#define IFX_MTU_MEMSTAT1_MEM49AIU_OFF (49)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM50AIU */
#define IFX_MTU_MEMSTAT1_MEM50AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM50AIU */
#define IFX_MTU_MEMSTAT1_MEM50AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM50AIU */
#define IFX_MTU_MEMSTAT1_MEM50AIU_OFF (50)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM51AIU */
#define IFX_MTU_MEMSTAT1_MEM51AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM51AIU */
#define IFX_MTU_MEMSTAT1_MEM51AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM51AIU */
#define IFX_MTU_MEMSTAT1_MEM51AIU_OFF (51)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM52AIU */
#define IFX_MTU_MEMSTAT1_MEM52AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM52AIU */
#define IFX_MTU_MEMSTAT1_MEM52AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM52AIU */
#define IFX_MTU_MEMSTAT1_MEM52AIU_OFF (52)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM53AIU */
#define IFX_MTU_MEMSTAT1_MEM53AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM53AIU */
#define IFX_MTU_MEMSTAT1_MEM53AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM53AIU */
#define IFX_MTU_MEMSTAT1_MEM53AIU_OFF (53)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM54AIU */
#define IFX_MTU_MEMSTAT1_MEM54AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM54AIU */
#define IFX_MTU_MEMSTAT1_MEM54AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM54AIU */
#define IFX_MTU_MEMSTAT1_MEM54AIU_OFF (54)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM55AIU */
#define IFX_MTU_MEMSTAT1_MEM55AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM55AIU */
#define IFX_MTU_MEMSTAT1_MEM55AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM55AIU */
#define IFX_MTU_MEMSTAT1_MEM55AIU_OFF (55)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM56AIU */
#define IFX_MTU_MEMSTAT1_MEM56AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM56AIU */
#define IFX_MTU_MEMSTAT1_MEM56AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM56AIU */
#define IFX_MTU_MEMSTAT1_MEM56AIU_OFF (56)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM57AIU */
#define IFX_MTU_MEMSTAT1_MEM57AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM57AIU */
#define IFX_MTU_MEMSTAT1_MEM57AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM57AIU */
#define IFX_MTU_MEMSTAT1_MEM57AIU_OFF (57)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM58AIU */
#define IFX_MTU_MEMSTAT1_MEM58AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM58AIU */
#define IFX_MTU_MEMSTAT1_MEM58AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM58AIU */
#define IFX_MTU_MEMSTAT1_MEM58AIU_OFF (58)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM59AIU */
#define IFX_MTU_MEMSTAT1_MEM59AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM59AIU */
#define IFX_MTU_MEMSTAT1_MEM59AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM59AIU */
#define IFX_MTU_MEMSTAT1_MEM59AIU_OFF (59)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM60AIU */
#define IFX_MTU_MEMSTAT1_MEM60AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM60AIU */
#define IFX_MTU_MEMSTAT1_MEM60AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM60AIU */
#define IFX_MTU_MEMSTAT1_MEM60AIU_OFF (60)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM61AIU */
#define IFX_MTU_MEMSTAT1_MEM61AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM61AIU */
#define IFX_MTU_MEMSTAT1_MEM61AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM61AIU */
#define IFX_MTU_MEMSTAT1_MEM61AIU_OFF (61)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM62AIU */
#define IFX_MTU_MEMSTAT1_MEM62AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM62AIU */
#define IFX_MTU_MEMSTAT1_MEM62AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM62AIU */
#define IFX_MTU_MEMSTAT1_MEM62AIU_OFF (62)

/** \\brief  Length for Ifx_MTU_MEMSTAT1_Bits.MEM63AIU */
#define IFX_MTU_MEMSTAT1_MEM63AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT1_Bits.MEM63AIU */
#define IFX_MTU_MEMSTAT1_MEM63AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT1_Bits.MEM63AIU */
#define IFX_MTU_MEMSTAT1_MEM63AIU_OFF (63)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM64AIU */
#define IFX_MTU_MEMSTAT2_MEM64AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM64AIU */
#define IFX_MTU_MEMSTAT2_MEM64AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM64AIU */
#define IFX_MTU_MEMSTAT2_MEM64AIU_OFF (64)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM65AIU */
#define IFX_MTU_MEMSTAT2_MEM65AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM65AIU */
#define IFX_MTU_MEMSTAT2_MEM65AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM65AIU */
#define IFX_MTU_MEMSTAT2_MEM65AIU_OFF (65)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM66AIU */
#define IFX_MTU_MEMSTAT2_MEM66AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM66AIU */
#define IFX_MTU_MEMSTAT2_MEM66AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM66AIU */
#define IFX_MTU_MEMSTAT2_MEM66AIU_OFF (66)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM67AIU */
#define IFX_MTU_MEMSTAT2_MEM67AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM67AIU */
#define IFX_MTU_MEMSTAT2_MEM67AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM67AIU */
#define IFX_MTU_MEMSTAT2_MEM67AIU_OFF (67)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM68AIU */
#define IFX_MTU_MEMSTAT2_MEM68AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM68AIU */
#define IFX_MTU_MEMSTAT2_MEM68AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM68AIU */
#define IFX_MTU_MEMSTAT2_MEM68AIU_OFF (68)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM69AIU */
#define IFX_MTU_MEMSTAT2_MEM69AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM69AIU */
#define IFX_MTU_MEMSTAT2_MEM69AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM69AIU */
#define IFX_MTU_MEMSTAT2_MEM69AIU_OFF (69)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM70AIU */
#define IFX_MTU_MEMSTAT2_MEM70AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM70AIU */
#define IFX_MTU_MEMSTAT2_MEM70AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM70AIU */
#define IFX_MTU_MEMSTAT2_MEM70AIU_OFF (70)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM71AIU */
#define IFX_MTU_MEMSTAT2_MEM71AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM71AIU */
#define IFX_MTU_MEMSTAT2_MEM71AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM71AIU */
#define IFX_MTU_MEMSTAT2_MEM71AIU_OFF (71)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM72AIU */
#define IFX_MTU_MEMSTAT2_MEM72AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM72AIU */
#define IFX_MTU_MEMSTAT2_MEM72AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM72AIU */
#define IFX_MTU_MEMSTAT2_MEM72AIU_OFF (72)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM73AIU */
#define IFX_MTU_MEMSTAT2_MEM73AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM73AIU */
#define IFX_MTU_MEMSTAT2_MEM73AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM73AIU */
#define IFX_MTU_MEMSTAT2_MEM73AIU_OFF (73)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM74AIU */
#define IFX_MTU_MEMSTAT2_MEM74AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM74AIU */
#define IFX_MTU_MEMSTAT2_MEM74AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM74AIU */
#define IFX_MTU_MEMSTAT2_MEM74AIU_OFF (74)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM75AIU */
#define IFX_MTU_MEMSTAT2_MEM75AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM75AIU */
#define IFX_MTU_MEMSTAT2_MEM75AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM75AIU */
#define IFX_MTU_MEMSTAT2_MEM75AIU_OFF (75)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM76AIU */
#define IFX_MTU_MEMSTAT2_MEM76AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM76AIU */
#define IFX_MTU_MEMSTAT2_MEM76AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM76AIU */
#define IFX_MTU_MEMSTAT2_MEM76AIU_OFF (76)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM77AIU */
#define IFX_MTU_MEMSTAT2_MEM77AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM77AIU */
#define IFX_MTU_MEMSTAT2_MEM77AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM77AIU */
#define IFX_MTU_MEMSTAT2_MEM77AIU_OFF (77)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM78AIU */
#define IFX_MTU_MEMSTAT2_MEM78AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM78AIU */
#define IFX_MTU_MEMSTAT2_MEM78AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM78AIU */
#define IFX_MTU_MEMSTAT2_MEM78AIU_OFF (78)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM79AIU */
#define IFX_MTU_MEMSTAT2_MEM79AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM79AIU */
#define IFX_MTU_MEMSTAT2_MEM79AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM79AIU */
#define IFX_MTU_MEMSTAT2_MEM79AIU_OFF (79)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM80AIU */
#define IFX_MTU_MEMSTAT2_MEM80AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM80AIU */
#define IFX_MTU_MEMSTAT2_MEM80AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM80AIU */
#define IFX_MTU_MEMSTAT2_MEM80AIU_OFF (80)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM81AIU */
#define IFX_MTU_MEMSTAT2_MEM81AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM81AIU */
#define IFX_MTU_MEMSTAT2_MEM81AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM81AIU */
#define IFX_MTU_MEMSTAT2_MEM81AIU_OFF (81)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM82AIU */
#define IFX_MTU_MEMSTAT2_MEM82AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM82AIU */
#define IFX_MTU_MEMSTAT2_MEM82AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM82AIU */
#define IFX_MTU_MEMSTAT2_MEM82AIU_OFF (82)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM83AIU */
#define IFX_MTU_MEMSTAT2_MEM83AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM83AIU */
#define IFX_MTU_MEMSTAT2_MEM83AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM83AIU */
#define IFX_MTU_MEMSTAT2_MEM83AIU_OFF (83)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM84AIU */
#define IFX_MTU_MEMSTAT2_MEM84AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM84AIU */
#define IFX_MTU_MEMSTAT2_MEM84AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM84AIU */
#define IFX_MTU_MEMSTAT2_MEM84AIU_OFF (84)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM85AIU */
#define IFX_MTU_MEMSTAT2_MEM85AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM85AIU */
#define IFX_MTU_MEMSTAT2_MEM85AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM85AIU */
#define IFX_MTU_MEMSTAT2_MEM85AIU_OFF (85)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM86AIU */
#define IFX_MTU_MEMSTAT2_MEM86AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM86AIU */
#define IFX_MTU_MEMSTAT2_MEM86AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM86AIU */
#define IFX_MTU_MEMSTAT2_MEM86AIU_OFF (86)

/** \\brief  Length for Ifx_MTU_MEMSTAT2_Bits.MEM87AIU */
#define IFX_MTU_MEMSTAT2_MEM87AIU_LEN (0)

/** \\brief  Mask for Ifx_MTU_MEMSTAT2_Bits.MEM87AIU */
#define IFX_MTU_MEMSTAT2_MEM87AIU_MSK (0x0)

/** \\brief  Offset for Ifx_MTU_MEMSTAT2_Bits.MEM87AIU */
#define IFX_MTU_MEMSTAT2_MEM87AIU_OFF (87)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU0DSEN */
#define IFX_MTU_MEMTEST0_CPU0DSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU0DSEN */
#define IFX_MTU_MEMTEST0_CPU0DSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU0DSEN */
#define IFX_MTU_MEMTEST0_CPU0DSEN_OFF (14)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU0PCEN */
#define IFX_MTU_MEMTEST0_CPU0PCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU0PCEN */
#define IFX_MTU_MEMTEST0_CPU0PCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU0PCEN */
#define IFX_MTU_MEMTEST0_CPU0PCEN_OFF (15)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU0PSEN */
#define IFX_MTU_MEMTEST0_CPU0PSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU0PSEN */
#define IFX_MTU_MEMTEST0_CPU0PSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU0PSEN */
#define IFX_MTU_MEMTEST0_CPU0PSEN_OFF (16)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU0PTEN */
#define IFX_MTU_MEMTEST0_CPU0PTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU0PTEN */
#define IFX_MTU_MEMTEST0_CPU0PTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU0PTEN */
#define IFX_MTU_MEMTEST0_CPU0PTEN_OFF (17)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1DCEN */
#define IFX_MTU_MEMTEST0_CPU1DCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1DCEN */
#define IFX_MTU_MEMTEST0_CPU1DCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1DCEN */
#define IFX_MTU_MEMTEST0_CPU1DCEN_OFF (7)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1DSEN */
#define IFX_MTU_MEMTEST0_CPU1DSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1DSEN */
#define IFX_MTU_MEMTEST0_CPU1DSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1DSEN */
#define IFX_MTU_MEMTEST0_CPU1DSEN_OFF (6)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1DTEN */
#define IFX_MTU_MEMTEST0_CPU1DTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1DTEN */
#define IFX_MTU_MEMTEST0_CPU1DTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1DTEN */
#define IFX_MTU_MEMTEST0_CPU1DTEN_OFF (8)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1PCEN */
#define IFX_MTU_MEMTEST0_CPU1PCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1PCEN */
#define IFX_MTU_MEMTEST0_CPU1PCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1PCEN */
#define IFX_MTU_MEMTEST0_CPU1PCEN_OFF (10)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1PSEN */
#define IFX_MTU_MEMTEST0_CPU1PSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1PSEN */
#define IFX_MTU_MEMTEST0_CPU1PSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1PSEN */
#define IFX_MTU_MEMTEST0_CPU1PSEN_OFF (9)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU1PTEN */
#define IFX_MTU_MEMTEST0_CPU1PTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU1PTEN */
#define IFX_MTU_MEMTEST0_CPU1PTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU1PTEN */
#define IFX_MTU_MEMTEST0_CPU1PTEN_OFF (11)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2DCEN */
#define IFX_MTU_MEMTEST0_CPU2DCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2DCEN */
#define IFX_MTU_MEMTEST0_CPU2DCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2DCEN */
#define IFX_MTU_MEMTEST0_CPU2DCEN_OFF (1)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2DSEN */
#define IFX_MTU_MEMTEST0_CPU2DSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2DSEN */
#define IFX_MTU_MEMTEST0_CPU2DSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2DSEN */
#define IFX_MTU_MEMTEST0_CPU2DSEN_OFF (0)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2DTEN */
#define IFX_MTU_MEMTEST0_CPU2DTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2DTEN */
#define IFX_MTU_MEMTEST0_CPU2DTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2DTEN */
#define IFX_MTU_MEMTEST0_CPU2DTEN_OFF (2)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2PCEN */
#define IFX_MTU_MEMTEST0_CPU2PCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2PCEN */
#define IFX_MTU_MEMTEST0_CPU2PCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2PCEN */
#define IFX_MTU_MEMTEST0_CPU2PCEN_OFF (4)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2PSEN */
#define IFX_MTU_MEMTEST0_CPU2PSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2PSEN */
#define IFX_MTU_MEMTEST0_CPU2PSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2PSEN */
#define IFX_MTU_MEMTEST0_CPU2PSEN_OFF (3)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.CPU2PTEN */
#define IFX_MTU_MEMTEST0_CPU2PTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.CPU2PTEN */
#define IFX_MTU_MEMTEST0_CPU2PTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.CPU2PTEN */
#define IFX_MTU_MEMTEST0_CPU2PTEN_OFF (5)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.ETHEN */
#define IFX_MTU_MEMTEST0_ETHEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.ETHEN */
#define IFX_MTU_MEMTEST0_ETHEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.ETHEN */
#define IFX_MTU_MEMTEST0_ETHEN_OFF (22)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.FSI0EN */
#define IFX_MTU_MEMTEST0_FSI0EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.FSI0EN */
#define IFX_MTU_MEMTEST0_FSI0EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.FSI0EN */
#define IFX_MTU_MEMTEST0_FSI0EN_OFF (26)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.GTM1AEN */
#define IFX_MTU_MEMTEST0_GTM1AEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.GTM1AEN */
#define IFX_MTU_MEMTEST0_GTM1AEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.GTM1AEN */
#define IFX_MTU_MEMTEST0_GTM1AEN_OFF (31)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.GTMFEN */
#define IFX_MTU_MEMTEST0_GTMFEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.GTMFEN */
#define IFX_MTU_MEMTEST0_GTMFEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.GTMFEN */
#define IFX_MTU_MEMTEST0_GTMFEN_OFF (28)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.GTMM0EN */
#define IFX_MTU_MEMTEST0_GTMM0EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.GTMM0EN */
#define IFX_MTU_MEMTEST0_GTMM0EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.GTMM0EN */
#define IFX_MTU_MEMTEST0_GTMM0EN_OFF (29)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.GTMM1EN */
#define IFX_MTU_MEMTEST0_GTMM1EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.GTMM1EN */
#define IFX_MTU_MEMTEST0_GTMM1EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.GTMM1EN */
#define IFX_MTU_MEMTEST0_GTMM1EN_OFF (30)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.HSMCEN */
#define IFX_MTU_MEMTEST0_HSMCEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.HSMCEN */
#define IFX_MTU_MEMTEST0_HSMCEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.HSMCEN */
#define IFX_MTU_MEMTEST0_HSMCEN_OFF (23)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.HSMREN */
#define IFX_MTU_MEMTEST0_HSMREN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.HSMREN */
#define IFX_MTU_MEMTEST0_HSMREN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.HSMREN */
#define IFX_MTU_MEMTEST0_HSMREN_OFF (25)

/** \\brief  Length for Ifx_MTU_MEMTEST0_Bits.HSMTEN */
#define IFX_MTU_MEMTEST0_HSMTEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST0_Bits.HSMTEN */
#define IFX_MTU_MEMTEST0_HSMTEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST0_Bits.HSMTEN */
#define IFX_MTU_MEMTEST0_HSMTEN_OFF (24)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.BMUEN */
#define IFX_MTU_MEMTEST1_BMUEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.BMUEN */
#define IFX_MTU_MEMTEST1_BMUEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.BMUEN */
#define IFX_MTU_MEMTEST1_BMUEN_OFF (3)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML0EN */
#define IFX_MTU_MEMTEST1_EMEML0EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML0EN */
#define IFX_MTU_MEMTEST1_EMEML0EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML0EN */
#define IFX_MTU_MEMTEST1_EMEML0EN_OFF (14)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML10EN */
#define IFX_MTU_MEMTEST1_EMEML10EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML10EN */
#define IFX_MTU_MEMTEST1_EMEML10EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML10EN */
#define IFX_MTU_MEMTEST1_EMEML10EN_OFF (24)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML11EN */
#define IFX_MTU_MEMTEST1_EMEML11EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML11EN */
#define IFX_MTU_MEMTEST1_EMEML11EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML11EN */
#define IFX_MTU_MEMTEST1_EMEML11EN_OFF (25)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML12EN */
#define IFX_MTU_MEMTEST1_EMEML12EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML12EN */
#define IFX_MTU_MEMTEST1_EMEML12EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML12EN */
#define IFX_MTU_MEMTEST1_EMEML12EN_OFF (26)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML13EN */
#define IFX_MTU_MEMTEST1_EMEML13EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML13EN */
#define IFX_MTU_MEMTEST1_EMEML13EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML13EN */
#define IFX_MTU_MEMTEST1_EMEML13EN_OFF (27)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML14EN */
#define IFX_MTU_MEMTEST1_EMEML14EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML14EN */
#define IFX_MTU_MEMTEST1_EMEML14EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML14EN */
#define IFX_MTU_MEMTEST1_EMEML14EN_OFF (28)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML15EN */
#define IFX_MTU_MEMTEST1_EMEML15EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML15EN */
#define IFX_MTU_MEMTEST1_EMEML15EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML15EN */
#define IFX_MTU_MEMTEST1_EMEML15EN_OFF (29)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML1EN */
#define IFX_MTU_MEMTEST1_EMEML1EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML1EN */
#define IFX_MTU_MEMTEST1_EMEML1EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML1EN */
#define IFX_MTU_MEMTEST1_EMEML1EN_OFF (15)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML2EN */
#define IFX_MTU_MEMTEST1_EMEML2EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML2EN */
#define IFX_MTU_MEMTEST1_EMEML2EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML2EN */
#define IFX_MTU_MEMTEST1_EMEML2EN_OFF (16)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML3EN */
#define IFX_MTU_MEMTEST1_EMEML3EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML3EN */
#define IFX_MTU_MEMTEST1_EMEML3EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML3EN */
#define IFX_MTU_MEMTEST1_EMEML3EN_OFF (17)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML4EN */
#define IFX_MTU_MEMTEST1_EMEML4EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML4EN */
#define IFX_MTU_MEMTEST1_EMEML4EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML4EN */
#define IFX_MTU_MEMTEST1_EMEML4EN_OFF (18)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML5EN */
#define IFX_MTU_MEMTEST1_EMEML5EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML5EN */
#define IFX_MTU_MEMTEST1_EMEML5EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML5EN */
#define IFX_MTU_MEMTEST1_EMEML5EN_OFF (19)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML6EN */
#define IFX_MTU_MEMTEST1_EMEML6EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML6EN */
#define IFX_MTU_MEMTEST1_EMEML6EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML6EN */
#define IFX_MTU_MEMTEST1_EMEML6EN_OFF (20)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML7EN */
#define IFX_MTU_MEMTEST1_EMEML7EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML7EN */
#define IFX_MTU_MEMTEST1_EMEML7EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML7EN */
#define IFX_MTU_MEMTEST1_EMEML7EN_OFF (21)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML8EN */
#define IFX_MTU_MEMTEST1_EMEML8EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML8EN */
#define IFX_MTU_MEMTEST1_EMEML8EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML8EN */
#define IFX_MTU_MEMTEST1_EMEML8EN_OFF (22)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.EMEML9EN */
#define IFX_MTU_MEMTEST1_EMEML9EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.EMEML9EN */
#define IFX_MTU_MEMTEST1_EMEML9EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.EMEML9EN */
#define IFX_MTU_MEMTEST1_EMEML9EN_OFF (23)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.ERAY0MEN */
#define IFX_MTU_MEMTEST1_ERAY0MEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.ERAY0MEN */
#define IFX_MTU_MEMTEST1_ERAY0MEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.ERAY0MEN */
#define IFX_MTU_MEMTEST1_ERAY0MEN_OFF (8)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.ERAY0OEN */
#define IFX_MTU_MEMTEST1_ERAY0OEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.ERAY0OEN */
#define IFX_MTU_MEMTEST1_ERAY0OEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.ERAY0OEN */
#define IFX_MTU_MEMTEST1_ERAY0OEN_OFF (6)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.ERAY0TEN */
#define IFX_MTU_MEMTEST1_ERAY0TEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.ERAY0TEN */
#define IFX_MTU_MEMTEST1_ERAY0TEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.ERAY0TEN */
#define IFX_MTU_MEMTEST1_ERAY0TEN_OFF (7)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.GTM1BEN */
#define IFX_MTU_MEMTEST1_GTM1BEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.GTM1BEN */
#define IFX_MTU_MEMTEST1_GTM1BEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.GTM1BEN */
#define IFX_MTU_MEMTEST1_GTM1BEN_OFF (0)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.GTM2EN */
#define IFX_MTU_MEMTEST1_GTM2EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.GTM2EN */
#define IFX_MTU_MEMTEST1_GTM2EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.GTM2EN */
#define IFX_MTU_MEMTEST1_GTM2EN_OFF (1)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.MCAN0EN */
#define IFX_MTU_MEMTEST1_MCAN0EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.MCAN0EN */
#define IFX_MTU_MEMTEST1_MCAN0EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.MCAN0EN */
#define IFX_MTU_MEMTEST1_MCAN0EN_OFF (4)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.MCDSEN */
#define IFX_MTU_MEMTEST1_MCDSEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.MCDSEN */
#define IFX_MTU_MEMTEST1_MCDSEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.MCDSEN */
#define IFX_MTU_MEMTEST1_MCDSEN_OFF (13)

/** \\brief  Length for Ifx_MTU_MEMTEST1_Bits.PSI5EN */
#define IFX_MTU_MEMTEST1_PSI5EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST1_Bits.PSI5EN */
#define IFX_MTU_MEMTEST1_PSI5EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST1_Bits.PSI5EN */
#define IFX_MTU_MEMTEST1_PSI5EN_OFF (2)

/** \\brief  Length for Ifx_MTU_MEMTEST2_Bits.CIF0EN */
#define IFX_MTU_MEMTEST2_CIF0EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST2_Bits.CIF0EN */
#define IFX_MTU_MEMTEST2_CIF0EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST2_Bits.CIF0EN */
#define IFX_MTU_MEMTEST2_CIF0EN_OFF (14)

/** \\brief  Length for Ifx_MTU_MEMTEST2_Bits.CIF1EN */
#define IFX_MTU_MEMTEST2_CIF1EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST2_Bits.CIF1EN */
#define IFX_MTU_MEMTEST2_CIF1EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST2_Bits.CIF1EN */
#define IFX_MTU_MEMTEST2_CIF1EN_OFF (16)

/** \\brief  Length for Ifx_MTU_MEMTEST2_Bits.CIF2EN */
#define IFX_MTU_MEMTEST2_CIF2EN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST2_Bits.CIF2EN */
#define IFX_MTU_MEMTEST2_CIF2EN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST2_Bits.CIF2EN */
#define IFX_MTU_MEMTEST2_CIF2EN_OFF (17)

/** \\brief  Length for Ifx_MTU_MEMTEST2_Bits.DAMEN */
#define IFX_MTU_MEMTEST2_DAMEN_LEN (1)

/** \\brief  Mask for Ifx_MTU_MEMTEST2_Bits.DAMEN */
#define IFX_MTU_MEMTEST2_DAMEN_MSK (0x1)

/** \\brief  Offset for Ifx_MTU_MEMTEST2_Bits.DAMEN */
#define IFX_MTU_MEMTEST2_DAMEN_OFF (15)
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXMTU_BF_H */
