# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 5 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/decodor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:59 on Apr 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/decodor.v 
# -- Compiling module decodor
# 
# Top level modules:
# 	decodor
# End time: 13:24:59 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 5 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:59 on Apr 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/rom.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 13:24:59 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 5 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:00 on Apr 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:25:00 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 5 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:00 on Apr 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:25:00 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 13:25:02 on Apr 02,2020
# Loading work.tb
# Loading work.top
# Loading work.decodor
# Loading work.memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/tb.v(41)
#    Time: 100 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 5/tb.v line 41
# End time: 14:12:46 on Apr 02,2020, Elapsed time: 0:47:44
# Errors: 0, Warnings: 0
