// Seed: 204193741
`define pp_2 0
module module_0 (
    input wire id_0,
    output id_1
);
  logic id_2 = id_0[1'b0];
  logic id_3 = id_3;
endmodule
