;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 106
	SLT 0, -20
	JMP 700, 2
	SPL @7
	SUB @160, 1
	SLT #270, <0
	SLT #270, <0
	DAT <270, #0
	DAT <270, #0
	DAT <200, #0
	MOV @12, @10
	JMP <160, 1
	ADD #270, <0
	ADD 240, -60
	MOV -1, <-20
	MOV -11, <-20
	ADD #270, <0
	SUB #12, 0
	ADD #270, <0
	SUB 20, @12
	ADD #270, <0
	ADD #270, <0
	SLT #270, <0
	ADD #270, <0
	SUB @721, 106
	SLT 16, 600
	SLT #270, <0
	MOV @12, @10
	SUB 20, @12
	SLT @12, @10
	SLT #270, <0
	CMP @160, 1
	SLT @12, @10
	CMP -6, @201
	JMP -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @206
	SUB 0, @206
	SUB 0, @206
	SUB -207, <-120
	SPL 0, <-2
	CMP -207, <-126
