<stg><name>dut</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:1  %empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str233, i32 0, i32 0, [1 x i8]* @p_str234, [1 x i8]* @p_str235, [1 x i8]* @p_str236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str237, [1 x i8]* @p_str238)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %input_0_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:6  %output_0 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="output_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:7  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader30.0:0  %j_0_0 = phi i5 [ %add_ln26, %0 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader30.0:1  %icmp_ln26 = icmp eq i5 %j_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30.0:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader30.0:3  %add_ln26 = add i5 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.0:4  br i1 %icmp_ln26, label %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln27 = zext i5 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_0_V_addr = getelementptr [16 x i32]* %input_0_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 %tmp_V, i32* %input_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="24" op_17_bw="22" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  call fastcc void @attention([16 x i32]* %input_0_V, [16 x i32]* %output_0)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="24" op_17_bw="22" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  call fastcc void @attention([16 x i32]* %input_0_V, [16 x i32]* %output_0)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:0  %j9_0_0 = phi i5 [ %add_ln58, %1 ], [ 0, %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]

]]></Node>
<StgValue><ssdm name="j9_0_0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %icmp_ln58 = icmp eq i5 %j9_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:3  %add_ln58 = add i5 %j9_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln58, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln59 = zext i5 %j9_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_0_addr = getelementptr [16 x i32]* %output_0, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
:2  %tmp_V_1 = load i32* %output_0_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
:2  %tmp_V_1 = load i32* %output_0_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="48" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="49" name="ln_weight_in_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="q_weights_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_weights_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="q_weights_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_weights_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="q_weights_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_weights_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="q_weights_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_weights_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="k_weights_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_weights_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="k_weights_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_weights_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="k_weights_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_weights_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="k_weights_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_weights_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="v_weights_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_weights_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="v_weights_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_weights_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="v_weights_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_weights_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="v_weights_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_weights_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="cos_tab_V_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="cos_tab_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="sin_tab_V_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sin_tab_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="k_cache_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="v_cache_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="ln_weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="o_weights_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o_weights_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="o_weights_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o_weights_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="o_weights_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o_weights_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="o_weights_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o_weights_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="empty" fromId="71" toId="6">
</dataflow>
<dataflow id="73" from="strm_out_V_V" to="empty" fromId="48" toId="6">
</dataflow>
<dataflow id="75" from="ap_fifo_str" to="empty" fromId="74" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="80" from="p_str239" to="empty" fromId="79" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_76" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_76" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="84" from="p_str240" to="empty" fromId="83" toId="6">
</dataflow>
<dataflow id="86" from="p_str241" to="empty" fromId="85" toId="6">
</dataflow>
<dataflow id="88" from="p_str242" to="empty" fromId="87" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_89" to="empty" fromId="89" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty" fromId="92" toId="6">
</dataflow>
<dataflow id="94" from="StgValue_92" to="empty" fromId="92" toId="6">
</dataflow>
<dataflow id="96" from="p_str243" to="empty" fromId="95" toId="6">
</dataflow>
<dataflow id="98" from="p_str244" to="empty" fromId="97" toId="6">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="empty_63" fromId="71" toId="7">
</dataflow>
<dataflow id="100" from="strm_in_V_V" to="empty_63" fromId="47" toId="7">
</dataflow>
<dataflow id="101" from="ap_fifo_str" to="empty_63" fromId="74" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_76" to="empty_63" fromId="76" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_76" to="empty_63" fromId="76" toId="7">
</dataflow>
<dataflow id="105" from="p_str233" to="empty_63" fromId="104" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_76" to="empty_63" fromId="76" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_76" to="empty_63" fromId="76" toId="7">
</dataflow>
<dataflow id="109" from="p_str234" to="empty_63" fromId="108" toId="7">
</dataflow>
<dataflow id="111" from="p_str235" to="empty_63" fromId="110" toId="7">
</dataflow>
<dataflow id="113" from="p_str236" to="empty_63" fromId="112" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_89" to="empty_63" fromId="89" toId="7">
</dataflow>
<dataflow id="115" from="StgValue_89" to="empty_63" fromId="89" toId="7">
</dataflow>
<dataflow id="116" from="StgValue_92" to="empty_63" fromId="92" toId="7">
</dataflow>
<dataflow id="117" from="StgValue_92" to="empty_63" fromId="92" toId="7">
</dataflow>
<dataflow id="119" from="p_str237" to="empty_63" fromId="118" toId="7">
</dataflow>
<dataflow id="121" from="p_str238" to="empty_63" fromId="120" toId="7">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="8">
</dataflow>
<dataflow id="124" from="strm_in_V_V" to="specbitsmap_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="9">
</dataflow>
<dataflow id="126" from="strm_out_V_V" to="specbitsmap_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="130" from="dut_str" to="spectopmodule_ln0" fromId="129" toId="10">
</dataflow>
<dataflow id="132" from="StgValue_131" to="input_0_V" fromId="131" toId="11">
</dataflow>
<dataflow id="133" from="StgValue_131" to="output_0" fromId="131" toId="12">
</dataflow>
<dataflow id="134" from="add_ln26" to="j_0_0" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln26" to="j_0_0" fromId="23" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="137" from="StgValue_136" to="j_0_0" fromId="136" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln26" to="j_0_0" fromId="13" toId="14">
</dataflow>
<dataflow id="139" from="j_0_0" to="icmp_ln26" fromId="14" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln26" fromId="140" toId="15">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="142" toId="16">
</dataflow>
<dataflow id="145" from="StgValue_144" to="empty_64" fromId="144" toId="16">
</dataflow>
<dataflow id="146" from="StgValue_144" to="empty_64" fromId="144" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_144" to="empty_64" fromId="144" toId="16">
</dataflow>
<dataflow id="148" from="j_0_0" to="add_ln26" fromId="14" toId="17">
</dataflow>
<dataflow id="150" from="StgValue_149" to="add_ln26" fromId="149" toId="17">
</dataflow>
<dataflow id="151" from="icmp_ln26" to="br_ln26" fromId="15" toId="18">
</dataflow>
<dataflow id="152" from="j_0_0" to="zext_ln27" fromId="14" toId="19">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V" fromId="153" toId="20">
</dataflow>
<dataflow id="155" from="strm_in_V_V" to="tmp_V" fromId="47" toId="20">
</dataflow>
<dataflow id="156" from="input_0_V" to="input_0_V_addr" fromId="11" toId="21">
</dataflow>
<dataflow id="158" from="StgValue_157" to="input_0_V_addr" fromId="157" toId="21">
</dataflow>
<dataflow id="159" from="zext_ln27" to="input_0_V_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="160" from="tmp_V" to="store_ln27" fromId="20" toId="22">
</dataflow>
<dataflow id="161" from="input_0_V_addr" to="store_ln27" fromId="21" toId="22">
</dataflow>
<dataflow id="163" from="attention" to="call_ln30" fromId="162" toId="24">
</dataflow>
<dataflow id="164" from="input_0_V" to="call_ln30" fromId="11" toId="24">
</dataflow>
<dataflow id="165" from="output_0" to="call_ln30" fromId="12" toId="24">
</dataflow>
<dataflow id="166" from="ln_weight_in_V" to="call_ln30" fromId="49" toId="24">
</dataflow>
<dataflow id="167" from="q_weights_V_0" to="call_ln30" fromId="50" toId="24">
</dataflow>
<dataflow id="168" from="q_weights_V_1" to="call_ln30" fromId="51" toId="24">
</dataflow>
<dataflow id="169" from="q_weights_V_2" to="call_ln30" fromId="52" toId="24">
</dataflow>
<dataflow id="170" from="q_weights_V_3" to="call_ln30" fromId="53" toId="24">
</dataflow>
<dataflow id="171" from="k_weights_V_0" to="call_ln30" fromId="54" toId="24">
</dataflow>
<dataflow id="172" from="k_weights_V_1" to="call_ln30" fromId="55" toId="24">
</dataflow>
<dataflow id="173" from="k_weights_V_2" to="call_ln30" fromId="56" toId="24">
</dataflow>
<dataflow id="174" from="k_weights_V_3" to="call_ln30" fromId="57" toId="24">
</dataflow>
<dataflow id="175" from="v_weights_V_0" to="call_ln30" fromId="58" toId="24">
</dataflow>
<dataflow id="176" from="v_weights_V_1" to="call_ln30" fromId="59" toId="24">
</dataflow>
<dataflow id="177" from="v_weights_V_2" to="call_ln30" fromId="60" toId="24">
</dataflow>
<dataflow id="178" from="v_weights_V_3" to="call_ln30" fromId="61" toId="24">
</dataflow>
<dataflow id="179" from="cos_tab_V_2" to="call_ln30" fromId="62" toId="24">
</dataflow>
<dataflow id="180" from="sin_tab_V_2" to="call_ln30" fromId="63" toId="24">
</dataflow>
<dataflow id="181" from="k_cache_V" to="call_ln30" fromId="64" toId="24">
</dataflow>
<dataflow id="182" from="v_cache_V" to="call_ln30" fromId="65" toId="24">
</dataflow>
<dataflow id="183" from="ln_weight_V" to="call_ln30" fromId="66" toId="24">
</dataflow>
<dataflow id="184" from="o_weights_V_0" to="call_ln30" fromId="67" toId="24">
</dataflow>
<dataflow id="185" from="o_weights_V_1" to="call_ln30" fromId="68" toId="24">
</dataflow>
<dataflow id="186" from="o_weights_V_2" to="call_ln30" fromId="69" toId="24">
</dataflow>
<dataflow id="187" from="o_weights_V_3" to="call_ln30" fromId="70" toId="24">
</dataflow>
<dataflow id="188" from="attention" to="call_ln30" fromId="162" toId="25">
</dataflow>
<dataflow id="189" from="input_0_V" to="call_ln30" fromId="11" toId="25">
</dataflow>
<dataflow id="190" from="output_0" to="call_ln30" fromId="12" toId="25">
</dataflow>
<dataflow id="191" from="ln_weight_in_V" to="call_ln30" fromId="49" toId="25">
</dataflow>
<dataflow id="192" from="q_weights_V_0" to="call_ln30" fromId="50" toId="25">
</dataflow>
<dataflow id="193" from="q_weights_V_1" to="call_ln30" fromId="51" toId="25">
</dataflow>
<dataflow id="194" from="q_weights_V_2" to="call_ln30" fromId="52" toId="25">
</dataflow>
<dataflow id="195" from="q_weights_V_3" to="call_ln30" fromId="53" toId="25">
</dataflow>
<dataflow id="196" from="k_weights_V_0" to="call_ln30" fromId="54" toId="25">
</dataflow>
<dataflow id="197" from="k_weights_V_1" to="call_ln30" fromId="55" toId="25">
</dataflow>
<dataflow id="198" from="k_weights_V_2" to="call_ln30" fromId="56" toId="25">
</dataflow>
<dataflow id="199" from="k_weights_V_3" to="call_ln30" fromId="57" toId="25">
</dataflow>
<dataflow id="200" from="v_weights_V_0" to="call_ln30" fromId="58" toId="25">
</dataflow>
<dataflow id="201" from="v_weights_V_1" to="call_ln30" fromId="59" toId="25">
</dataflow>
<dataflow id="202" from="v_weights_V_2" to="call_ln30" fromId="60" toId="25">
</dataflow>
<dataflow id="203" from="v_weights_V_3" to="call_ln30" fromId="61" toId="25">
</dataflow>
<dataflow id="204" from="cos_tab_V_2" to="call_ln30" fromId="62" toId="25">
</dataflow>
<dataflow id="205" from="sin_tab_V_2" to="call_ln30" fromId="63" toId="25">
</dataflow>
<dataflow id="206" from="k_cache_V" to="call_ln30" fromId="64" toId="25">
</dataflow>
<dataflow id="207" from="v_cache_V" to="call_ln30" fromId="65" toId="25">
</dataflow>
<dataflow id="208" from="ln_weight_V" to="call_ln30" fromId="66" toId="25">
</dataflow>
<dataflow id="209" from="o_weights_V_0" to="call_ln30" fromId="67" toId="25">
</dataflow>
<dataflow id="210" from="o_weights_V_1" to="call_ln30" fromId="68" toId="25">
</dataflow>
<dataflow id="211" from="o_weights_V_2" to="call_ln30" fromId="69" toId="25">
</dataflow>
<dataflow id="212" from="o_weights_V_3" to="call_ln30" fromId="70" toId="25">
</dataflow>
<dataflow id="213" from="add_ln58" to="j9_0_0" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="br_ln58" to="j9_0_0" fromId="38" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="215" from="StgValue_136" to="j9_0_0" fromId="136" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="br_ln58" to="j9_0_0" fromId="26" toId="27">
</dataflow>
<dataflow id="217" from="j9_0_0" to="icmp_ln58" fromId="27" toId="28">
</dataflow>
<dataflow id="218" from="StgValue_140" to="icmp_ln58" fromId="140" toId="28">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="empty_65" fromId="142" toId="29">
</dataflow>
<dataflow id="220" from="StgValue_144" to="empty_65" fromId="144" toId="29">
</dataflow>
<dataflow id="221" from="StgValue_144" to="empty_65" fromId="144" toId="29">
</dataflow>
<dataflow id="222" from="StgValue_144" to="empty_65" fromId="144" toId="29">
</dataflow>
<dataflow id="223" from="j9_0_0" to="add_ln58" fromId="27" toId="30">
</dataflow>
<dataflow id="224" from="StgValue_149" to="add_ln58" fromId="149" toId="30">
</dataflow>
<dataflow id="225" from="icmp_ln58" to="br_ln58" fromId="28" toId="31">
</dataflow>
<dataflow id="226" from="j9_0_0" to="zext_ln59" fromId="27" toId="32">
</dataflow>
<dataflow id="227" from="output_0" to="output_0_addr" fromId="12" toId="33">
</dataflow>
<dataflow id="228" from="StgValue_157" to="output_0_addr" fromId="157" toId="33">
</dataflow>
<dataflow id="229" from="zext_ln59" to="output_0_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="230" from="output_0_addr" to="tmp_V_1" fromId="33" toId="34">
</dataflow>
<dataflow id="231" from="output_0_addr" to="tmp_V_1" fromId="33" toId="36">
</dataflow>
<dataflow id="233" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="write_ln59" fromId="232" toId="37">
</dataflow>
<dataflow id="234" from="strm_out_V_V" to="write_ln59" fromId="48" toId="37">
</dataflow>
<dataflow id="235" from="tmp_V_1" to="write_ln59" fromId="36" toId="37">
</dataflow>
<dataflow id="236" from="icmp_ln26" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="237" from="icmp_ln58" to="StgValue_4" fromId="28" toId="4">
</dataflow>
</dataflows>


</stg>
