// Seed: 2945605942
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_7 = 0;
  inout wire id_1;
  localparam id_4 = "";
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output logic id_2,
    input wire id_3,
    input wor id_4
    , id_11,
    output logic id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input tri id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  always @(posedge -1 or posedge id_11)
    if (1) id_2 <= 1 & 1;
    else id_5 <= 1'b0;
endmodule
