[{"commit":{"message":"CodeEntryAlignment=16: limit to V1 and V2 only"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/vm_version_aarch64.cpp"}],"sha":"10ecb900769a388f0fe698e130d8114fab74a972"},{"commit":{"message":"8339573: Update CodeCacheSegmentSize and CodeEntryAlignment for ARM"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/globals_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/vm_version_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/globals_arm.hpp"}],"sha":"88aa6db651010f372aa582cc434e78767bb85340"}]