#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144605620 .scope module, "clock_divider_tb" "clock_divider_tb" 2 3;
 .timescale -9 -12;
v0x600000bb0240_0 .var "clk", 0 0;
v0x600000bb02d0_0 .net "clk_out", 0 0, v0x600000bb0090_0;  1 drivers
v0x600000bb0360_0 .var "reset", 0 0;
E_0x600002cb1cc0 .event posedge, v0x600000bb0000_0;
S_0x144605790 .scope module, "uut" "clock_divider" 2 7, 3 1 0, S_0x144605620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x600002cb1d00 .param/l "DIV_FACTOR" 0 3 2, +C4<00000000000000000000000000000100>;
v0x600000bb0000_0 .net "clk_in", 0 0, v0x600000bb0240_0;  1 drivers
v0x600000bb0090_0 .var "clk_out", 0 0;
v0x600000bb0120_0 .var "counter", 25 0;
v0x600000bb01b0_0 .net "reset", 0 0, v0x600000bb0360_0;  1 drivers
E_0x600002cb1d80 .event posedge, v0x600000bb01b0_0, v0x600000bb0000_0;
    .scope S_0x144605790;
T_0 ;
    %wait E_0x600002cb1d80;
    %load/vec4 v0x600000bb01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x600000bb0120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bb0090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000bb0120_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x600000bb0120_0, 0;
    %load/vec4 v0x600000bb0120_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x600000bb0090_0;
    %inv;
    %assign/vec4 v0x600000bb0090_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x600000bb0120_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x144605620;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x600000bb0240_0;
    %inv;
    %store/vec4 v0x600000bb0240_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x144605620;
T_2 ;
    %vpi_call 2 18 "$dumpfile", "waveform_clock_divider.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144605620 {0 0 0};
    %vpi_call 2 21 "$monitor", "Time =%0t | clk_in=%b | reset=%b | clk_out=%b", $time, v0x600000bb0240_0, v0x600000bb0360_0, v0x600000bb02d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bb0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bb0360_0, 0, 1;
    %wait E_0x600002cb1cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bb0360_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002cb1cc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bb0360_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002cb1cc0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bb0360_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002cb1cc0;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$display", "Test complete at time %0t", $time {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_tb.v";
    "clock_divider.v";
