Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep  6 15:24:09 2024
| Host         : osher running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DecimalCounter_3D_control_sets_placed.rpt
| Design       : DecimalCounter_3D
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              64 |           16 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+--------------------------+------------------+----------------+--------------+
|       Clock Signal      | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------+--------------------------+------------------+----------------+--------------+
|  DIV/t1_reg_LDC_i_1_n_0 |               | DIV/t1_reg_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  DIV/t2_reg_LDC_i_1_n_0 |               | DIV/t2_reg_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG    |               |                          |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG    | DIV/t1_0      | DIV/t1_reg_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG    | DIV/t1_0      | DIV/t2_reg_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  DIV/t1                 |               |                          |                1 |              2 |         2.00 |
|  DIV/CLK                |               | CNT2/SR[0]               |                1 |              4 |         4.00 |
|  DIV/CLK                | CNT0/E[0]     | CNT2/SR[0]               |                1 |              4 |         4.00 |
|  DIV/CLK                | CNT1/E[0]     | CNT2/SR[0]               |                2 |              4 |         2.00 |
|  DIV/t1                 |               | RESET_IBUF               |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG    |               | DIV/CNT_500HZ[0]_i_2_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG    |               | DIV/CNT_5HZ[0]_i_2_n_0   |                8 |             32 |         4.00 |
+-------------------------+---------------+--------------------------+------------------+----------------+--------------+


