#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Timing constraints for Grid logical_tile_router_mode_router_ in PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed May 22 21:25:09 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_error[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_error[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[35] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[35] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[36] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[36] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[37] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[37] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[38] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[38] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[39] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[39] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[40] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[40] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[41] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[41] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[42] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[42] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[43] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[43] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[44] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[44] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[45] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[45] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[46] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[46] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[47] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[47] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[48] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[48] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[49] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[49] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[50] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[50] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[51] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[51] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[52] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[52] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[53] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[53] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[54] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[54] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[55] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[55] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[56] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[56] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[57] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[57] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[58] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[58] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[59] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[59] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[60] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[60] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[61] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[61] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[62] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[62] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[63] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[63] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[64] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[64] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[65] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[65] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[66] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[66] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_out_op[67] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_out_op[67] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_flow_ctrl_out_ip[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_flow_ctrl_out_ip[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_flow_ctrl_out_ip[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_flow_ctrl_out_ip[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_reset[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_reset[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_router_address[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_router_address[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_router_address[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_router_address[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_router_address[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_router_address[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_router_address[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_router_address[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[35] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[35] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[36] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[36] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[37] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[37] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[38] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[38] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[39] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[39] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[40] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[40] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[41] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[41] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[42] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[42] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[43] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[43] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[44] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[44] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[45] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[45] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[46] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[46] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[47] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[47] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[48] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[48] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[49] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[49] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[50] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[50] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[51] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[51] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[52] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[52] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[53] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[53] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[54] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[54] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[55] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[55] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[56] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[56] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[57] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[57] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[58] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[58] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[59] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[59] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[60] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[60] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[61] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[61] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[62] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[62] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[63] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[63] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[64] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[64] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[65] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[65] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[66] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[66] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_channel_in_ip[67] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_channel_in_ip[67] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_flow_ctrl_in_op[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_flow_ctrl_in_op[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_flow_ctrl_in_op[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_slice__router_slice_0/router_slice_flow_ctrl_in_op[1] 1.340000055e-10
