# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/add.v" \
"../../../../ALU.srcs/sources_1/new/comp_eq.v" \
"../../../../ALU.srcs/sources_1/new/demux4.v" \
"../../../../ALU.srcs/sources_1/new/mux4.v" \
"../../../../ALU.srcs/sources_1/new/special.v" \
"../../../../ALU.srcs/sources_1/new/top.v" \
"../../../../ALU.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
