{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552746043378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552746043379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:20:43 2019 " "Processing started: Sat Mar 16 15:20:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552746043379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552746043379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_Top -c DE0_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_Top -c DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552746043379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_6_1200mv_85c_slow.vo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_6_1200mv_85c_slow.vo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746043824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_6_1200mv_0c_slow.vo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_6_1200mv_0c_slow.vo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746043917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_min_1200mv_0c_fast.vo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_min_1200mv_0c_fast.vo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top.vo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top.vo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_6_1200mv_85c_v_slow.sdo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_6_1200mv_0c_v_slow.sdo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_min_1200mv_0c_v_fast.sdo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Top_v.sdo C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/ simulation " "Generated file DE0_Top_v.sdo in folder \"C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552746044412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552746044461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:20:44 2019 " "Processing ended: Sat Mar 16 15:20:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552746044461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552746044461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552746044461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552746044461 ""}
