# vsim -c tb -do "run -all;quit" 
# Start time: 10:35:30 on Jul 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ral_top.sv(19): (vopt-2241) Connection width does not match width of port 'paddr'. The port definition is at: design.v(5).
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ral_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.ral_pkg(fast)
# Loading work.ral_top_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# UVM_INFO ral_sequence.sv(19) @ 0: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R1 Initial -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ral_sequence.sv(25) @ 0: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R1 After Set -> Desired Value: 85, Mirrored Value: 0
# UVM_INFO ral_driver.sv(34) @ 15: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Write -> WDATA: 85
# UVM_INFO ral_driver.sv(40) @ 15: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_INFO ral_sequence.sv(30) @ 15: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R1 After Tx to DUT -> Desired Value: 85, Mirrored Value: 85
# UVM_INFO ral_monitor.sv(29) @ 25: uvm_test_top.apb_env.agent_inst.mon [MON] PWRITE :1 PADDR : 4 PWDATA:85 PRDATA:0
# UVM_INFO ral_monitor.sv(31) @ 25: uvm_test_top.apb_env.agent_inst.mon [MON] ---------------------------------MONITOR DONE--------------------------------------------
# UVM_INFO ral_scoreboard.sv(40) @ 25: uvm_test_top.apb_env.sc [SCOREBOARD--------WRITE] WRITE: Addr = 4, Data = 85
# UVM_INFO ral_scoreboard.sv(48) @ 25: uvm_test_top.apb_env.sc [SCOREBOARD] ---------------------------------------SCOREBOARD DONE--------------------------------------
# UVM_INFO ral_driver.sv(34) @ 35: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Write -> WDATA: 5
# UVM_INFO ral_driver.sv(40) @ 35: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_INFO ral_sequence.sv(35) @ 35: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R1 Write Tx to DUT -> Des: 5, Mir: 5
# UVM_INFO ral_monitor.sv(29) @ 55: uvm_test_top.apb_env.agent_inst.mon [MON] PWRITE :0 PADDR : 4 PWDATA:5 PRDATA:0
# UVM_INFO ral_monitor.sv(31) @ 55: uvm_test_top.apb_env.agent_inst.mon [MON] ---------------------------------MONITOR DONE--------------------------------------------
# UVM_INFO ral_driver.sv(38) @ 55: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Read -> RDATA: 0
# UVM_INFO ral_driver.sv(40) @ 55: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_ERROR ral_scoreboard.sv(43) @ 55: uvm_test_top.apb_env.sc [SCOREBOARD----------MISMATCH] Mismatch at Addr = 4, Expected = 55, Received = 0
# UVM_INFO ral_scoreboard.sv(48) @ 55: uvm_test_top.apb_env.sc [SCOREBOARD] ---------------------------------------SCOREBOARD DONE--------------------------------------
# UVM_INFO ral_sequence.sv(40) @ 55: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R1 Read Tx from DUT -> Des: 0, Mir: 0, Data read: 0
# UVM_INFO ral_sequence.sv(45) @ 55: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R2 Initial -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ral_sequence.sv(51) @ 55: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R2 After Set -> Desired Value: 170, Mirrored Value: 0
# UVM_INFO ral_driver.sv(34) @ 75: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Write -> WDATA: 170
# UVM_INFO ral_driver.sv(40) @ 75: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_INFO ral_sequence.sv(56) @ 75: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R2 After Tx to DUT -> Desired Value: 170, Mirrored Value: 170
# UVM_INFO ral_monitor.sv(29) @ 85: uvm_test_top.apb_env.agent_inst.mon [MON] PWRITE :1 PADDR : 8 PWDATA:170 PRDATA:0
# UVM_INFO ral_monitor.sv(31) @ 85: uvm_test_top.apb_env.agent_inst.mon [MON] ---------------------------------MONITOR DONE--------------------------------------------
# UVM_INFO ral_scoreboard.sv(40) @ 85: uvm_test_top.apb_env.sc [SCOREBOARD--------WRITE] WRITE: Addr = 8, Data = 170
# UVM_INFO ral_scoreboard.sv(48) @ 85: uvm_test_top.apb_env.sc [SCOREBOARD] ---------------------------------------SCOREBOARD DONE--------------------------------------
# UVM_INFO ral_driver.sv(34) @ 95: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Write -> WDATA: 15
# UVM_INFO ral_driver.sv(40) @ 95: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_INFO ral_sequence.sv(61) @ 95: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R2 Write Tx to DUT -> Des: 15, Mir: 15
# UVM_INFO ral_monitor.sv(29) @ 115: uvm_test_top.apb_env.agent_inst.mon [MON] PWRITE :0 PADDR : 8 PWDATA:15 PRDATA:0
# UVM_INFO ral_monitor.sv(31) @ 115: uvm_test_top.apb_env.agent_inst.mon [MON] ---------------------------------MONITOR DONE--------------------------------------------
# UVM_INFO ral_driver.sv(38) @ 115: uvm_test_top.apb_env.agent_inst.drv [DRV] Data Read -> RDATA: 0
# UVM_INFO ral_driver.sv(40) @ 115: uvm_test_top.apb_env.agent_inst.drv [drv] -----------------------------------DRIVER DONE---------------------------------------------
# UVM_ERROR ral_scoreboard.sv(43) @ 115: uvm_test_top.apb_env.sc [SCOREBOARD----------MISMATCH] Mismatch at Addr = 8, Expected = aa, Received = 0
# UVM_INFO ral_scoreboard.sv(48) @ 115: uvm_test_top.apb_env.sc [SCOREBOARD] ---------------------------------------SCOREBOARD DONE--------------------------------------
# UVM_INFO ral_sequence.sv(66) @ 115: uvm_test_top.apb_env.agent_inst.seqr@@trseq [SEQ] R2 Read Tx from DUT -> Des: 0, Mir: 0, Data read: 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 135: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   40
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     6
# [MON]     8
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     4
# [SCOREBOARD----------MISMATCH]     2
# [SCOREBOARD--------WRITE]     2
# [SEQ]    10
# [TEST_DONE]     1
# [drv]     6
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 135 ns  Iteration: 53  Instance: /tb
# End time: 10:35:33 on Jul 23,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
