// Seed: 583805936
module module_0 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output wand id_10,
    output wor id_11,
    input tri0 id_12,
    input tri0 id_13
);
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output logic id_10,
    output tri1 id_11,
    input logic id_12,
    input uwire id_13,
    output supply1 id_14,
    output tri1 id_15
);
  initial id_10 = #1 id_12;
  module_0(
      id_6, id_2, id_5, id_5, id_5, id_3, id_11, id_4, id_5, id_15, id_15, id_6, id_9, id_13
  );
endmodule
