

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_88_1_proc'
================================================================
* Date:           Wed Feb 24 15:49:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.302 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%k0_3_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %k0_3" [deform.cpp:59]   --->   Operation 13 'read' 'k0_3_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%OC_V_loc_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %OC_V_loc"   --->   Operation 14 'read' 'OC_V_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %OC_V_loc_read, i3 0" [deform.cpp:88]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i19 %shl_ln" [deform.cpp:88]   --->   Operation 16 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i16 %OC_V_loc_read" [deform.cpp:88]   --->   Operation 17 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%add_ln88 = add i20 %zext_ln88, i20 %zext_ln88_1" [deform.cpp:88]   --->   Operation 18 'add' 'add_ln88' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %add_ln88, i32 4, i32 19" [deform.cpp:88]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k0_3_read, i32 3, i32 63" [deform.cpp:89]   --->   Operation 20 'partselect' 'trunc_ln89_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i61 %trunc_ln89_2" [deform.cpp:89]   --->   Operation 21 'sext' 'sext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i64 %gmem3, i64 %sext_ln89_3" [deform.cpp:89]   --->   Operation 22 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i16 %trunc_ln" [deform.cpp:88]   --->   Operation 23 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [7/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 24 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 25 [6/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 25 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 26 [5/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 26 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 27 [4/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 27 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 28 [3/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 28 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 29 [2/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 29 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 34 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln88 = br void" [deform.cpp:88]   --->   Operation 35 'br' 'br_ln88' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.88>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln88_1, void, i16 0, void %entry" [deform.cpp:88]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%phi_urem = phi i16 %select_ln88, void, i16 0, void %entry" [deform.cpp:88]   --->   Operation 37 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln88_1 = add i16 %i, i16 1" [deform.cpp:88]   --->   Operation 38 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln88 = icmp_eq  i16 %i, i16 %trunc_ln" [deform.cpp:88]   --->   Operation 39 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void, void %.exit" [deform.cpp:88]   --->   Operation 40 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln88_2 = add i16 %phi_urem, i16 1" [deform.cpp:88]   --->   Operation 41 'add' 'add_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln88_1 = icmp_ult  i16 %add_ln88_2, i16 9" [deform.cpp:88]   --->   Operation 42 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.30>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i33 %add_ln89, void, i33 0, void %entry" [deform.cpp:89]   --->   Operation 43 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i16 %phi_urem" [deform.cpp:89]   --->   Operation 45 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln89 = add i33 %phi_mul, i33 116509" [deform.cpp:89]   --->   Operation 46 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %phi_mul, i32 20, i32 32" [deform.cpp:89]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (2.19ns)   --->   "%gmem3_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem3_addr" [deform.cpp:89]   --->   Operation 48 'read' 'gmem3_addr_read' <Predicate = (!icmp_ln88)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (0.87ns)   --->   "%switch_ln89 = switch i4 %trunc_ln89, void %branch24.i.i, i4 0, void %branch16.i.i, i4 1, void %branch17.i.i, i4 2, void %branch18.i.i, i4 3, void %branch19.i.i, i4 4, void %branch20.i.i, i4 5, void %branch21.i.i, i4 6, void %branch22.i.i, i4 7, void %branch23.i.i" [deform.cpp:89]   --->   Operation 49 'switch' 'switch_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.87>
ST_10 : Operation 50 [1/1] (0.42ns)   --->   "%select_ln88 = select i1 %icmp_ln88_1, i16 %add_ln88_2, i16 0" [deform.cpp:88]   --->   Operation 50 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [deform.cpp:88]   --->   Operation 51 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [deform.cpp:89]   --->   Operation 52 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i13 %tmp" [deform.cpp:89]   --->   Operation 53 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 54 'getelementptr' 'k3_buffer_V_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 55 'getelementptr' 'k3_buffer_V_1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 56 'getelementptr' 'k3_buffer_V_2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 57 'getelementptr' 'k3_buffer_V_3_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 58 'getelementptr' 'k3_buffer_V_4_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 59 'getelementptr' 'k3_buffer_V_5_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 60 'getelementptr' 'k3_buffer_V_6_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 61 'getelementptr' 'k3_buffer_V_7_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 62 'getelementptr' 'k3_buffer_V_8_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_7_addr" [deform.cpp:89]   --->   Operation 63 'store' 'store_ln89' <Predicate = (trunc_ln89 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 64 'br' 'br_ln89' <Predicate = (trunc_ln89 == 7)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_6_addr" [deform.cpp:89]   --->   Operation 65 'store' 'store_ln89' <Predicate = (trunc_ln89 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 66 'br' 'br_ln89' <Predicate = (trunc_ln89 == 6)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_5_addr" [deform.cpp:89]   --->   Operation 67 'store' 'store_ln89' <Predicate = (trunc_ln89 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 68 'br' 'br_ln89' <Predicate = (trunc_ln89 == 5)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_4_addr" [deform.cpp:89]   --->   Operation 69 'store' 'store_ln89' <Predicate = (trunc_ln89 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 70 'br' 'br_ln89' <Predicate = (trunc_ln89 == 4)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_3_addr" [deform.cpp:89]   --->   Operation 71 'store' 'store_ln89' <Predicate = (trunc_ln89 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 72 'br' 'br_ln89' <Predicate = (trunc_ln89 == 3)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_2_addr" [deform.cpp:89]   --->   Operation 73 'store' 'store_ln89' <Predicate = (trunc_ln89 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 74 'br' 'br_ln89' <Predicate = (trunc_ln89 == 2)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_1_addr" [deform.cpp:89]   --->   Operation 75 'store' 'store_ln89' <Predicate = (trunc_ln89 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 76 'br' 'br_ln89' <Predicate = (trunc_ln89 == 1)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_0_addr" [deform.cpp:89]   --->   Operation 77 'store' 'store_ln89' <Predicate = (trunc_ln89 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 78 'br' 'br_ln89' <Predicate = (trunc_ln89 == 0)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_8_addr" [deform.cpp:89]   --->   Operation 79 'store' 'store_ln89' <Predicate = (trunc_ln89 != 0 & trunc_ln89 != 1 & trunc_ln89 != 2 & trunc_ln89 != 3 & trunc_ln89 != 4 & trunc_ln89 != 5 & trunc_ln89 != 6 & trunc_ln89 != 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 80 'br' 'br_ln89' <Predicate = (trunc_ln89 != 0 & trunc_ln89 != 1 & trunc_ln89 != 2 & trunc_ln89 != 3 & trunc_ln89 != 4 & trunc_ln89 != 5 & trunc_ln89 != 6 & trunc_ln89 != 7)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OC_V_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k3_buffer_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k3_buffer_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k0_3_read           (read          ) [ 0000000000000]
OC_V_loc_read       (read          ) [ 0000000000000]
shl_ln              (bitconcatenate) [ 0000000000000]
zext_ln88           (zext          ) [ 0000000000000]
zext_ln88_1         (zext          ) [ 0000000000000]
add_ln88            (add           ) [ 0000000000000]
trunc_ln            (partselect    ) [ 0011111111110]
trunc_ln89_2        (partselect    ) [ 0010000000000]
sext_ln89_3         (sext          ) [ 0000000000000]
gmem3_addr          (getelementptr ) [ 0001111111110]
trunc_ln_cast       (zext          ) [ 0001111110000]
specinterface_ln0   (specinterface ) [ 0000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000]
gmem3_addr_1_rd_req (readreq       ) [ 0000000000000]
br_ln88             (br            ) [ 0000000011110]
i                   (phi           ) [ 0000000001010]
phi_urem            (phi           ) [ 0000000001110]
add_ln88_1          (add           ) [ 0000000011110]
icmp_ln88           (icmp          ) [ 0000000001110]
br_ln88             (br            ) [ 0000000000000]
add_ln88_2          (add           ) [ 0000000001100]
icmp_ln88_1         (icmp          ) [ 0000000001100]
phi_mul             (phi           ) [ 0000000001110]
specpipeline_ln0    (specpipeline  ) [ 0000000000000]
trunc_ln89          (trunc         ) [ 0000000001010]
add_ln89            (add           ) [ 0000000011110]
tmp                 (partselect    ) [ 0000000001010]
gmem3_addr_read     (read          ) [ 0000000001010]
switch_ln89         (switch        ) [ 0000000000000]
select_ln88         (select        ) [ 0000000011110]
br_ln88             (br            ) [ 0000000011110]
specloopname_ln89   (specloopname  ) [ 0000000000000]
zext_ln89           (zext          ) [ 0000000000000]
k3_buffer_V_0_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_1_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_2_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_3_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_4_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_5_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_6_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_7_addr  (getelementptr ) [ 0000000000000]
k3_buffer_V_8_addr  (getelementptr ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
store_ln89          (store         ) [ 0000000000000]
br_ln89             (br            ) [ 0000000000000]
ret_ln0             (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OC_V_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_V_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k3_buffer_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k3_buffer_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k3_buffer_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k3_buffer_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k3_buffer_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="k3_buffer_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="k3_buffer_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k3_buffer_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k3_buffer_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3_buffer_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="k0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="k0_3_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k0_3_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="OC_V_loc_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OC_V_loc_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem3_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="gmem3_addr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="8"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="k3_buffer_V_0_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_0_addr/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="k3_buffer_V_1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_1_addr/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="k3_buffer_V_2_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_2_addr/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k3_buffer_V_3_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_3_addr/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="k3_buffer_V_4_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_4_addr/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k3_buffer_V_5_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_5_addr/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="k3_buffer_V_6_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="13" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_6_addr/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k3_buffer_V_7_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="13" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_7_addr/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k3_buffer_V_8_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="13" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k3_buffer_V_8_addr/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln89_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln89_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln89_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln89_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln89_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln89_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln89_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln89_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln89_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="265" class="1005" name="phi_urem_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="phi_urem_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/9 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_mul_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="33" slack="2"/>
<pin id="279" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_mul_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="33" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="2"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="19" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln88_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="19" slack="0"/>
<pin id="298" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln88_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln88_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="19" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="20" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln89_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="61" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln89_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln89_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="61" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="gmem3_addr_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="61" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln_cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln88_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln88_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="8"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln88_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln88_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88_1/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln89_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln89_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="33" slack="0"/>
<pin id="373" dir="0" index="1" bw="18" slack="0"/>
<pin id="374" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="0" index="1" bw="33" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln88_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="16" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln89_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/11 "/>
</bind>
</comp>

<comp id="405" class="1005" name="trunc_ln_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="411" class="1005" name="trunc_ln89_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="61" slack="1"/>
<pin id="413" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="gmem3_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln_cast_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_cast "/>
</bind>
</comp>

<comp id="427" class="1005" name="add_ln88_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln88_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_ln88_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88_2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln88_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln88_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="trunc_ln89_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="450" class="1005" name="add_ln89_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="33" slack="0"/>
<pin id="452" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="1"/>
<pin id="457" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="460" class="1005" name="gmem3_addr_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="select_ln88_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="90" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="112" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="112" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="112" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="112" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="112" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="112" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="112" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="179" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="172" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="165" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="158" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="151" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="144" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="137" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="193" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="120" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="120" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="114" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="348"><net_src comp="258" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="258" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="269" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="265" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="281" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="281" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="88" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="408"><net_src comp="310" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="414"><net_src comp="320" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="419"><net_src comp="333" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="425"><net_src comp="340" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="430"><net_src comp="344" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="435"><net_src comp="350" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="355" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="444"><net_src comp="361" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="449"><net_src comp="367" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="371" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="458"><net_src comp="377" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="463"><net_src comp="132" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="476"><net_src comp="387" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="269" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k3_buffer_V_0 | {11 }
	Port: k3_buffer_V_1 | {11 }
	Port: k3_buffer_V_2 | {11 }
	Port: k3_buffer_V_3 | {11 }
	Port: k3_buffer_V_4 | {11 }
	Port: k3_buffer_V_5 | {11 }
	Port: k3_buffer_V_6 | {11 }
	Port: k3_buffer_V_7 | {11 }
	Port: k3_buffer_V_8 | {11 }
 - Input state : 
	Port: Loop_VITIS_LOOP_88_1_proc : OC_V_loc | {1 }
	Port: Loop_VITIS_LOOP_88_1_proc : k0_3 | {1 }
	Port: Loop_VITIS_LOOP_88_1_proc : gmem3 | {2 3 4 5 6 7 8 10 }
  - Chain level:
	State 1
		zext_ln88 : 1
		add_ln88 : 2
		trunc_ln : 3
	State 2
		gmem3_addr : 1
		gmem3_addr_1_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln88_1 : 1
		icmp_ln88 : 1
		br_ln88 : 2
		add_ln88_2 : 1
		icmp_ln88_1 : 2
	State 10
		add_ln89 : 1
		tmp : 1
		switch_ln89 : 1
	State 11
		k3_buffer_V_0_addr : 1
		k3_buffer_V_1_addr : 1
		k3_buffer_V_2_addr : 1
		k3_buffer_V_3_addr : 1
		k3_buffer_V_4_addr : 1
		k3_buffer_V_5_addr : 1
		k3_buffer_V_6_addr : 1
		k3_buffer_V_7_addr : 1
		k3_buffer_V_8_addr : 1
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln88_fu_304       |    0    |    26   |
|    add   |      add_ln88_1_fu_344      |    0    |    23   |
|          |      add_ln88_2_fu_355      |    0    |    23   |
|          |       add_ln89_fu_371       |    0    |    40   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln88_fu_350      |    0    |    13   |
|          |      icmp_ln88_1_fu_361     |    0    |    13   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln88_fu_387     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |    k0_3_read_read_fu_114    |    0    |    0    |
|   read   |  OC_V_loc_read_read_fu_120  |    0    |    0    |
|          | gmem3_addr_read_read_fu_132 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_126     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_288        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln88_fu_296      |    0    |    0    |
|   zext   |      zext_ln88_1_fu_300     |    0    |    0    |
|          |     trunc_ln_cast_fu_340    |    0    |    0    |
|          |       zext_ln89_fu_393      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_310       |    0    |    0    |
|partselect|     trunc_ln89_2_fu_320     |    0    |    0    |
|          |          tmp_fu_377         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln89_3_fu_330     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln89_fu_367      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   154   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln88_1_reg_427  |   16   |
|   add_ln88_2_reg_436  |   16   |
|    add_ln89_reg_450   |   33   |
|gmem3_addr_read_reg_460|   64   |
|   gmem3_addr_reg_416  |   64   |
|       i_reg_254       |   16   |
|  icmp_ln88_1_reg_441  |    1   |
|   icmp_ln88_reg_432   |    1   |
|    phi_mul_reg_277    |   33   |
|    phi_urem_reg_265   |   16   |
|  select_ln88_reg_473  |   16   |
|      tmp_reg_455      |   13   |
|  trunc_ln89_2_reg_411 |   61   |
|   trunc_ln89_reg_446  |    4   |
| trunc_ln_cast_reg_422 |   32   |
|    trunc_ln_reg_405   |   16   |
+-----------------------+--------+
|         Total         |   402  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_126 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_126 |  p2  |   2  |  16  |   32   ||    9    |
|  phi_urem_reg_265  |  p0  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   192  ||  1.467  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   402  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   402  |   181  |
+-----------+--------+--------+--------+
