[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Loop/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Loop/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<113> s<112> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<28> c<2> s<16> l<1:1> el<1:14>
n<test> u<7> t<StringConst> p<13> s<12> l<2:4> el<2:8>
n<u1> u<8> t<StringConst> p<9> l<2:9> el<2:11>
n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<2:9> el<2:11>
n<> u<10> t<Ordered_port_connection> p<11> l<2:12> el<2:12>
n<> u<11> t<List_of_port_connections> p<12> c<10> l<2:12> el<2:12>
n<> u<12> t<Hierarchical_instance> p<13> c<9> l<2:9> el<2:13>
n<> u<13> t<Module_instantiation> p<14> c<7> l<2:4> el<2:14>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<2:4> el<2:14>
n<> u<15> t<Non_port_module_item> p<16> c<14> l<2:4> el<2:14>
n<> u<16> t<Module_item> p<28> c<15> s<26> l<2:4> el<2:14>
n<loop> u<17> t<StringConst> p<23> s<22> l<3:4> el<3:8>
n<u2> u<18> t<StringConst> p<19> l<3:9> el<3:11>
n<> u<19> t<Name_of_instance> p<22> c<18> s<21> l<3:9> el<3:11>
n<> u<20> t<Ordered_port_connection> p<21> l<3:12> el<3:12>
n<> u<21> t<List_of_port_connections> p<22> c<20> l<3:12> el<3:12>
n<> u<22> t<Hierarchical_instance> p<23> c<19> l<3:9> el<3:13>
n<> u<23> t<Module_instantiation> p<24> c<17> l<3:4> el<3:14>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<3:4> el<3:14>
n<> u<25> t<Non_port_module_item> p<26> c<24> l<3:4> el<3:14>
n<> u<26> t<Module_item> p<28> c<25> s<27> l<3:4> el<3:14>
n<> u<27> t<Endmodule> p<28> l<4:1> el<4:10>
n<> u<28> t<Module_declaration> p<29> c<6> l<1:1> el<4:10>
n<> u<29> t<Description> p<112> c<28> s<47> l<1:1> el<4:10>
n<module> u<30> t<Module_keyword> p<34> s<31> l<6:1> el<6:7>
n<loop> u<31> t<StringConst> p<34> s<33> l<6:8> el<6:12>
n<> u<32> t<Port> p<33> l<6:13> el<6:13>
n<> u<33> t<List_of_ports> p<34> c<32> l<6:12> el<6:14>
n<> u<34> t<Module_nonansi_header> p<46> c<30> s<44> l<6:1> el<6:15>
n<loop> u<35> t<StringConst> p<41> s<40> l<7:4> el<7:8>
n<u1> u<36> t<StringConst> p<37> l<7:9> el<7:11>
n<> u<37> t<Name_of_instance> p<40> c<36> s<39> l<7:9> el<7:11>
n<> u<38> t<Ordered_port_connection> p<39> l<7:12> el<7:12>
n<> u<39> t<List_of_port_connections> p<40> c<38> l<7:12> el<7:12>
n<> u<40> t<Hierarchical_instance> p<41> c<37> l<7:9> el<7:13>
n<> u<41> t<Module_instantiation> p<42> c<35> l<7:4> el<7:14>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<7:4> el<7:14>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<7:4> el<7:14>
n<> u<44> t<Module_item> p<46> c<43> s<45> l<7:4> el<7:14>
n<> u<45> t<Endmodule> p<46> l<8:1> el<8:10>
n<> u<46> t<Module_declaration> p<47> c<34> l<6:1> el<8:10>
n<> u<47> t<Description> p<112> c<46> s<111> l<6:1> el<8:10>
n<module> u<48> t<Module_keyword> p<52> s<49> l<10:1> el<10:7>
n<test> u<49> t<StringConst> p<52> s<51> l<10:8> el<10:12>
n<> u<50> t<Port> p<51> l<10:13> el<10:13>
n<> u<51> t<List_of_ports> p<52> c<50> l<10:12> el<10:14>
n<> u<52> t<Module_nonansi_header> p<110> c<48> s<69> l<10:1> el<10:15>
n<> u<53> t<Data_type_or_implicit> p<63> s<62> l<12:14> el<12:14>
n<bht_row_width_p> u<54> t<StringConst> p<61> s<60> l<12:14> el<12:29>
n<10> u<55> t<IntConst> p<56> l<12:32> el<12:34>
n<> u<56> t<Primary_literal> p<57> c<55> l<12:32> el<12:34>
n<> u<57> t<Constant_primary> p<58> c<56> l<12:32> el<12:34>
n<> u<58> t<Constant_expression> p<59> c<57> l<12:32> el<12:34>
n<> u<59> t<Constant_mintypmax_expression> p<60> c<58> l<12:32> el<12:34>
n<> u<60> t<Constant_param_expression> p<61> c<59> l<12:32> el<12:34>
n<> u<61> t<Param_assignment> p<62> c<54> l<12:14> el<12:34>
n<> u<62> t<List_of_param_assignments> p<63> c<61> l<12:14> el<12:34>
n<> u<63> t<Parameter_declaration> p<64> c<53> l<12:4> el<12:34>
n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<12:4> el<12:35>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<12:4> el<12:35>
n<> u<66> t<Module_common_item> p<67> c<65> l<12:4> el<12:35>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<12:4> el<12:35>
n<> u<68> t<Non_port_module_item> p<69> c<67> l<12:4> el<12:35>
n<> u<69> t<Module_item> p<110> c<68> s<108> l<12:4> el<12:35>
n<bht_row_width_p> u<70> t<StringConst> p<71> l<13:8> el<13:23>
n<> u<71> t<Primary_literal> p<72> c<70> l<13:8> el<13:23>
n<> u<72> t<Constant_primary> p<73> c<71> l<13:8> el<13:23>
n<> u<73> t<Constant_expression> p<103> c<72> s<101> l<13:8> el<13:23>
n<test> u<74> t<StringConst> p<96> s<90> l<14:6> el<14:10>
n<bht_row_width_p> u<75> t<StringConst> p<88> s<87> l<14:14> el<14:29>
n<bht_row_width_p> u<76> t<StringConst> p<77> l<14:30> el<14:45>
n<> u<77> t<Primary_literal> p<78> c<76> l<14:30> el<14:45>
n<> u<78> t<Primary> p<79> c<77> l<14:30> el<14:45>
n<> u<79> t<Expression> p<85> c<78> s<84> l<14:30> el<14:45>
n<2> u<80> t<IntConst> p<81> l<14:46> el<14:47>
n<> u<81> t<Primary_literal> p<82> c<80> l<14:46> el<14:47>
n<> u<82> t<Primary> p<83> c<81> l<14:46> el<14:47>
n<> u<83> t<Expression> p<85> c<82> l<14:46> el<14:47>
n<> u<84> t<BinOp_Minus> p<85> s<83> l<14:45> el<14:46>
n<> u<85> t<Expression> p<86> c<79> l<14:30> el<14:47>
n<> u<86> t<Mintypmax_expression> p<87> c<85> l<14:30> el<14:47>
n<> u<87> t<Param_expression> p<88> c<86> l<14:30> el<14:47>
n<> u<88> t<Named_parameter_assignment> p<89> c<75> l<14:13> el<14:48>
n<> u<89> t<List_of_parameter_assignments> p<90> c<88> l<14:13> el<14:48>
n<> u<90> t<Parameter_value_assignment> p<96> c<89> s<95> l<14:11> el<14:49>
n<u> u<91> t<StringConst> p<92> l<14:50> el<14:51>
n<> u<92> t<Name_of_instance> p<95> c<91> s<94> l<14:50> el<14:51>
n<> u<93> t<Ordered_port_connection> p<94> l<14:52> el<14:52>
n<> u<94> t<List_of_port_connections> p<95> c<93> l<14:52> el<14:52>
n<> u<95> t<Hierarchical_instance> p<96> c<92> l<14:50> el<14:53>
n<> u<96> t<Module_instantiation> p<97> c<74> l<14:6> el<14:54>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<14:6> el<14:54>
n<> u<98> t<Generate_item> p<100> c<97> s<99> l<14:6> el<14:54>
n<> u<99> t<End> p<100> l<15:4> el<15:7>
n<> u<100> t<Generate_begin_end_block> p<101> c<98> l<13:25> el<15:7>
n<> u<101> t<Generate_item> p<103> c<100> l<13:25> el<15:7>
n<> u<102> t<IF> p<103> s<73> l<13:4> el<13:6>
n<> u<103> t<If_generate_construct> p<104> c<102> l<13:4> el<15:7>
n<> u<104> t<Conditional_generate_construct> p<105> c<103> l<13:4> el<15:7>
n<> u<105> t<Module_common_item> p<106> c<104> l<13:4> el<15:7>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<13:4> el<15:7>
n<> u<107> t<Non_port_module_item> p<108> c<106> l<13:4> el<15:7>
n<> u<108> t<Module_item> p<110> c<107> s<109> l<13:4> el<15:7>
n<> u<109> t<Endmodule> p<110> l<16:1> el<16:10>
n<> u<110> t<Module_declaration> p<111> c<52> l<10:1> el<16:10>
n<> u<111> t<Description> p<112> c<110> l<10:1> el<16:10>
n<> u<112> t<Source_text> p<113> c<29> l<1:1> el<16:10>
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<17:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:6:1: No timescale set for "loop".

[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:10:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:6:1: Compile module "work@loop".

[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:10:1: Compile module "work@test".

[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/Loop/dut.sv:14:6: Compile generate block "work@top.u1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/Loop/dut.sv:14:6: Compile generate block "work@top.u1.genblk1.u.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/Loop/dut.sv:14:6: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/Loop/dut.sv:14:6: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/Loop/dut.sv:14:6: Compile generate block "work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/Loop/dut.sv:1:1: Top level module "work@top".

[ERR:EL0507] ${SURELOG_DIR}/tests/Loop/dut.sv:7:4: Instantiation loop for "work@loop",
             ${SURELOG_DIR}/tests/Loop/dut.sv:3:4: previous instantiation.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 12.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              29
design                                                 1
gen_if                                                 1
gen_scope                                             10
gen_scope_array                                       10
int_typespec                                           1
module_inst                                           20
operation                                              5
param_assign                                           7
parameter                                              7
ref_module                                             9
ref_obj                                                1
ref_typespec                                          16
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              29
design                                                 1
gen_if                                                 1
gen_scope                                             67
gen_scope_array                                       67
int_typespec                                           1
module_inst                                           77
operation                                              5
param_assign                                          64
parameter                                              7
ref_module                                             9
ref_obj                                                1
ref_typespec                                         130
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Loop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Loop/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Loop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@loop
  |vpiDefName:work@loop
  |vpiRefModule:
  \_ref_module: work@loop (u1), line:7:9, endln:7:11
    |vpiParent:
    \_module_inst: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
    |vpiName:u1
    |vpiDefName:work@loop
    |vpiActual:
    \_module_inst: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.bht_row_width_p), line:12:14, endln:12:29
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |UINT:10
    |vpiTypespec:
    \_ref_typespec: (work@test.bht_row_width_p)
      |vpiParent:
      \_parameter: (work@test.bht_row_width_p), line:12:14, endln:12:29
      |vpiFullName:work@test.bht_row_width_p
      |vpiActual:
      \_int_typespec: , line:12:4, endln:12:34
    |vpiName:bht_row_width_p
    |vpiFullName:work@test.bht_row_width_p
  |vpiParamAssign:
  \_param_assign: , line:12:14, endln:12:34
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiRhs:
    \_constant: , line:12:32, endln:12:34
      |vpiParent:
      \_param_assign: , line:12:14, endln:12:34
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_ref_typespec: (work@test)
        |vpiParent:
        \_constant: , line:12:32, endln:12:34
        |vpiFullName:work@test
        |vpiActual:
        \_int_typespec: , line:12:4, endln:12:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.bht_row_width_p), line:12:14, endln:12:29
  |vpiDefName:work@test
  |vpiGenStmt:
  \_gen_if: , line:13:4, endln:13:6
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiCondition:
    \_ref_obj: (work@test.bht_row_width_p), line:13:8, endln:13:23
      |vpiParent:
      \_gen_if: , line:13:4, endln:13:6
      |vpiName:bht_row_width_p
      |vpiFullName:work@test.bht_row_width_p
    |vpiStmt:
    \_begin: (work@test)
      |vpiParent:
      \_gen_if: , line:13:4, endln:13:6
      |vpiFullName:work@test
      |vpiStmt:
      \_ref_module: work@test (u), line:14:50, endln:14:51
        |vpiParent:
        \_begin: (work@test)
        |vpiName:u
        |vpiDefName:work@test
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@test (u1), line:2:9, endln:2:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@test
    |vpiActual:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
  |vpiRefModule:
  \_ref_module: work@loop (u2), line:3:9, endln:3:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u2
    |vpiDefName:work@loop
    |vpiActual:
    \_module_inst: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test (work@top.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:2:4, endln:2:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u1
    |vpiFullName:work@top.u1
    |vpiParameter:
    \_parameter: (work@top.u1.bht_row_width_p), line:12:14, endln:12:29
      |vpiParent:
      \_module_inst: work@test (work@top.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:2:4, endln:2:14
      |UINT:10
      |vpiTypespec:
      \_ref_typespec: (work@top.u1.bht_row_width_p)
        |vpiParent:
        \_parameter: (work@top.u1.bht_row_width_p), line:12:14, endln:12:29
        |vpiFullName:work@top.u1.bht_row_width_p
        |vpiActual:
        \_int_typespec: , line:12:4, endln:12:34
      |vpiName:bht_row_width_p
      |vpiFullName:work@top.u1.bht_row_width_p
    |vpiParamAssign:
    \_param_assign: , line:12:14, endln:12:34
      |vpiParent:
      \_module_inst: work@test (work@top.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:2:4, endln:2:14
      |vpiRhs:
      \_constant: , line:12:32, endln:12:34
        |vpiParent:
        \_param_assign: , line:12:14, endln:12:34
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_ref_typespec: (work@top.u1)
          |vpiParent:
          \_constant: , line:12:32, endln:12:34
          |vpiFullName:work@top.u1
          |vpiActual:
          \_int_typespec: , line:12:4, endln:12:34
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u1.bht_row_width_p), line:12:14, endln:12:29
    |vpiDefName:work@test
    |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
    |vpiDefLineNo:10
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.u1.genblk1), line:14:6, endln:14:54
      |vpiParent:
      \_module_inst: work@test (work@top.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:2:4, endln:2:14
      |vpiName:genblk1
      |vpiFullName:work@top.u1.genblk1
      |vpiGenScope:
      \_gen_scope: (work@top.u1.genblk1), line:14:6, endln:14:54
        |vpiParent:
        \_gen_scope_array: (work@top.u1.genblk1), line:14:6, endln:14:54
        |vpiFullName:work@top.u1.genblk1
        |vpiModule:
        \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
          |vpiParent:
          \_gen_scope: (work@top.u1.genblk1), line:14:6, endln:14:54
          |vpiName:u
          |vpiFullName:work@top.u1.genblk1.u
          |vpiParameter:
          \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
            |vpiParent:
            \_param_assign: , line:12:14, endln:12:34
            |UINT:10
            |vpiTypespec:
            \_ref_typespec: (work@top.u1.genblk1.u.bht_row_width_p)
              |vpiParent:
              \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
              |vpiFullName:work@top.u1.genblk1.u.bht_row_width_p
              |vpiActual:
              \_int_typespec: , line:12:4, endln:12:34
            |vpiName:bht_row_width_p
            |vpiFullName:work@top.u1.genblk1.u.bht_row_width_p
          |vpiParamAssign:
          \_param_assign: , line:12:14, endln:12:34
            |vpiParent:
            \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:12:32, endln:12:34
              |vpiParent:
              \_param_assign: , line:12:14, endln:12:34
              |vpiDecompile:8
              |vpiSize:32
              |INT:8
              |vpiTypespec:
              \_ref_typespec: (work@top.u1.genblk1.u)
                |vpiParent:
                \_constant: , line:12:32, endln:12:34
                |vpiFullName:work@top.u1.genblk1.u
                |vpiActual:
                \_int_typespec: , line:12:4, endln:12:34
              |vpiConstType:7
            |vpiLhs:
            \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
          |vpiDefName:work@test
          |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
          |vpiDefLineNo:10
          |vpiGenScopeArray:
          \_gen_scope_array: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
            |vpiParent:
            \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
            |vpiName:genblk1
            |vpiFullName:work@top.u1.genblk1.u.genblk1
            |vpiGenScope:
            \_gen_scope: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
              |vpiParent:
              \_gen_scope_array: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
              |vpiFullName:work@top.u1.genblk1.u.genblk1
              |vpiModule:
              \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                |vpiParent:
                \_gen_scope: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
                |vpiName:u
                |vpiFullName:work@top.u1.genblk1.u.genblk1.u
                |vpiParameter:
                \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                  |vpiParent:
                  \_param_assign: , line:12:14, endln:12:34
                  |UINT:10
                  |vpiTypespec:
                  \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p)
                    |vpiParent:
                    \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                    |vpiActual:
                    \_int_typespec: , line:12:4, endln:12:34
                  |vpiName:bht_row_width_p
                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.bht_row_width_p
                |vpiParamAssign:
                \_param_assign: , line:12:14, endln:12:34
                  |vpiParent:
                  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                  |vpiOverriden:1
                  |vpiRhs:
                  \_constant: , line:12:32, endln:12:34
                    |vpiParent:
                    \_param_assign: , line:12:14, endln:12:34
                    |vpiDecompile:6
                    |vpiSize:32
                    |INT:6
                    |vpiTypespec:
                    \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u)
                      |vpiParent:
                      \_constant: , line:12:32, endln:12:34
                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u
                      |vpiActual:
                      \_int_typespec: , line:12:4, endln:12:34
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                |vpiDefName:work@test
                |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                |vpiDefLineNo:10
                |vpiGenScopeArray:
                \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                  |vpiParent:
                  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                  |vpiName:genblk1
                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
                  |vpiGenScope:
                  \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                    |vpiParent:
                    \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
                    |vpiModule:
                    \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                      |vpiParent:
                      \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                      |vpiName:u
                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                      |vpiParameter:
                      \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                        |vpiParent:
                        \_param_assign: , line:12:14, endln:12:34
                        |UINT:10
                        |vpiTypespec:
                        \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p)
                          |vpiParent:
                          \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                          |vpiActual:
                          \_int_typespec: , line:12:4, endln:12:34
                        |vpiName:bht_row_width_p
                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                      |vpiParamAssign:
                      \_param_assign: , line:12:14, endln:12:34
                        |vpiParent:
                        \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                        |vpiOverriden:1
                        |vpiRhs:
                        \_constant: , line:12:32, endln:12:34
                          |vpiParent:
                          \_param_assign: , line:12:14, endln:12:34
                          |vpiDecompile:4
                          |vpiSize:32
                          |INT:4
                          |vpiTypespec:
                          \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u)
                            |vpiParent:
                            \_constant: , line:12:32, endln:12:34
                            |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u
                            |vpiActual:
                            \_int_typespec: , line:12:4, endln:12:34
                          |vpiConstType:7
                        |vpiLhs:
                        \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                      |vpiDefName:work@test
                      |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                      |vpiDefLineNo:10
                      |vpiGenScopeArray:
                      \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                        |vpiParent:
                        \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                        |vpiName:genblk1
                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                        |vpiGenScope:
                        \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                          |vpiParent:
                          \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                          |vpiModule:
                          \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                            |vpiParent:
                            \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                            |vpiName:u
                            |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                            |vpiParameter:
                            \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                              |vpiParent:
                              \_param_assign: , line:12:14, endln:12:34
                              |UINT:10
                              |vpiTypespec:
                              \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p)
                                |vpiParent:
                                \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                |vpiActual:
                                \_int_typespec: , line:12:4, endln:12:34
                              |vpiName:bht_row_width_p
                              |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                            |vpiParamAssign:
                            \_param_assign: , line:12:14, endln:12:34
                              |vpiParent:
                              \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                              |vpiOverriden:1
                              |vpiRhs:
                              \_constant: , line:12:32, endln:12:34
                                |vpiParent:
                                \_param_assign: , line:12:14, endln:12:34
                                |vpiDecompile:2
                                |vpiSize:32
                                |INT:2
                                |vpiTypespec:
                                \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u)
                                  |vpiParent:
                                  \_constant: , line:12:32, endln:12:34
                                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                  |vpiActual:
                                  \_int_typespec: , line:12:4, endln:12:34
                                |vpiConstType:7
                              |vpiLhs:
                              \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                            |vpiDefName:work@test
                            |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                            |vpiDefLineNo:10
                            |vpiGenScopeArray:
                            \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                              |vpiParent:
                              \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                              |vpiName:genblk1
                              |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                              |vpiGenScope:
                              \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                                |vpiParent:
                                \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                                |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                                |vpiModule:
                                \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                                  |vpiParent:
                                  \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                                  |vpiName:u
                                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                  |vpiParameter:
                                  \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                    |vpiParent:
                                    \_param_assign: , line:12:14, endln:12:34
                                    |UINT:10
                                    |vpiTypespec:
                                    \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p)
                                      |vpiParent:
                                      \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                      |vpiActual:
                                      \_int_typespec: , line:12:4, endln:12:34
                                    |vpiName:bht_row_width_p
                                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p
                                  |vpiParamAssign:
                                  \_param_assign: , line:12:14, endln:12:34
                                    |vpiParent:
                                    \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                                    |vpiOverriden:1
                                    |vpiRhs:
                                    \_constant: , line:12:32, endln:12:34
                                      |vpiParent:
                                      \_param_assign: , line:12:14, endln:12:34
                                      |vpiDecompile:0
                                      |vpiSize:32
                                      |INT:0
                                      |vpiTypespec:
                                      \_ref_typespec: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u)
                                        |vpiParent:
                                        \_constant: , line:12:32, endln:12:34
                                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                                        |vpiActual:
                                        \_int_typespec: , line:12:4, endln:12:34
                                      |vpiConstType:7
                                    |vpiLhs:
                                    \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                                  |vpiDefName:work@test
                                  |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                                  |vpiDefLineNo:10
  |vpiModule:
  \_module_inst: work@loop (work@top.u2), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:3:4, endln:3:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u2
    |vpiFullName:work@top.u2
    |vpiDefName:work@loop
    |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
    |vpiDefLineNo:6
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiModule:
    \_module_inst: work@loop (work@top.u2.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:7:4, endln:7:14
      |vpiParent:
      \_module_inst: work@loop (work@top.u2), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:3:4, endln:3:14
      |vpiName:u1
      |vpiFullName:work@top.u2.u1
      |vpiDefName:work@loop
      |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
      |vpiDefLineNo:6
      |vpiInstance:
      \_module_inst: work@loop (work@top.u2), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:3:4, endln:3:14
\_weaklyReferenced:
\_int_typespec: , line:12:4, endln:12:34
\_param_assign: , line:12:14, endln:12:34
  |vpiParent:
  \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:12:32, endln:12:34
  |vpiLhs:
  \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
\_param_assign: , line:12:14, endln:12:34
  |vpiParent:
  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:12:32, endln:12:34
  |vpiLhs:
  \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
\_param_assign: , line:12:14, endln:12:34
  |vpiParent:
  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:12:32, endln:12:34
  |vpiLhs:
  \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
\_param_assign: , line:12:14, endln:12:34
  |vpiParent:
  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:12:32, endln:12:34
  |vpiLhs:
  \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
\_param_assign: , line:12:14, endln:12:34
  |vpiParent:
  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:12:32, endln:12:34
  |vpiLhs:
  \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
\_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
  |vpiParent:
  \_gen_scope: (work@top.u1.genblk1), line:14:6, endln:14:54
  |vpiName:u
  |vpiFullName:work@top.u1.genblk1.u
  |vpiParameter:
  \_parameter: (work@top.u1.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
  |vpiParamAssign:
  \_param_assign: , line:12:14, endln:12:34
  |vpiDefName:work@test
  |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
  |vpiDefLineNo:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
    |vpiParent:
    \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
    |vpiName:genblk1
    |vpiFullName:work@top.u1.genblk1.u.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
      |vpiParent:
      \_gen_scope_array: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
      |vpiFullName:work@top.u1.genblk1.u.genblk1
      |vpiModule:
      \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
        |vpiParent:
        \_gen_scope: (work@top.u1.genblk1.u.genblk1), line:14:6, endln:14:54
        |vpiName:u
        |vpiFullName:work@top.u1.genblk1.u.genblk1.u
        |vpiParameter:
        \_parameter: (work@top.u1.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
        |vpiParamAssign:
        \_param_assign: , line:12:14, endln:12:34
        |vpiDefName:work@test
        |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
        |vpiDefLineNo:10
        |vpiGenScopeArray:
        \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
          |vpiParent:
          \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
          |vpiName:genblk1
          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
          |vpiGenScope:
          \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
            |vpiParent:
            \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
            |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1
            |vpiModule:
            \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
              |vpiParent:
              \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
              |vpiName:u
              |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u
              |vpiParameter:
              \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
              |vpiParamAssign:
              \_param_assign: , line:12:14, endln:12:34
              |vpiDefName:work@test
              |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
              |vpiDefLineNo:10
              |vpiGenScopeArray:
              \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                |vpiParent:
                \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                |vpiName:genblk1
                |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                |vpiGenScope:
                \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                  |vpiParent:
                  \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                  |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1
                  |vpiModule:
                  \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                    |vpiParent:
                    \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                    |vpiName:u
                    |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                    |vpiParameter:
                    \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                    |vpiParamAssign:
                    \_param_assign: , line:12:14, endln:12:34
                    |vpiDefName:work@test
                    |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                    |vpiDefLineNo:10
                    |vpiGenScopeArray:
                    \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                      |vpiParent:
                      \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                      |vpiName:genblk1
                      |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                      |vpiGenScope:
                      \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                        |vpiParent:
                        \_gen_scope_array: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                        |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1
                        |vpiModule:
                        \_module_inst: work@test (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
                          |vpiParent:
                          \_gen_scope: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1), line:14:6, endln:14:54
                          |vpiName:u
                          |vpiFullName:work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u
                          |vpiParameter:
                          \_parameter: (work@top.u1.genblk1.u.genblk1.u.genblk1.u.genblk1.u.genblk1.u.bht_row_width_p), line:12:14, endln:12:29
                          |vpiParamAssign:
                          \_param_assign: , line:12:14, endln:12:34
                          |vpiDefName:work@test
                          |vpiDefFile:${SURELOG_DIR}/tests/Loop/dut.sv
                          |vpiDefLineNo:10
\_gen_scope: (work@top.u1.genblk1), line:14:6, endln:14:54
  |vpiParent:
  \_gen_scope_array: (work@top.u1.genblk1), line:14:6, endln:14:54
  |vpiFullName:work@top.u1.genblk1
  |vpiModule:
  \_module_inst: work@test (work@top.u1.genblk1.u), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:14:6, endln:14:54
\_gen_scope_array: (work@top.u1.genblk1), line:14:6, endln:14:54
  |vpiParent:
  \_module_inst: work@test (work@top.u1), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:2:4, endln:2:14
  |vpiName:genblk1
  |vpiFullName:work@top.u1.genblk1
  |vpiGenScope:
  \_gen_scope: (work@top.u1.genblk1), line:14:6, endln:14:54
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5
