// Seed: 3526045780
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    inout supply1 id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    output supply0 id_7,
    output logic id_8,
    input logic id_9,
    input tri id_10,
    input tri0 id_11,
    output logic id_12,
    input supply0 id_13,
    input tri0 id_14
);
  always begin : LABEL_0
    id_8 = id_5;
  end
  always begin : LABEL_0
    if (id_5) id_6 <= id_4;
    begin : LABEL_0
      if (-1) id_8 <= id_9;
      else $display(-1, -1);
      @(posedge id_3);
    end
    id_12 = id_5;
  end
  assign id_3 = id_3;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_16;
  wire id_17;
endmodule
