
miv-rv32im-freertos-port-test.elf:     file format elf32-littleriscv
miv-rv32im-freertos-port-test.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000000

Program Header:
    LOAD off    0x00001000 vaddr 0x80000000 paddr 0x80000000 align 2**12
         filesz 0x00003a50 memsz 0x0003d0a0 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          00003950  80000000  80000000  00001000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .sdata         00000020  80003950  80003950  00004950  2**4  CONTENTS, ALLOC, LOAD, DATA
  2 .data          000000e0  80003970  80003970  00004970  2**4  CONTENTS, ALLOC, LOAD, DATA
  3 .sbss          00000070  80003a50  80003a50  00004a50  2**4  ALLOC
  4 .bss           000195e0  80003ac0  80003ac0  00004a50  2**4  ALLOC
  5 .heap          00010000  8001d0a0  8001d0a0  00004a50  2**4  ALLOC
  6 .stack         00010000  8002d0a0  8002d0a0  00004a50  2**4  ALLOC
  7 .debug_line    00008b54  00000000  00000000  00004a50  2**0  CONTENTS, READONLY, DEBUGGING
  8 .debug_info    0000c360  00000000  00000000  0000d5a4  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev  00002530  00000000  00000000  00019904  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007c8  00000000  00000000  0001be38  2**3  CONTENTS, READONLY, DEBUGGING
 11 .debug_str     00012289  00000000  00000000  0001c600  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges  000006a8  00000000  00000000  0002e889  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro   000055b7  00000000  00000000  0002ef31  2**0  CONTENTS, READONLY, DEBUGGING
 14 .comment       00000039  00000000  00000000  000344e8  2**0  CONTENTS, READONLY
 15 .debug_frame   00001c04  00000000  00000000  00034524  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000000 l    d  .text	00000000 .text
80003950 l    d  .sdata	00000000 .sdata
80003970 l    d  .data	00000000 .data
80003a50 l    d  .sbss	00000000 .sbss
80003ac0 l    d  .bss	00000000 .bss
8001d0a0 l    d  .heap	00000000 .heap
8002d0a0 l    d  .stack	00000000 .stack
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./riscv_hal/entry.o
8000000c l       .text	00000000 handle_reset
80000004 l       .text	00000000 nmi_vector
80000008 l       .text	00000000 trap_vector
80000030 l       .text	00000000 trap_entry
00000000 l    df *ABS*	00000000 init.c
80000160 l     F .text	00000050 zero_section
00000000 l    df *ABS*	00000000 riscv_hal.c
80000238 l     F .text	000000b8 PLIC_DisableIRQ
800002f0 l     F .text	00000044 PLIC_ClaimIRQ
80000334 l     F .text	0000004c PLIC_CompleteIRQ
80003a50 l     O .sbss	00000008 g_systick_increment
00000000 l    df *ABS*	00000000 riscv_hal_stubs.c
00000000 l    df *ABS*	00000000 syscall.c
80003a58 l     O .sbss	00000008 g_stdio_uart
80003a60 l     O .sbss	00000004 g_stdio_uart_init_done
80000b74 l     F .text	00000030 stub
00000000 l    df *ABS*	00000000 core_uart_apb.c
00000000 l    df *ABS*	00000000 heap_2.c
80003ac0 l     O .bss	00019000 ucHeap
80003a64 l     O .sbss	00000008 xStart
80003a6c l     O .sbss	00000008 xEnd
80003950 l     O .sdata	00000004 xFreeBytesRemaining
80003a74 l     O .sbss	00000004 xHeapHasBeenInitialised.2777
80001288 l     F .text	00000074 prvHeapInit
00000000 l    df *ABS*	00000000 port.c
800012fc l     F .text	0000004c raise_soft_interrupt
80003954 l     O .sdata	00000004 uxCriticalNesting
80003958 l     O .sdata	00000004 mtime
8000395c l     O .sdata	00000004 mtimecmp
800013bc l     F .text	000000cc prvSetNextTimerInterrupt
80001554 l     F .text	0000002c prvTaskExitError
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 string.c
00000000 l    df *ABS*	00000000 tasks.c
8001cac0 l     O .bss	00000064 pxReadyTasksLists
8001cb24 l     O .bss	00000014 xDelayedTaskList1
8001cb38 l     O .bss	00000014 xDelayedTaskList2
80003a80 l     O .sbss	00000004 pxDelayedTaskList
80003a84 l     O .sbss	00000004 pxOverflowDelayedTaskList
8001cb4c l     O .bss	00000014 xPendingReadyList
8001cb60 l     O .bss	00000014 xTasksWaitingTermination
80003a88 l     O .sbss	00000004 uxTasksDeleted
8001cb74 l     O .bss	00000014 xSuspendedTaskList
80003a8c l     O .sbss	00000004 uxCurrentNumberOfTasks
80003a90 l     O .sbss	00000004 xTickCount
80003a94 l     O .sbss	00000004 uxTopReadyPriority
80003a98 l     O .sbss	00000004 xSchedulerRunning
80003a9c l     O .sbss	00000004 uxPendedTicks
80003aa0 l     O .sbss	00000004 xYieldPending
80003aa4 l     O .sbss	00000004 xNumOfOverflows
80003aa8 l     O .sbss	00000004 uxTaskNumber
80003aac l     O .sbss	00000004 xNextTaskUnblockTime
80003ab0 l     O .sbss	00000004 uxSchedulerSuspended
800026c4 l     F .text	000000c0 prvAllocateTCBAndStack
800023a4 l     F .text	00000138 prvInitialiseTCBVariables
800024dc l     F .text	000000c0 prvInitialiseTaskLists
800027c4 l     F .text	00000060 prvResetNextTaskUnblockTime
8000263c l     F .text	00000088 prvAddCurrentTaskToDelayedList
80002370 l     F .text	00000034 prvIdleTask
8000259c l     F .text	000000a0 prvCheckTasksWaitingTermination
80002784 l     F .text	00000040 prvDeleteTCB
00000000 l    df *ABS*	00000000 chronos.c
80002824 l     F .text	000000b4 PLIC_EnableIRQ
800028d8 l     F .text	0000003c PLIC_SetPriority
00000000 l    df *ABS*	00000000 applications.c
00000000 l    df *ABS*	00000000 system_call.c
80003004 l     F .text	00000040 __syscall_error
80003044 l     F .text	0000005c __internal_syscall
800030a0 l     F .text	00000080 syscall_errno
00000000 l    df *ABS*	00000000 main.c
80003374 l     F .text	000000d0 PLIC_init
800035c0 l     F .text	00000050 vUartTestTask1
80003610 l     F .text	00000034 vUartTestTask2
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 syswrite.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 impure.c
800039f0 l     O .data	00000060 impure_data
8000137c g     F .text	00000040 vPortExitCritical
00010000 g       *ABS*	00000000 STACK_SIZE
8000074c  w    F .text	00000020 External_11_IRQHandler
80004150 g       .sdata	00000000 __global_pointer$
80002a88 g     F .text	00000048 printsv
80003970 g       *ABS*	00000000 __data_load
80001614 g     F .text	000000cc SysTick_Handler
8000068c  w    F .text	00000020 External_5_IRQHandler
80000d54 g       .text	00000000 HW_get_8bit_reg_field
80002cf4 g     F .text	00000080 reverse
80003644 g     F .text	00000010 __errno
80003a7c g     O .sbss	00000004 pxCurrentTCB
80003a50 g       .sbss	00000000 __sbss_start
80002914 g     F .text	000000c8 Chronos_init
8001cfbc g     O .bss	00000004 errno
80000c8c g       .text	00000000 HW_set_32bit_reg
8000086c  w    F .text	00000020 External_20_IRQHandler
800016e0 g     F .text	00000044 xPortStartScheduler
80000380 g     F .text	00000024 __enable_irq
80001be0 g     F .text	0000021c xTaskGenericCreate
80003950 g       .sdata	00000000 __sdata_start
800011bc g     F .text	000000cc vPortFree
8001cfc0 g     O .bss	00000008 g_uart
80000d2c g       .text	00000000 HW_set_8bit_reg_field
8000092c  w    F .text	00000020 External_26_IRQHandler
800004ec g     F .text	00000140 handle_trap
800018b4 g     F .text	00000088 vListInsertEnd
00080000 g       *ABS*	00000000 RAM_SIZE
8000072c  w    F .text	00000020 External_10_IRQHandler
80002a4c g     F .text	0000003c printi
8000188c g     F .text	00000028 vListInitialiseItem
800009ac  w    F .text	00000020 External_30_IRQHandler
8000080c  w    F .text	00000020 External_17_IRQHandler
8002d0a0 g       .heap	00000000 _heap_end
80003120 g     F .text	00000064 sys_Testing
80000b24 g     F .text	00000050 _isatty
8001d0a0 g       .bss	00000000 __bss_end
80003184 g     F .text	000001f0 handle_syscall
80000fe0 g     F .text	000001dc pvPortMalloc
800001b0 g     F .text	0000006c _init
80001828 g     F .text	00000064 vListInitialise
80000d1c g       .text	00000000 HW_set_8bit_reg
80000d24 g       .text	00000000 HW_get_8bit_reg
80002f14 g     F .text	000000f0 API_TaskListInit
80003ac0 g       .sbss	00000000 __sbss_end
80000c9c g       .text	00000000 HW_set_32bit_reg_field
80003654 g     F .text	0000001c write
80003590 g     F .text	00000014 vApplicationMallocFailedHook
8000090c  w    F .text	00000020 External_25_IRQHandler
8003d0a0 g       .stack	00000000 __stack_top
8000098c  w    F .text	00000020 External_29_IRQHandler
8001cb88 g     O .bss	00000434 incommingPacket
80000f30 g     F .text	000000b0 UART_polled_tx_string
800009ec g     F .text	000000e8 write_hex
8000078c  w    F .text	00000020 External_13_IRQHandler
80002c60 g     F .text	00000048 External_2_IRQHandler
00010000 g       *ABS*	00000000 HEAP_SIZE
8000076c  w    F .text	00000020 External_12_IRQHandler
80000e7c g     F .text	000000b4 UART_send
80000000 g       .text	00000000 _start
80001f10 g     F .text	00000028 vTaskSuspendAll
800003a4 g     F .text	000000a8 handle_m_timer_interrupt
800029dc g     F .text	00000070 prints
80001a10 g     F .text	00000098 uxListRemove
80002b84 g     F .text	00000094 NI_enable_irq
80003950 g       *ABS*	00000000 __sdata_load
80003a50 g       .data	00000000 __data_end
80002284 g     F .text	000000ec vTaskSwitchContext
8000082c  w    F .text	00000020 External_18_IRQHandler
80000cc4 g       .text	00000000 HW_get_32bit_reg_field
80002d74 g     F .text	000001a0 myItoa
800008ac  w    F .text	00000020 External_22_IRQHandler
800007cc  w    F .text	00000020 External_15_IRQHandler
80001800 g     F .text	00000028 vPortYield
80000000 g       *ABS*	00000000 RAM_START_ADDRESS
80003ac0 g       .bss	00000000 __bss_start
8001cfc8 g     O .bss	000000c8 TaskList
800007ec  w    F .text	00000020 External_16_IRQHandler
80001aa8 g     F .text	000000e8 memset
80003444 g     F .text	0000014c main
80002ca8 g     F .text	0000004c mySwap
8000193c g     F .text	000000d4 vListInsert
8000096c  w    F .text	00000020 External_28_IRQHandler
80000cdc g       .text	00000000 HW_get_16bit_reg
80003970 g       .sdata	00000000 __sdata_end
8002d0a0 g       .heap	00000000 __heap_end
800007ac  w    F .text	00000020 External_14_IRQHandler
8000021c g     F .text	0000001c _fini
80001f38 g     F .text	00000160 xTaskResumeAll
80001e80 g     F .text	00000090 vTaskStartScheduler
80003970 g     O .data	00000080 ext_irq_handler_table
80003670 g     F .text	00000054 _write_r
80000ce4 g       .text	00000000 HW_set_16bit_reg_field
80003960 g     O .sdata	00000004 _impure_ptr
8002d0a0 g       .stack	00000000 __stack_bottom
80001724 g     F .text	000000dc Software_IRQHandler
8000094c  w    F .text	00000020 External_27_IRQHandler
800006ec  w    F .text	00000020 External_8_IRQHandler
8000070c  w    F .text	00000020 External_9_IRQHandler
8001d0a0 g       .heap	00000000 __heap_start
8000062c  w    F .text	00000020 Invalid_IRQHandler
8000064c  w    F .text	00000020 External_3_IRQHandler
80002098 g     F .text	000001ec xTaskIncrementTick
80003a78 g     O .sbss	00000004 g_startscheduler
80002b5c g     F .text	00000028 getYpos
8000084c  w    F .text	00000020 External_19_IRQHandler
80000ba4 g     F .text	000000e8 _write
80002b30 g     F .text	0000002c getXpos
8001d0a0 g       .bss	00000000 _end
80001488 g     F .text	000000cc vPortSetupTimer
80002ad0 g     F .text	00000060 printsvsv
80001dfc g     F .text	00000084 vTaskDelay
80000d64 g     F .text	00000118 UART_init
80000c94 g       .text	00000000 HW_get_32bit_reg
80000ad4 g     F .text	00000050 _exit
80000cd4 g       .text	00000000 HW_set_16bit_reg
80001b90 g     F .text	00000050 strlen
80001580 g     F .text	00000094 pxPortInitialiseStack
80002c18 g     F .text	00000048 External_1_IRQHandler
800006ac  w    F .text	00000020 External_6_IRQHandler
800009cc  w    F .text	00000020 External_31_IRQHandler
80001348 g     F .text	00000034 vPortEnterCritical
80003970 g       .data	00000000 __data_start
8001d090 g     O .bss	00000004 ProcessorAddr
8000088c  w    F .text	00000020 External_21_IRQHandler
800004bc g     F .text	00000030 handle_m_soft_interrupt
8000044c g     F .text	00000070 handle_m_ext_interrupt
80000d0c g       .text	00000000 HW_get_16bit_reg_field
800008cc  w    F .text	00000020 External_23_IRQHandler
800008ec  w    F .text	00000020 External_24_IRQHandler
8000066c  w    F .text	00000020 External_4_IRQHandler
800006cc  w    F .text	00000020 External_7_IRQHandler
800035a4 g     F .text	0000001c vApplicationIdleHook



Disassembly of section .text:

80000000 <_start>:
_start():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:30

  .section      .text.entry
  .globl _start

_start:
  j handle_reset
80000000:	00c0006f          	j	8000000c <handle_reset>

80000004 <nmi_vector>:
nmi_vector():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:33

nmi_vector:
  j nmi_vector
80000004:	0000006f          	j	80000004 <nmi_vector>

80000008 <trap_vector>:
trap_vector():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:36

trap_vector:
  j trap_entry
80000008:	0280006f          	j	80000030 <trap_entry>

8000000c <handle_reset>:
handle_reset():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:39

handle_reset:
  la t0, trap_entry
8000000c:	00000297          	auipc	t0,0x0
80000010:	02428293          	addi	t0,t0,36 # 80000030 <trap_entry>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:40
  csrw mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:41
  csrwi mstatus, 0
80000018:	30005073          	csrwi	mstatus,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:42
  csrwi mie, 0
8000001c:	30405073          	csrwi	mie,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:60
  lui t0, 0x0
  fscsr t0
#endif

  # initialize global pointer
  la gp, __global_pointer$
80000020:	00018193          	mv	gp,gp
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:63

  # initialize stack pointer
  la sp, __stack_top
80000024:	0003d117          	auipc	sp,0x3d
80000028:	07c10113          	addi	sp,sp,124 # 8003d0a0 <__stack_top>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:66

  # perform the rest of initialization in C
  j _init
8000002c:	1840006f          	j	800001b0 <_init>

80000030 <trap_entry>:
trap_entry():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:70


trap_entry:
  addi sp, sp, -32*REGBYTES
80000030:	f8010113          	addi	sp,sp,-128
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:72

  SREG x1, 0 * REGBYTES(sp)
80000034:	00112023          	sw	ra,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:73
  SREG x2, 1 * REGBYTES(sp)
80000038:	00212223          	sw	sp,4(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:74
  SREG x3, 2 * REGBYTES(sp)
8000003c:	00312423          	sw	gp,8(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:75
  SREG x4, 3 * REGBYTES(sp)
80000040:	00412623          	sw	tp,12(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:76
  SREG x5, 4 * REGBYTES(sp)
80000044:	00512823          	sw	t0,16(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:77
  SREG x6, 5 * REGBYTES(sp)
80000048:	00612a23          	sw	t1,20(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:78
  SREG x7, 6 * REGBYTES(sp)
8000004c:	00712c23          	sw	t2,24(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:79
  SREG x8, 7 * REGBYTES(sp)
80000050:	00812e23          	sw	s0,28(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:80
  SREG x9, 8 * REGBYTES(sp)
80000054:	02912023          	sw	s1,32(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:81
  SREG x10, 9 * REGBYTES(sp)
80000058:	02a12223          	sw	a0,36(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:82
  SREG x11, 10 * REGBYTES(sp)
8000005c:	02b12423          	sw	a1,40(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:83
  SREG x12, 11 * REGBYTES(sp)
80000060:	02c12623          	sw	a2,44(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:84
  SREG x13, 12 * REGBYTES(sp)
80000064:	02d12823          	sw	a3,48(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:85
  SREG x14, 13 * REGBYTES(sp)
80000068:	02e12a23          	sw	a4,52(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:86
  SREG x15, 14 * REGBYTES(sp)
8000006c:	02f12c23          	sw	a5,56(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:87
  SREG x16, 15 * REGBYTES(sp)
80000070:	03012e23          	sw	a6,60(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:88
  SREG x17, 16 * REGBYTES(sp)
80000074:	05112023          	sw	a7,64(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:89
  SREG x18, 17 * REGBYTES(sp)
80000078:	05212223          	sw	s2,68(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:90
  SREG x19, 18 * REGBYTES(sp)
8000007c:	05312423          	sw	s3,72(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:91
  SREG x20, 19 * REGBYTES(sp)
80000080:	05412623          	sw	s4,76(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:92
  SREG x21, 20 * REGBYTES(sp)
80000084:	05512823          	sw	s5,80(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:93
  SREG x22, 21 * REGBYTES(sp)
80000088:	05612a23          	sw	s6,84(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:94
  SREG x23, 22 * REGBYTES(sp)
8000008c:	05712c23          	sw	s7,88(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:95
  SREG x24, 23 * REGBYTES(sp)
80000090:	05812e23          	sw	s8,92(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:96
  SREG x25, 24 * REGBYTES(sp)
80000094:	07912023          	sw	s9,96(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:97
  SREG x26, 25 * REGBYTES(sp)
80000098:	07a12223          	sw	s10,100(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:98
  SREG x27, 26 * REGBYTES(sp)
8000009c:	07b12423          	sw	s11,104(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:99
  SREG x28, 27 * REGBYTES(sp)
800000a0:	07c12623          	sw	t3,108(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:100
  SREG x29, 28 * REGBYTES(sp)
800000a4:	07d12823          	sw	t4,112(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:101
  SREG x30, 29 * REGBYTES(sp)
800000a8:	07e12a23          	sw	t5,116(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:102
  SREG x31, 30 * REGBYTES(sp)
800000ac:	07f12c23          	sw	t6,120(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:105


  csrr t0, mepc
800000b0:	341022f3          	csrr	t0,mepc
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:106
  SREG t0, 31 * REGBYTES(sp)
800000b4:	06512e23          	sw	t0,124(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:108

  csrr a0, mcause
800000b8:	34202573          	csrr	a0,mcause
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:109
  csrr a1, mepc
800000bc:	341025f3          	csrr	a1,mepc
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:110
  mv a2, sp
800000c0:	00010613          	mv	a2,sp
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:111
  jal handle_trap
800000c4:	428000ef          	jal	ra,800004ec <handle_trap>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:112
  csrw mepc, a0
800000c8:	34151073          	csrw	mepc,a0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:115

  # Remain in M-mode after mret
  li t0, MSTATUS_MPP
800000cc:	000022b7          	lui	t0,0x2
800000d0:	80028293          	addi	t0,t0,-2048 # 1800 <HEAP_SIZE-0xe800>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:116
  csrs mstatus, t0
800000d4:	3002a073          	csrs	mstatus,t0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:118

  LREG x1, 0 * REGBYTES(sp)
800000d8:	00012083          	lw	ra,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:119
  LREG x2, 1 * REGBYTES(sp)
800000dc:	00412103          	lw	sp,4(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:120
  LREG x3, 2 * REGBYTES(sp)
800000e0:	00812183          	lw	gp,8(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:121
  LREG x4, 3 * REGBYTES(sp)
800000e4:	00c12203          	lw	tp,12(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:122
  LREG x5, 4 * REGBYTES(sp)
800000e8:	01012283          	lw	t0,16(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:123
  LREG x6, 5 * REGBYTES(sp)
800000ec:	01412303          	lw	t1,20(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:124
  LREG x7, 6 * REGBYTES(sp)
800000f0:	01812383          	lw	t2,24(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:125
  LREG x8, 7 * REGBYTES(sp)
800000f4:	01c12403          	lw	s0,28(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:126
  LREG x9, 8 * REGBYTES(sp)
800000f8:	02012483          	lw	s1,32(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:127
  LREG x10, 9 * REGBYTES(sp)
800000fc:	02412503          	lw	a0,36(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:128
  LREG x11, 10 * REGBYTES(sp)
80000100:	02812583          	lw	a1,40(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:129
  LREG x12, 11 * REGBYTES(sp)
80000104:	02c12603          	lw	a2,44(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:130
  LREG x13, 12 * REGBYTES(sp)
80000108:	03012683          	lw	a3,48(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:131
  LREG x14, 13 * REGBYTES(sp)
8000010c:	03412703          	lw	a4,52(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:132
  LREG x15, 14 * REGBYTES(sp)
80000110:	03812783          	lw	a5,56(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:133
  LREG x16, 15 * REGBYTES(sp)
80000114:	03c12803          	lw	a6,60(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:134
  LREG x17, 16 * REGBYTES(sp)
80000118:	04012883          	lw	a7,64(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:135
  LREG x18, 17 * REGBYTES(sp)
8000011c:	04412903          	lw	s2,68(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:136
  LREG x19, 18 * REGBYTES(sp)
80000120:	04812983          	lw	s3,72(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:137
  LREG x20, 19 * REGBYTES(sp)
80000124:	04c12a03          	lw	s4,76(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:138
  LREG x21, 20 * REGBYTES(sp)
80000128:	05012a83          	lw	s5,80(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:139
  LREG x22, 21 * REGBYTES(sp)
8000012c:	05412b03          	lw	s6,84(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:140
  LREG x23, 22 * REGBYTES(sp)
80000130:	05812b83          	lw	s7,88(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:141
  LREG x24, 23 * REGBYTES(sp)
80000134:	05c12c03          	lw	s8,92(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:142
  LREG x25, 24 * REGBYTES(sp)
80000138:	06012c83          	lw	s9,96(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:143
  LREG x26, 25 * REGBYTES(sp)
8000013c:	06412d03          	lw	s10,100(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:144
  LREG x27, 26 * REGBYTES(sp)
80000140:	06812d83          	lw	s11,104(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:145
  LREG x28, 27 * REGBYTES(sp)
80000144:	06c12e03          	lw	t3,108(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:146
  LREG x29, 28 * REGBYTES(sp)
80000148:	07012e83          	lw	t4,112(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:147
  LREG x30, 29 * REGBYTES(sp)
8000014c:	07412f03          	lw	t5,116(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:148
  LREG x31, 30 * REGBYTES(sp)
80000150:	07812f83          	lw	t6,120(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:150

  addi sp, sp, 32*REGBYTES
80000154:	08010113          	addi	sp,sp,128
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:151
  mret
80000158:	30200073          	mret
8000015c:	0000                	unimp
	...

80000160 <zero_section>:
zero_section():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:47
        ++p_vma;
    }
}

static void zero_section(uint32_t * start, uint32_t * end)
{
80000160:	fd010113          	addi	sp,sp,-48
80000164:	02812623          	sw	s0,44(sp)
80000168:	03010413          	addi	s0,sp,48
8000016c:	fca42e23          	sw	a0,-36(s0)
80000170:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:48
    uint32_t * p_zero = start;
80000174:	fdc42783          	lw	a5,-36(s0)
80000178:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:50
    
    while(p_zero <= end)
8000017c:	0180006f          	j	80000194 <zero_section+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:52
    {
        *p_zero = 0;
80000180:	fec42783          	lw	a5,-20(s0)
80000184:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:53
        ++p_zero;
80000188:	fec42783          	lw	a5,-20(s0)
8000018c:	00478793          	addi	a5,a5,4
80000190:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:50
    while(p_zero <= end)
80000194:	fec42703          	lw	a4,-20(s0)
80000198:	fd842783          	lw	a5,-40(s0)
8000019c:	fee7f2e3          	bleu	a4,a5,80000180 <zero_section+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:55
    }
}
800001a0:	00000013          	nop
800001a4:	02c12403          	lw	s0,44(sp)
800001a8:	03010113          	addi	sp,sp,48
800001ac:	00008067          	ret

800001b0 <_init>:
_init():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:58

void _init(void)
{
800001b0:	fe010113          	addi	sp,sp,-32
800001b4:	00112e23          	sw	ra,28(sp)
800001b8:	00812c23          	sw	s0,24(sp)
800001bc:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:60
    extern int main(int, char**);
    const char *argv0 = "hello";
800001c0:	800037b7          	lui	a5,0x80003
800001c4:	6d078793          	addi	a5,a5,1744 # 800036d0 <__stack_top+0xfffc6630>
800001c8:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:61
    char *argv[] = {(char *)argv0, NULL, NULL};
800001cc:	fec42783          	lw	a5,-20(s0)
800001d0:	fef42023          	sw	a5,-32(s0)
800001d4:	fe042223          	sw	zero,-28(s0)
800001d8:	fe042423          	sw	zero,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:66

// Imperas - this is loaded directly by simulator so must not be copied
//    copy_section(&__sdata_load, &__sdata_start, &__sdata_end);
//    copy_section(&__data_load, &__data_start, &__data_end);
    zero_section(&__sbss_start, &__sbss_end);
800001dc:	97018593          	addi	a1,gp,-1680 # 80003ac0 <__sbss_end>
800001e0:	90018513          	addi	a0,gp,-1792 # 80003a50 <__data_end>
800001e4:	f7dff0ef          	jal	ra,80000160 <zero_section>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:67
    zero_section(&__bss_start, &__bss_end);
800001e8:	8001d7b7          	lui	a5,0x8001d
800001ec:	0a078593          	addi	a1,a5,160 # 8001d0a0 <__stack_top+0xfffe0000>
800001f0:	97018513          	addi	a0,gp,-1680 # 80003ac0 <__sbss_end>
800001f4:	f6dff0ef          	jal	ra,80000160 <zero_section>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:69
    
    main(1, argv);
800001f8:	fe040793          	addi	a5,s0,-32
800001fc:	00078593          	mv	a1,a5
80000200:	00100513          	li	a0,1
80000204:	240030ef          	jal	ra,80003444 <main>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:70
}
80000208:	00000013          	nop
8000020c:	01c12083          	lw	ra,28(sp)
80000210:	01812403          	lw	s0,24(sp)
80000214:	02010113          	addi	sp,sp,32
80000218:	00008067          	ret

8000021c <_fini>:
_fini():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:75

/* Function called after main() finishes */
void
_fini()
{
8000021c:	ff010113          	addi	sp,sp,-16
80000220:	00812623          	sw	s0,12(sp)
80000224:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:76
}
80000228:	00000013          	nop
8000022c:	00c12403          	lw	s0,12(sp)
80000230:	01010113          	addi	sp,sp,16
80000234:	00008067          	ret

80000238 <PLIC_DisableIRQ>:
PLIC_DisableIRQ():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:174
 * 	If you wish to disable the external interrupt while the interrupt handler
 * 	for that external interrupt is executing then you must use the return value
 * 	EXT_IRQ_DISABLE to return from the extern interrupt handler.
 */
static inline void PLIC_DisableIRQ(IRQn_Type IRQn)
{
80000238:	fd010113          	addi	sp,sp,-48
8000023c:	02812623          	sw	s0,44(sp)
80000240:	03010413          	addi	s0,sp,48
80000244:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:175
    unsigned long hart_id = read_csr(mhartid);
80000248:	f14027f3          	csrr	a5,mhartid
8000024c:	fef42623          	sw	a5,-20(s0)
80000250:	fec42783          	lw	a5,-20(s0)
80000254:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:176
    uint32_t current = PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32];
80000258:	40000737          	lui	a4,0x40000
8000025c:	fdc42783          	lw	a5,-36(s0)
80000260:	0057d793          	srli	a5,a5,0x5
80000264:	fe842683          	lw	a3,-24(s0)
80000268:	00569693          	slli	a3,a3,0x5
8000026c:	00f686b3          	add	a3,a3,a5
80000270:	000017b7          	lui	a5,0x1
80000274:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
80000278:	00f687b3          	add	a5,a3,a5
8000027c:	00279793          	slli	a5,a5,0x2
80000280:	00f707b3          	add	a5,a4,a5
80000284:	0007a783          	lw	a5,0(a5)
80000288:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:178

    current &= ~((uint32_t)1 << (IRQn % 32));
8000028c:	fdc42783          	lw	a5,-36(s0)
80000290:	01f7f793          	andi	a5,a5,31
80000294:	00100713          	li	a4,1
80000298:	00f717b3          	sll	a5,a4,a5
8000029c:	fff7c793          	not	a5,a5
800002a0:	fe442703          	lw	a4,-28(s0)
800002a4:	00f777b3          	and	a5,a4,a5
800002a8:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:180

    PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32] = current;
800002ac:	40000737          	lui	a4,0x40000
800002b0:	fdc42783          	lw	a5,-36(s0)
800002b4:	0057d793          	srli	a5,a5,0x5
800002b8:	fe842683          	lw	a3,-24(s0)
800002bc:	00569693          	slli	a3,a3,0x5
800002c0:	00f686b3          	add	a3,a3,a5
800002c4:	000017b7          	lui	a5,0x1
800002c8:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
800002cc:	00f687b3          	add	a5,a3,a5
800002d0:	00279793          	slli	a5,a5,0x2
800002d4:	00f707b3          	add	a5,a4,a5
800002d8:	fe442703          	lw	a4,-28(s0)
800002dc:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:181
}
800002e0:	00000013          	nop
800002e4:	02c12403          	lw	s0,44(sp)
800002e8:	03010113          	addi	sp,sp,48
800002ec:	00008067          	ret

800002f0 <PLIC_ClaimIRQ>:
PLIC_ClaimIRQ():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:205

/*==============================================================================
 * The function PLIC_ClaimIRQ() claims the interrupt from the PLIC controller.
 */
static inline uint32_t PLIC_ClaimIRQ(void)
{
800002f0:	fe010113          	addi	sp,sp,-32
800002f4:	00812e23          	sw	s0,28(sp)
800002f8:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:206
    unsigned long hart_id = read_csr(mhartid);
800002fc:	f14027f3          	csrr	a5,mhartid
80000300:	fef42623          	sw	a5,-20(s0)
80000304:	fec42783          	lw	a5,-20(s0)
80000308:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:208

    return PLIC->TARGET[hart_id].CLAIM_COMPLETE;
8000030c:	40000737          	lui	a4,0x40000
80000310:	fe842783          	lw	a5,-24(s0)
80000314:	20078793          	addi	a5,a5,512
80000318:	00c79793          	slli	a5,a5,0xc
8000031c:	00f707b3          	add	a5,a4,a5
80000320:	0047a783          	lw	a5,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:209
}
80000324:	00078513          	mv	a0,a5
80000328:	01c12403          	lw	s0,28(sp)
8000032c:	02010113          	addi	sp,sp,32
80000330:	00008067          	ret

80000334 <PLIC_CompleteIRQ>:
PLIC_CompleteIRQ():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:216
/*==============================================================================
 * The function PLIC_CompleteIRQ() indicates to the PLIC controller the interrupt
 * is processed and claim is complete.
 */
static inline void PLIC_CompleteIRQ(uint32_t source)
{
80000334:	fd010113          	addi	sp,sp,-48
80000338:	02812623          	sw	s0,44(sp)
8000033c:	03010413          	addi	s0,sp,48
80000340:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:217
    unsigned long hart_id = read_csr(mhartid);
80000344:	f14027f3          	csrr	a5,mhartid
80000348:	fef42623          	sw	a5,-20(s0)
8000034c:	fec42783          	lw	a5,-20(s0)
80000350:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:219

    PLIC->TARGET[hart_id].CLAIM_COMPLETE = source;
80000354:	40000737          	lui	a4,0x40000
80000358:	fe842783          	lw	a5,-24(s0)
8000035c:	20078793          	addi	a5,a5,512
80000360:	00c79793          	slli	a5,a5,0xc
80000364:	00f707b3          	add	a5,a4,a5
80000368:	fdc42703          	lw	a4,-36(s0)
8000036c:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:220
}
80000370:	00000013          	nop
80000374:	02c12403          	lw	s0,44(sp)
80000378:	03010113          	addi	sp,sp,48
8000037c:	00008067          	ret

80000380 <__enable_irq>:
__enable_irq():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:91

/*------------------------------------------------------------------------------
 * Enabler all interrupts.
 */
void __enable_irq(void)
{
80000380:	fe010113          	addi	sp,sp,-32
80000384:	00812e23          	sw	s0,28(sp)
80000388:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:92
    set_csr(mstatus, MSTATUS_MIE);
8000038c:	300467f3          	csrrsi	a5,mstatus,8
80000390:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:93
}
80000394:	00000013          	nop
80000398:	01c12403          	lw	s0,28(sp)
8000039c:	02010113          	addi	sp,sp,32
800003a0:	00008067          	ret

800003a4 <handle_m_timer_interrupt>:
handle_m_timer_interrupt():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:123

/*------------------------------------------------------------------------------
 * RISC-V interrupt handler for machine timer interrupts.
 */
void handle_m_timer_interrupt()
{
800003a4:	fe010113          	addi	sp,sp,-32
800003a8:	00112e23          	sw	ra,28(sp)
800003ac:	00812c23          	sw	s0,24(sp)
800003b0:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:124
    clear_csr(mie, MIP_MTIP);
800003b4:	08000793          	li	a5,128
800003b8:	3047b7f3          	csrrc	a5,mie,a5
800003bc:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:126

    SysTick_Handler();
800003c0:	254010ef          	jal	ra,80001614 <SysTick_Handler>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:128

    PRCI->MTIMECMP[read_csr(mhartid)] = PRCI->MTIME + g_systick_increment;
800003c4:	44000737          	lui	a4,0x44000
800003c8:	0000c7b7          	lui	a5,0xc
800003cc:	00f707b3          	add	a5,a4,a5
800003d0:	ffc7a803          	lw	a6,-4(a5) # bffc <HEAP_SIZE-0x4004>
800003d4:	ff87a783          	lw	a5,-8(a5)
800003d8:	9001a583          	lw	a1,-1792(gp) # 80003a50 <__data_end>
800003dc:	9041a603          	lw	a2,-1788(gp) # 80003a54 <__data_end+0x4>
800003e0:	44000537          	lui	a0,0x44000
800003e4:	f1402773          	csrr	a4,mhartid
800003e8:	fee42423          	sw	a4,-24(s0)
800003ec:	fe842883          	lw	a7,-24(s0)
800003f0:	00b786b3          	add	a3,a5,a1
800003f4:	00068313          	mv	t1,a3
800003f8:	00f33333          	sltu	t1,t1,a5
800003fc:	00c80733          	add	a4,a6,a2
80000400:	00e307b3          	add	a5,t1,a4
80000404:	00078713          	mv	a4,a5
80000408:	00068793          	mv	a5,a3
8000040c:	00070813          	mv	a6,a4
80000410:	00001737          	lui	a4,0x1
80000414:	80070713          	addi	a4,a4,-2048 # 800 <HEAP_SIZE-0xf800>
80000418:	00e88733          	add	a4,a7,a4
8000041c:	00371713          	slli	a4,a4,0x3
80000420:	00e50733          	add	a4,a0,a4
80000424:	00f72023          	sw	a5,0(a4)
80000428:	01072223          	sw	a6,4(a4)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:130

    set_csr(mie, MIP_MTIP);
8000042c:	08000793          	li	a5,128
80000430:	3047a7f3          	csrrs	a5,mie,a5
80000434:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:131
}
80000438:	00000013          	nop
8000043c:	01c12083          	lw	ra,28(sp)
80000440:	01812403          	lw	s0,24(sp)
80000444:	02010113          	addi	sp,sp,32
80000448:	00008067          	ret

8000044c <handle_m_ext_interrupt>:
handle_m_ext_interrupt():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:176

/*------------------------------------------------------------------------------
 * 
 */
void handle_m_ext_interrupt()
{
8000044c:	fe010113          	addi	sp,sp,-32
80000450:	00112e23          	sw	ra,28(sp)
80000454:	00812c23          	sw	s0,24(sp)
80000458:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:177
    uint32_t int_num  = PLIC_ClaimIRQ();
8000045c:	e95ff0ef          	jal	ra,800002f0 <PLIC_ClaimIRQ>
80000460:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:178
    uint8_t disable = EXT_IRQ_KEEP_ENABLED;
80000464:	fe0405a3          	sb	zero,-21(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:180

    disable = ext_irq_handler_table[int_num]();
80000468:	800047b7          	lui	a5,0x80004
8000046c:	fec42703          	lw	a4,-20(s0)
80000470:	00271713          	slli	a4,a4,0x2
80000474:	97078793          	addi	a5,a5,-1680 # 80003970 <__stack_top+0xfffc68d0>
80000478:	00f707b3          	add	a5,a4,a5
8000047c:	0007a783          	lw	a5,0(a5)
80000480:	000780e7          	jalr	a5
80000484:	00050793          	mv	a5,a0
80000488:	fef405a3          	sb	a5,-21(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:182

    PLIC_CompleteIRQ(int_num);
8000048c:	fec42503          	lw	a0,-20(s0)
80000490:	ea5ff0ef          	jal	ra,80000334 <PLIC_CompleteIRQ>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:184

    if(EXT_IRQ_DISABLE == disable)
80000494:	feb44703          	lbu	a4,-21(s0)
80000498:	00100793          	li	a5,1
8000049c:	00f71663          	bne	a4,a5,800004a8 <handle_m_ext_interrupt+0x5c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:186
    {
        PLIC_DisableIRQ((IRQn_Type)int_num);
800004a0:	fec42503          	lw	a0,-20(s0)
800004a4:	d95ff0ef          	jal	ra,80000238 <PLIC_DisableIRQ>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:188
    }
}
800004a8:	00000013          	nop
800004ac:	01c12083          	lw	ra,28(sp)
800004b0:	01812403          	lw	s0,24(sp)
800004b4:	02010113          	addi	sp,sp,32
800004b8:	00008067          	ret

800004bc <handle_m_soft_interrupt>:
handle_m_soft_interrupt():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:191

void handle_m_soft_interrupt()
{
800004bc:	ff010113          	addi	sp,sp,-16
800004c0:	00112623          	sw	ra,12(sp)
800004c4:	00812423          	sw	s0,8(sp)
800004c8:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:192
    Software_IRQHandler();
800004cc:	258010ef          	jal	ra,80001724 <Software_IRQHandler>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:195

    /*Clear software interrupt*/
    PRCI->MSIP[0] = 0x00;
800004d0:	440007b7          	lui	a5,0x44000
800004d4:	0007a023          	sw	zero,0(a5) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:196
}
800004d8:	00000013          	nop
800004dc:	00c12083          	lw	ra,12(sp)
800004e0:	00812403          	lw	s0,8(sp)
800004e4:	01010113          	addi	sp,sp,16
800004e8:	00008067          	ret

800004ec <handle_trap>:
handle_trap():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:205

/*------------------------------------------------------------------------------
 * Trap/Interrupt handler
 */
uintptr_t handle_trap(uintptr_t mcause, uintptr_t epc)
{
800004ec:	fe010113          	addi	sp,sp,-32
800004f0:	00112e23          	sw	ra,28(sp)
800004f4:	00812c23          	sw	s0,24(sp)
800004f8:	02010413          	addi	s0,sp,32
800004fc:	fea42623          	sw	a0,-20(s0)
80000500:	feb42423          	sw	a1,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:206
    prints("Entrei em handle_trap\n");
80000504:	800037b7          	lui	a5,0x80003
80000508:	6d878513          	addi	a0,a5,1752 # 800036d8 <__stack_top+0xfffc6638>
8000050c:	4d0020ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:207
    printsvsv("mcause ", mcause, "epc ", epc);
80000510:	fec42703          	lw	a4,-20(s0)
80000514:	fe842783          	lw	a5,-24(s0)
80000518:	00078693          	mv	a3,a5
8000051c:	800037b7          	lui	a5,0x80003
80000520:	6f078613          	addi	a2,a5,1776 # 800036f0 <__stack_top+0xfffc6650>
80000524:	00070593          	mv	a1,a4
80000528:	800037b7          	lui	a5,0x80003
8000052c:	6f878513          	addi	a0,a5,1784 # 800036f8 <__stack_top+0xfffc6658>
80000530:	5a0020ef          	jal	ra,80002ad0 <printsvsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:208
    if (mcause == ENV_CALL_M || mcause == ENV_CALL_H || mcause == ENV_CALL_S || mcause == ENV_CALL_U){
80000534:	fec42703          	lw	a4,-20(s0)
80000538:	00b00793          	li	a5,11
8000053c:	02f70463          	beq	a4,a5,80000564 <handle_trap+0x78>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:208 (discriminator 1)
80000540:	fec42703          	lw	a4,-20(s0)
80000544:	00a00793          	li	a5,10
80000548:	00f70e63          	beq	a4,a5,80000564 <handle_trap+0x78>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:208 (discriminator 2)
8000054c:	fec42703          	lw	a4,-20(s0)
80000550:	00900793          	li	a5,9
80000554:	00f70863          	beq	a4,a5,80000564 <handle_trap+0x78>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:208 (discriminator 3)
80000558:	fec42703          	lw	a4,-20(s0)
8000055c:	00800793          	li	a5,8
80000560:	00f71c63          	bne	a4,a5,80000578 <handle_trap+0x8c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:209
        handle_syscall();
80000564:	421020ef          	jal	ra,80003184 <handle_syscall>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:210
        epc = epc + 4;
80000568:	fe842783          	lw	a5,-24(s0)
8000056c:	00478793          	addi	a5,a5,4
80000570:	fef42423          	sw	a5,-24(s0)
80000574:	0a00006f          	j	80000614 <handle_trap+0x128>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:212
    }
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_EXT))
80000578:	fec42783          	lw	a5,-20(s0)
8000057c:	0207d263          	bgez	a5,800005a0 <handle_trap+0xb4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:212 (discriminator 1)
80000580:	fec42703          	lw	a4,-20(s0)
80000584:	800007b7          	lui	a5,0x80000
80000588:	fff7c793          	not	a5,a5
8000058c:	00f77733          	and	a4,a4,a5
80000590:	00b00793          	li	a5,11
80000594:	00f71663          	bne	a4,a5,800005a0 <handle_trap+0xb4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:214
    {
        handle_m_ext_interrupt();
80000598:	eb5ff0ef          	jal	ra,8000044c <handle_m_ext_interrupt>
8000059c:	0780006f          	j	80000614 <handle_trap+0x128>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:216
    }
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_TIMER))
800005a0:	fec42783          	lw	a5,-20(s0)
800005a4:	0207d263          	bgez	a5,800005c8 <handle_trap+0xdc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:216 (discriminator 1)
800005a8:	fec42703          	lw	a4,-20(s0)
800005ac:	800007b7          	lui	a5,0x80000
800005b0:	fff7c793          	not	a5,a5
800005b4:	00f77733          	and	a4,a4,a5
800005b8:	00700793          	li	a5,7
800005bc:	00f71663          	bne	a4,a5,800005c8 <handle_trap+0xdc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:218
    {
        handle_m_timer_interrupt();
800005c0:	de5ff0ef          	jal	ra,800003a4 <handle_m_timer_interrupt>
800005c4:	0500006f          	j	80000614 <handle_trap+0x128>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:220
    }
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_SOFT))
800005c8:	fec42783          	lw	a5,-20(s0)
800005cc:	0207d263          	bgez	a5,800005f0 <handle_trap+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:220 (discriminator 1)
800005d0:	fec42703          	lw	a4,-20(s0)
800005d4:	800007b7          	lui	a5,0x80000
800005d8:	fff7c793          	not	a5,a5
800005dc:	00f77733          	and	a4,a4,a5
800005e0:	00300793          	li	a5,3
800005e4:	00f71663          	bne	a4,a5,800005f0 <handle_trap+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:222
    {
        handle_m_soft_interrupt();
800005e8:	ed5ff0ef          	jal	ra,800004bc <handle_m_soft_interrupt>
800005ec:	0280006f          	j	80000614 <handle_trap+0x128>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:226
    }
    else
    {
        write(1, "trap\n", 5);
800005f0:	00500613          	li	a2,5
800005f4:	800037b7          	lui	a5,0x80003
800005f8:	70078593          	addi	a1,a5,1792 # 80003700 <__stack_top+0xfffc6660>
800005fc:	00100513          	li	a0,1
80000600:	054030ef          	jal	ra,80003654 <write>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:227
        _exit(1 + mcause);
80000604:	fec42783          	lw	a5,-20(s0)
80000608:	00178793          	addi	a5,a5,1
8000060c:	00078513          	mv	a0,a5
80000610:	4c4000ef          	jal	ra,80000ad4 <_exit>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:229
    }
    return epc;
80000614:	fe842783          	lw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:230
}
80000618:	00078513          	mv	a0,a5
8000061c:	01c12083          	lw	ra,28(sp)
80000620:	01812403          	lw	s0,24(sp)
80000624:	02010113          	addi	sp,sp,32
80000628:	00008067          	ret

8000062c <Invalid_IRQHandler>:
Invalid_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:37
{
    ;
}

__attribute__((weak))  uint8_t Invalid_IRQHandler(void)
{
8000062c:	ff010113          	addi	sp,sp,-16
80000630:	00812623          	sw	s0,12(sp)
80000634:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:38
    return(0);
80000638:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:39
}
8000063c:	00078513          	mv	a0,a5
80000640:	00c12403          	lw	s0,12(sp)
80000644:	01010113          	addi	sp,sp,16
80000648:	00008067          	ret

8000064c <External_3_IRQHandler>:
External_3_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:52
{
    return(0);
}

__attribute__((weak))  uint8_t External_3_IRQHandler(void)
{
8000064c:	ff010113          	addi	sp,sp,-16
80000650:	00812623          	sw	s0,12(sp)
80000654:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:53
    return(0);
80000658:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:54
}
8000065c:	00078513          	mv	a0,a5
80000660:	00c12403          	lw	s0,12(sp)
80000664:	01010113          	addi	sp,sp,16
80000668:	00008067          	ret

8000066c <External_4_IRQHandler>:
External_4_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:57

__attribute__((weak))  uint8_t External_4_IRQHandler(void)
{
8000066c:	ff010113          	addi	sp,sp,-16
80000670:	00812623          	sw	s0,12(sp)
80000674:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:58
    return(0);
80000678:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:59
}
8000067c:	00078513          	mv	a0,a5
80000680:	00c12403          	lw	s0,12(sp)
80000684:	01010113          	addi	sp,sp,16
80000688:	00008067          	ret

8000068c <External_5_IRQHandler>:
External_5_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:62

__attribute__((weak))  uint8_t External_5_IRQHandler(void)
{
8000068c:	ff010113          	addi	sp,sp,-16
80000690:	00812623          	sw	s0,12(sp)
80000694:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:63
    return(0);
80000698:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:64
}
8000069c:	00078513          	mv	a0,a5
800006a0:	00c12403          	lw	s0,12(sp)
800006a4:	01010113          	addi	sp,sp,16
800006a8:	00008067          	ret

800006ac <External_6_IRQHandler>:
External_6_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:67

__attribute__((weak))  uint8_t External_6_IRQHandler(void)
{
800006ac:	ff010113          	addi	sp,sp,-16
800006b0:	00812623          	sw	s0,12(sp)
800006b4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:68
    return(0);
800006b8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:69
}
800006bc:	00078513          	mv	a0,a5
800006c0:	00c12403          	lw	s0,12(sp)
800006c4:	01010113          	addi	sp,sp,16
800006c8:	00008067          	ret

800006cc <External_7_IRQHandler>:
External_7_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:72

__attribute__((weak))  uint8_t External_7_IRQHandler(void)
{
800006cc:	ff010113          	addi	sp,sp,-16
800006d0:	00812623          	sw	s0,12(sp)
800006d4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:73
    return(0);
800006d8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:74
}
800006dc:	00078513          	mv	a0,a5
800006e0:	00c12403          	lw	s0,12(sp)
800006e4:	01010113          	addi	sp,sp,16
800006e8:	00008067          	ret

800006ec <External_8_IRQHandler>:
External_8_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:77

__attribute__((weak))  uint8_t External_8_IRQHandler(void)
{
800006ec:	ff010113          	addi	sp,sp,-16
800006f0:	00812623          	sw	s0,12(sp)
800006f4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:78
    return(0);
800006f8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:79
}
800006fc:	00078513          	mv	a0,a5
80000700:	00c12403          	lw	s0,12(sp)
80000704:	01010113          	addi	sp,sp,16
80000708:	00008067          	ret

8000070c <External_9_IRQHandler>:
External_9_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:82

__attribute__((weak))  uint8_t External_9_IRQHandler(void)
{
8000070c:	ff010113          	addi	sp,sp,-16
80000710:	00812623          	sw	s0,12(sp)
80000714:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:83
    return(0);
80000718:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:84
}
8000071c:	00078513          	mv	a0,a5
80000720:	00c12403          	lw	s0,12(sp)
80000724:	01010113          	addi	sp,sp,16
80000728:	00008067          	ret

8000072c <External_10_IRQHandler>:
External_10_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:87

__attribute__((weak))  uint8_t External_10_IRQHandler(void)
{
8000072c:	ff010113          	addi	sp,sp,-16
80000730:	00812623          	sw	s0,12(sp)
80000734:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:88
    return(0);
80000738:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:89
}
8000073c:	00078513          	mv	a0,a5
80000740:	00c12403          	lw	s0,12(sp)
80000744:	01010113          	addi	sp,sp,16
80000748:	00008067          	ret

8000074c <External_11_IRQHandler>:
External_11_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:92

__attribute__((weak))  uint8_t External_11_IRQHandler(void)
{
8000074c:	ff010113          	addi	sp,sp,-16
80000750:	00812623          	sw	s0,12(sp)
80000754:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:93
    return(0);
80000758:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:94
}
8000075c:	00078513          	mv	a0,a5
80000760:	00c12403          	lw	s0,12(sp)
80000764:	01010113          	addi	sp,sp,16
80000768:	00008067          	ret

8000076c <External_12_IRQHandler>:
External_12_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:97

__attribute__((weak))  uint8_t External_12_IRQHandler(void)
{
8000076c:	ff010113          	addi	sp,sp,-16
80000770:	00812623          	sw	s0,12(sp)
80000774:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:98
    return(0);
80000778:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:99
}
8000077c:	00078513          	mv	a0,a5
80000780:	00c12403          	lw	s0,12(sp)
80000784:	01010113          	addi	sp,sp,16
80000788:	00008067          	ret

8000078c <External_13_IRQHandler>:
External_13_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:102

__attribute__((weak))  uint8_t External_13_IRQHandler(void)
{
8000078c:	ff010113          	addi	sp,sp,-16
80000790:	00812623          	sw	s0,12(sp)
80000794:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:103
    return(0);
80000798:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:104
}
8000079c:	00078513          	mv	a0,a5
800007a0:	00c12403          	lw	s0,12(sp)
800007a4:	01010113          	addi	sp,sp,16
800007a8:	00008067          	ret

800007ac <External_14_IRQHandler>:
External_14_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:107

__attribute__((weak))  uint8_t External_14_IRQHandler(void)
{
800007ac:	ff010113          	addi	sp,sp,-16
800007b0:	00812623          	sw	s0,12(sp)
800007b4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:108
    return(0);
800007b8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:109
}
800007bc:	00078513          	mv	a0,a5
800007c0:	00c12403          	lw	s0,12(sp)
800007c4:	01010113          	addi	sp,sp,16
800007c8:	00008067          	ret

800007cc <External_15_IRQHandler>:
External_15_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:112

__attribute__((weak))  uint8_t External_15_IRQHandler(void)
{
800007cc:	ff010113          	addi	sp,sp,-16
800007d0:	00812623          	sw	s0,12(sp)
800007d4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:113
    return(0);
800007d8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:114
}
800007dc:	00078513          	mv	a0,a5
800007e0:	00c12403          	lw	s0,12(sp)
800007e4:	01010113          	addi	sp,sp,16
800007e8:	00008067          	ret

800007ec <External_16_IRQHandler>:
External_16_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:117

__attribute__((weak))  uint8_t External_16_IRQHandler(void)
{
800007ec:	ff010113          	addi	sp,sp,-16
800007f0:	00812623          	sw	s0,12(sp)
800007f4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:118
    return(0);
800007f8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:119
}
800007fc:	00078513          	mv	a0,a5
80000800:	00c12403          	lw	s0,12(sp)
80000804:	01010113          	addi	sp,sp,16
80000808:	00008067          	ret

8000080c <External_17_IRQHandler>:
External_17_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:122

__attribute__((weak))  uint8_t External_17_IRQHandler(void)
{
8000080c:	ff010113          	addi	sp,sp,-16
80000810:	00812623          	sw	s0,12(sp)
80000814:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:123
    return(0);
80000818:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:124
}
8000081c:	00078513          	mv	a0,a5
80000820:	00c12403          	lw	s0,12(sp)
80000824:	01010113          	addi	sp,sp,16
80000828:	00008067          	ret

8000082c <External_18_IRQHandler>:
External_18_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:127

__attribute__((weak))  uint8_t External_18_IRQHandler(void)
{
8000082c:	ff010113          	addi	sp,sp,-16
80000830:	00812623          	sw	s0,12(sp)
80000834:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:128
    return(0);
80000838:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:129
}
8000083c:	00078513          	mv	a0,a5
80000840:	00c12403          	lw	s0,12(sp)
80000844:	01010113          	addi	sp,sp,16
80000848:	00008067          	ret

8000084c <External_19_IRQHandler>:
External_19_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:132

__attribute__((weak))  uint8_t External_19_IRQHandler(void)
{
8000084c:	ff010113          	addi	sp,sp,-16
80000850:	00812623          	sw	s0,12(sp)
80000854:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:133
    return(0);
80000858:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:134
}
8000085c:	00078513          	mv	a0,a5
80000860:	00c12403          	lw	s0,12(sp)
80000864:	01010113          	addi	sp,sp,16
80000868:	00008067          	ret

8000086c <External_20_IRQHandler>:
External_20_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:137

__attribute__((weak))  uint8_t External_20_IRQHandler(void)
{
8000086c:	ff010113          	addi	sp,sp,-16
80000870:	00812623          	sw	s0,12(sp)
80000874:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:138
    return(0);
80000878:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:139
}
8000087c:	00078513          	mv	a0,a5
80000880:	00c12403          	lw	s0,12(sp)
80000884:	01010113          	addi	sp,sp,16
80000888:	00008067          	ret

8000088c <External_21_IRQHandler>:
External_21_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:142

__attribute__((weak))  uint8_t External_21_IRQHandler(void)
{
8000088c:	ff010113          	addi	sp,sp,-16
80000890:	00812623          	sw	s0,12(sp)
80000894:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:143
    return(0);
80000898:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:144
}
8000089c:	00078513          	mv	a0,a5
800008a0:	00c12403          	lw	s0,12(sp)
800008a4:	01010113          	addi	sp,sp,16
800008a8:	00008067          	ret

800008ac <External_22_IRQHandler>:
External_22_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:147

__attribute__((weak))  uint8_t External_22_IRQHandler(void)
{
800008ac:	ff010113          	addi	sp,sp,-16
800008b0:	00812623          	sw	s0,12(sp)
800008b4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:148
    return(0);
800008b8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:149
}
800008bc:	00078513          	mv	a0,a5
800008c0:	00c12403          	lw	s0,12(sp)
800008c4:	01010113          	addi	sp,sp,16
800008c8:	00008067          	ret

800008cc <External_23_IRQHandler>:
External_23_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:152

__attribute__((weak))  uint8_t External_23_IRQHandler(void)
{
800008cc:	ff010113          	addi	sp,sp,-16
800008d0:	00812623          	sw	s0,12(sp)
800008d4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:153
    return(0);
800008d8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:154
}
800008dc:	00078513          	mv	a0,a5
800008e0:	00c12403          	lw	s0,12(sp)
800008e4:	01010113          	addi	sp,sp,16
800008e8:	00008067          	ret

800008ec <External_24_IRQHandler>:
External_24_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:157

__attribute__((weak))  uint8_t External_24_IRQHandler(void)
{
800008ec:	ff010113          	addi	sp,sp,-16
800008f0:	00812623          	sw	s0,12(sp)
800008f4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:158
    return(0);
800008f8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:159
}
800008fc:	00078513          	mv	a0,a5
80000900:	00c12403          	lw	s0,12(sp)
80000904:	01010113          	addi	sp,sp,16
80000908:	00008067          	ret

8000090c <External_25_IRQHandler>:
External_25_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:162

__attribute__((weak))  uint8_t External_25_IRQHandler(void)
{
8000090c:	ff010113          	addi	sp,sp,-16
80000910:	00812623          	sw	s0,12(sp)
80000914:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:163
    return(0);
80000918:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:164
}
8000091c:	00078513          	mv	a0,a5
80000920:	00c12403          	lw	s0,12(sp)
80000924:	01010113          	addi	sp,sp,16
80000928:	00008067          	ret

8000092c <External_26_IRQHandler>:
External_26_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:167

__attribute__((weak))  uint8_t External_26_IRQHandler(void)
{
8000092c:	ff010113          	addi	sp,sp,-16
80000930:	00812623          	sw	s0,12(sp)
80000934:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:168
    return(0);
80000938:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:169
}
8000093c:	00078513          	mv	a0,a5
80000940:	00c12403          	lw	s0,12(sp)
80000944:	01010113          	addi	sp,sp,16
80000948:	00008067          	ret

8000094c <External_27_IRQHandler>:
External_27_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:172

__attribute__((weak))  uint8_t External_27_IRQHandler(void)
{
8000094c:	ff010113          	addi	sp,sp,-16
80000950:	00812623          	sw	s0,12(sp)
80000954:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:173
    return(0);
80000958:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:174
}
8000095c:	00078513          	mv	a0,a5
80000960:	00c12403          	lw	s0,12(sp)
80000964:	01010113          	addi	sp,sp,16
80000968:	00008067          	ret

8000096c <External_28_IRQHandler>:
External_28_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:177

__attribute__((weak))  uint8_t External_28_IRQHandler(void)
{
8000096c:	ff010113          	addi	sp,sp,-16
80000970:	00812623          	sw	s0,12(sp)
80000974:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:178
    return(0);
80000978:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:179
}
8000097c:	00078513          	mv	a0,a5
80000980:	00c12403          	lw	s0,12(sp)
80000984:	01010113          	addi	sp,sp,16
80000988:	00008067          	ret

8000098c <External_29_IRQHandler>:
External_29_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:182

__attribute__((weak))  uint8_t External_29_IRQHandler(void)
{
8000098c:	ff010113          	addi	sp,sp,-16
80000990:	00812623          	sw	s0,12(sp)
80000994:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:183
    return(0);
80000998:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:184
}
8000099c:	00078513          	mv	a0,a5
800009a0:	00c12403          	lw	s0,12(sp)
800009a4:	01010113          	addi	sp,sp,16
800009a8:	00008067          	ret

800009ac <External_30_IRQHandler>:
External_30_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:187

__attribute__((weak))  uint8_t External_30_IRQHandler(void)
{
800009ac:	ff010113          	addi	sp,sp,-16
800009b0:	00812623          	sw	s0,12(sp)
800009b4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:188
    return(0);
800009b8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:189
}
800009bc:	00078513          	mv	a0,a5
800009c0:	00c12403          	lw	s0,12(sp)
800009c4:	01010113          	addi	sp,sp,16
800009c8:	00008067          	ret

800009cc <External_31_IRQHandler>:
External_31_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:192

__attribute__((weak))  uint8_t External_31_IRQHandler(void)
{
800009cc:	ff010113          	addi	sp,sp,-16
800009d0:	00812623          	sw	s0,12(sp)
800009d4:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:193
    return(0);
800009d8:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:194
}
800009dc:	00078513          	mv	a0,a5
800009e0:	00c12403          	lw	s0,12(sp)
800009e4:	01010113          	addi	sp,sp,16
800009e8:	00008067          	ret

800009ec <write_hex>:
write_hex():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:55

char *__env[1] = { 0 };
char **environ = __env;

void write_hex(int fd, uint32_t hex)
{
800009ec:	fd010113          	addi	sp,sp,-48
800009f0:	02112623          	sw	ra,44(sp)
800009f4:	02812423          	sw	s0,40(sp)
800009f8:	03010413          	addi	s0,sp,48
800009fc:	fca42e23          	sw	a0,-36(s0)
80000a00:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:61
    uint8_t ii;
    uint8_t jj;
    char towrite;
    uint8_t digit;

    write( fd , "0x", 2 );
80000a04:	00200613          	li	a2,2
80000a08:	800037b7          	lui	a5,0x80003
80000a0c:	70878593          	addi	a1,a5,1800 # 80003708 <__stack_top+0xfffc6668>
80000a10:	fdc42503          	lw	a0,-36(s0)
80000a14:	441020ef          	jal	ra,80003654 <write>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63

    for (ii = 8 ; ii > 0; ii--)
80000a18:	00800793          	li	a5,8
80000a1c:	fef407a3          	sb	a5,-17(s0)
80000a20:	0980006f          	j	80000ab8 <write_hex+0xcc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:65
    {
        jj = ii-1;
80000a24:	fef44783          	lbu	a5,-17(s0)
80000a28:	fff78793          	addi	a5,a5,-1
80000a2c:	fef40723          	sb	a5,-18(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:66
        digit = ((hex & (0xF << (jj*4))) >> (jj*4));
80000a30:	fee44783          	lbu	a5,-18(s0)
80000a34:	00279793          	slli	a5,a5,0x2
80000a38:	00f00713          	li	a4,15
80000a3c:	00f717b3          	sll	a5,a4,a5
80000a40:	00078713          	mv	a4,a5
80000a44:	fd842783          	lw	a5,-40(s0)
80000a48:	00f77733          	and	a4,a4,a5
80000a4c:	fee44783          	lbu	a5,-18(s0)
80000a50:	00279793          	slli	a5,a5,0x2
80000a54:	00f757b3          	srl	a5,a4,a5
80000a58:	fef406a3          	sb	a5,-19(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67
        towrite = digit < 0xA ? ('0' + digit) : ('A' +  (digit - 0xA));
80000a5c:	fed44703          	lbu	a4,-19(s0)
80000a60:	00900793          	li	a5,9
80000a64:	00e7ee63          	bltu	a5,a4,80000a80 <write_hex+0x94>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 1)
80000a68:	fed44783          	lbu	a5,-19(s0)
80000a6c:	03078793          	addi	a5,a5,48
80000a70:	0ff7f793          	andi	a5,a5,255
80000a74:	01879793          	slli	a5,a5,0x18
80000a78:	4187d793          	srai	a5,a5,0x18
80000a7c:	0180006f          	j	80000a94 <write_hex+0xa8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 2)
80000a80:	fed44783          	lbu	a5,-19(s0)
80000a84:	03778793          	addi	a5,a5,55
80000a88:	0ff7f793          	andi	a5,a5,255
80000a8c:	01879793          	slli	a5,a5,0x18
80000a90:	4187d793          	srai	a5,a5,0x18
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 4)
80000a94:	fef40623          	sb	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:68 (discriminator 4)
        write( fd, &towrite, 1);
80000a98:	fec40793          	addi	a5,s0,-20
80000a9c:	00100613          	li	a2,1
80000aa0:	00078593          	mv	a1,a5
80000aa4:	fdc42503          	lw	a0,-36(s0)
80000aa8:	3ad020ef          	jal	ra,80003654 <write>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63 (discriminator 4)
    for (ii = 8 ; ii > 0; ii--)
80000aac:	fef44783          	lbu	a5,-17(s0)
80000ab0:	fff78793          	addi	a5,a5,-1
80000ab4:	fef407a3          	sb	a5,-17(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63 (discriminator 2)
80000ab8:	fef44783          	lbu	a5,-17(s0)
80000abc:	f60794e3          	bnez	a5,80000a24 <write_hex+0x38>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:70
    }
}
80000ac0:	00000013          	nop
80000ac4:	02c12083          	lw	ra,44(sp)
80000ac8:	02812403          	lw	s0,40(sp)
80000acc:	03010113          	addi	sp,sp,48
80000ad0:	00008067          	ret

80000ad4 <_exit>:
_exit():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:74

               
void _exit(int code)
{
80000ad4:	fd010113          	addi	sp,sp,-48
80000ad8:	02112623          	sw	ra,44(sp)
80000adc:	02812423          	sw	s0,40(sp)
80000ae0:	03010413          	addi	s0,sp,48
80000ae4:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:76
#ifdef MSCC_STDIO_THRU_CORE_UART_APB
    const char * message = "\nProgam has exited with code:";
80000ae8:	800037b7          	lui	a5,0x80003
80000aec:	70c78793          	addi	a5,a5,1804 # 8000370c <__stack_top+0xfffc666c>
80000af0:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:78

    write(STDERR_FILENO, message, strlen(message));
80000af4:	fec42503          	lw	a0,-20(s0)
80000af8:	098010ef          	jal	ra,80001b90 <strlen>
80000afc:	00050793          	mv	a5,a0
80000b00:	00078613          	mv	a2,a5
80000b04:	fec42583          	lw	a1,-20(s0)
80000b08:	00200513          	li	a0,2
80000b0c:	349020ef          	jal	ra,80003654 <write>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:79
    write_hex(STDERR_FILENO, code);
80000b10:	fdc42783          	lw	a5,-36(s0)
80000b14:	00078593          	mv	a1,a5
80000b18:	00200513          	li	a0,2
80000b1c:	ed1ff0ef          	jal	ra,800009ec <write_hex>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:82 (discriminator 1)
#endif

    while (1);
80000b20:	0000006f          	j	80000b20 <_exit+0x4c>

80000b24 <_isatty>:
_isatty():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:101
    curbrk += incr;
    return curbrk - incr;
}

int _isatty(int fd)
{
80000b24:	fe010113          	addi	sp,sp,-32
80000b28:	00812e23          	sw	s0,28(sp)
80000b2c:	02010413          	addi	s0,sp,32
80000b30:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:102
    if (fd == STDOUT_FILENO || fd == STDERR_FILENO)
80000b34:	fec42703          	lw	a4,-20(s0)
80000b38:	00100793          	li	a5,1
80000b3c:	00f70863          	beq	a4,a5,80000b4c <_isatty+0x28>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:102 (discriminator 1)
80000b40:	fec42703          	lw	a4,-20(s0)
80000b44:	00200793          	li	a5,2
80000b48:	00f71663          	bne	a4,a5,80000b54 <_isatty+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:104
    {
        return 1;
80000b4c:	00100793          	li	a5,1
80000b50:	0140006f          	j	80000b64 <_isatty+0x40>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:107
    }

    errno = EBADF;
80000b54:	8001d7b7          	lui	a5,0x8001d
80000b58:	00900713          	li	a4,9
80000b5c:	fae7ae23          	sw	a4,-68(a5) # 8001cfbc <__stack_top+0xfffdff1c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:108
    return 0;
80000b60:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:109
}
80000b64:	00078513          	mv	a0,a5
80000b68:	01c12403          	lw	s0,28(sp)
80000b6c:	02010113          	addi	sp,sp,32
80000b70:	00008067          	ret

80000b74 <stub>:
stub():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:112

static int stub(int err)
{
80000b74:	fe010113          	addi	sp,sp,-32
80000b78:	00812e23          	sw	s0,28(sp)
80000b7c:	02010413          	addi	s0,sp,32
80000b80:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:113
    errno = err;
80000b84:	8001d7b7          	lui	a5,0x8001d
80000b88:	fec42703          	lw	a4,-20(s0)
80000b8c:	fae7ae23          	sw	a4,-68(a5) # 8001cfbc <__stack_top+0xfffdff1c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:114
    return -1;
80000b90:	fff00793          	li	a5,-1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:115
}
80000b94:	00078513          	mv	a0,a5
80000b98:	01c12403          	lw	s0,28(sp)
80000b9c:	02010113          	addi	sp,sp,32
80000ba0:	00008067          	ret

80000ba4 <_write>:
_write():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:226
{
    return stub(ECHILD);
}

ssize_t _write(int fd, const void* ptr, size_t len)
{
80000ba4:	fd010113          	addi	sp,sp,-48
80000ba8:	02112623          	sw	ra,44(sp)
80000bac:	02812423          	sw	s0,40(sp)
80000bb0:	03010413          	addi	s0,sp,48
80000bb4:	fca42e23          	sw	a0,-36(s0)
80000bb8:	fcb42c23          	sw	a1,-40(s0)
80000bbc:	fcc42a23          	sw	a2,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:229

#ifdef MSCC_STDIO_THRU_CORE_UART_APB
  const uint8_t * current = (const uint8_t *) ptr;
80000bc0:	fd842783          	lw	a5,-40(s0)
80000bc4:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:232
  size_t jj;

  if (_isatty(fd))
80000bc8:	fdc42503          	lw	a0,-36(s0)
80000bcc:	f59ff0ef          	jal	ra,80000b24 <_isatty>
80000bd0:	00050793          	mv	a5,a0
80000bd4:	08078c63          	beqz	a5,80000c6c <_write+0xc8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:238
  {
        /*--------------------------------------------------------------------------
        * Initialize the UART driver if it is the first time this function is
        * called.
        */
        if ( !g_stdio_uart_init_done )
80000bd8:	9101a783          	lw	a5,-1776(gp) # 80003a60 <g_stdio_uart_init_done>
80000bdc:	02079063          	bnez	a5,80000bfc <_write+0x58>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:245
            /******************************************************************************
            * Baud value:
            * This value is calculated using the following equation:
            *      BAUD_VALUE = (CLOCK / (16 * BAUD_RATE)) - 1
            *****************************************************************************/
            UART_init( &g_stdio_uart, MSCC_STDIO_UART_BASE_ADDR, ((SYS_CLK_FREQ/(16 * MSCC_STDIO_BAUD_VALUE))-1), (DATA_8_BITS | NO_PARITY));
80000be0:	00100693          	li	a3,1
80000be4:	02c00613          	li	a2,44
80000be8:	700015b7          	lui	a1,0x70001
80000bec:	90818513          	addi	a0,gp,-1784 # 80003a58 <g_stdio_uart>
80000bf0:	174000ef          	jal	ra,80000d64 <UART_init>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:246
            g_stdio_uart_init_done = 1;
80000bf4:	00100713          	li	a4,1
80000bf8:	90e1a823          	sw	a4,-1776(gp) # 80003a60 <g_stdio_uart_init_done>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249
        }

    for (jj = 0; jj < len; jj++)
80000bfc:	fe042623          	sw	zero,-20(s0)
80000c00:	0580006f          	j	80000c58 <_write+0xb4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:251
    {
        UART_send(&g_stdio_uart, current + jj, 1);
80000c04:	fe842703          	lw	a4,-24(s0)
80000c08:	fec42783          	lw	a5,-20(s0)
80000c0c:	00f707b3          	add	a5,a4,a5
80000c10:	00100613          	li	a2,1
80000c14:	00078593          	mv	a1,a5
80000c18:	90818513          	addi	a0,gp,-1784 # 80003a58 <g_stdio_uart>
80000c1c:	260000ef          	jal	ra,80000e7c <UART_send>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:252
        if (current[jj] == '\n')
80000c20:	fe842703          	lw	a4,-24(s0)
80000c24:	fec42783          	lw	a5,-20(s0)
80000c28:	00f707b3          	add	a5,a4,a5
80000c2c:	0007c703          	lbu	a4,0(a5)
80000c30:	00a00793          	li	a5,10
80000c34:	00f71c63          	bne	a4,a5,80000c4c <_write+0xa8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:254
        {
            UART_send(&g_stdio_uart, (const uint8_t *)"\r", 1);
80000c38:	00100613          	li	a2,1
80000c3c:	800037b7          	lui	a5,0x80003
80000c40:	72c78593          	addi	a1,a5,1836 # 8000372c <__stack_top+0xfffc668c>
80000c44:	90818513          	addi	a0,gp,-1784 # 80003a58 <g_stdio_uart>
80000c48:	234000ef          	jal	ra,80000e7c <UART_send>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249 (discriminator 2)
    for (jj = 0; jj < len; jj++)
80000c4c:	fec42783          	lw	a5,-20(s0)
80000c50:	00178793          	addi	a5,a5,1
80000c54:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249 (discriminator 1)
80000c58:	fec42703          	lw	a4,-20(s0)
80000c5c:	fd442783          	lw	a5,-44(s0)
80000c60:	faf762e3          	bltu	a4,a5,80000c04 <_write+0x60>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:257
        }
    }
    return len;
80000c64:	fd442783          	lw	a5,-44(s0)
80000c68:	0100006f          	j	80000c78 <_write+0xd4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:261
  }
#endif

  return stub(EBADF);
80000c6c:	00900513          	li	a0,9
80000c70:	f05ff0ef          	jal	ra,80000b74 <stub>
80000c74:	00050793          	mv	a5,a0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:262
}
80000c78:	00078513          	mv	a0,a5
80000c7c:	02c12083          	lw	ra,44(sp)
80000c80:	02812403          	lw	s0,40(sp)
80000c84:	03010113          	addi	sp,sp,48
80000c88:	00008067          	ret

80000c8c <HW_set_32bit_reg>:
HW_set_32bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:36
 *
 * a0:   addr_t reg_addr
 * a1:   uint32_t value
 */
HW_set_32bit_reg:
    sw a1, 0(a0)
80000c8c:	00b52023          	sw	a1,0(a0) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:37
    ret
80000c90:	00008067          	ret

80000c94 <HW_get_32bit_reg>:
HW_get_32bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:47
 *
 * R0:   addr_t reg_addr
 * @return          32 bits value read from the peripheral register.
 */
HW_get_32bit_reg:
    lw a0, 0(a0)
80000c94:	00052503          	lw	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:48
    ret
80000c98:	00008067          	ret

80000c9c <HW_set_32bit_reg_field>:
HW_set_32bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:60
 * a1:   int_fast8_t shift
 * a2:   uint32_t mask
 * a3:   uint32_t value
 */
HW_set_32bit_reg_field:
    mv t3, a3
80000c9c:	00068e13          	mv	t3,a3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:61
    sll t3, t3, a1
80000ca0:	00be1e33          	sll	t3,t3,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:62
    and  t3, t3, a2
80000ca4:	00ce7e33          	and	t3,t3,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:63
    lw t1, 0(a0)
80000ca8:	00052303          	lw	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:64
    mv t2, a2
80000cac:	00060393          	mv	t2,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:65
    not t2, t2
80000cb0:	fff3c393          	not	t2,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:66
    and t1, t1, t2
80000cb4:	00737333          	and	t1,t1,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:67
    or t1, t1, t3
80000cb8:	01c36333          	or	t1,t1,t3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:68
    sw t1, 0(a0)
80000cbc:	00652023          	sw	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:69
    ret
80000cc0:	00008067          	ret

80000cc4 <HW_get_32bit_reg_field>:
HW_get_32bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:83
 *
 * @return          32 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_32bit_reg_field:
    lw a0, 0(a0)
80000cc4:	00052503          	lw	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:84
    and a0, a0, a2
80000cc8:	00c57533          	and	a0,a0,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:85
    srl a0, a0, a1
80000ccc:	00b55533          	srl	a0,a0,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:86
    ret
80000cd0:	00008067          	ret

80000cd4 <HW_set_16bit_reg>:
HW_set_16bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:96
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast16_t value
 */
HW_set_16bit_reg:
    sh a1, 0(a0)
80000cd4:	00b51023          	sh	a1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:97
    ret
80000cd8:	00008067          	ret

80000cdc <HW_get_16bit_reg>:
HW_get_16bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:107
 *
 * a0:   addr_t reg_addr
 * @return          16 bits value read from the peripheral register.
 */
HW_get_16bit_reg:
    lh a0, (a0)
80000cdc:	00051503          	lh	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:108
    ret
80000ce0:	00008067          	ret

80000ce4 <HW_set_16bit_reg_field>:
HW_set_16bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:121
 * a2:   uint_fast16_t mask
 * a3:   uint_fast16_t value
 * @param value     Value to be written in the specified field.
 */
HW_set_16bit_reg_field:
    mv t3, a3
80000ce4:	00068e13          	mv	t3,a3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:122
    sll t3, t3, a1
80000ce8:	00be1e33          	sll	t3,t3,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:123
    and  t3, t3, a2
80000cec:	00ce7e33          	and	t3,t3,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:124
    lh t1, 0(a0)
80000cf0:	00051303          	lh	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:125
    mv t2, a2
80000cf4:	00060393          	mv	t2,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:126
    not t2, t2
80000cf8:	fff3c393          	not	t2,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:127
    and t1, t1, t2
80000cfc:	00737333          	and	t1,t1,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:128
    or t1, t1, t3
80000d00:	01c36333          	or	t1,t1,t3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:129
    sh t1, 0(a0)
80000d04:	00651023          	sh	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:130
    ret
80000d08:	00008067          	ret

80000d0c <HW_get_16bit_reg_field>:
HW_get_16bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:144
 *
 * @return          16 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_16bit_reg_field:
    lh a0, 0(a0)
80000d0c:	00051503          	lh	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:145
    and a0, a0, a2
80000d10:	00c57533          	and	a0,a0,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:146
    srl a0, a0, a1
80000d14:	00b55533          	srl	a0,a0,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:147
    ret
80000d18:	00008067          	ret

80000d1c <HW_set_8bit_reg>:
HW_set_8bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:157
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast8_t value
 */
HW_set_8bit_reg:
    sb a1, 0(a0)
80000d1c:	00b50023          	sb	a1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:158
    ret
80000d20:	00008067          	ret

80000d24 <HW_get_8bit_reg>:
HW_get_8bit_reg():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:168
 *
 * a0:   addr_t reg_addr
 * @return          8 bits value read from the peripheral register.
 */
HW_get_8bit_reg:
    lb a0, 0(a0)
80000d24:	00050503          	lb	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:169
    ret
80000d28:	00008067          	ret

80000d2c <HW_set_8bit_reg_field>:
HW_set_8bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:181
 * a1:   int_fast8_t shift
 * a2:   uint_fast8_t mask
 * a3:   uint_fast8_t value
 */
HW_set_8bit_reg_field:
    mv t3, a3
80000d2c:	00068e13          	mv	t3,a3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:182
    sll t3, t3, a1
80000d30:	00be1e33          	sll	t3,t3,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:183
    and  t3, t3, a2
80000d34:	00ce7e33          	and	t3,t3,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:184
    lb t1, 0(a0)
80000d38:	00050303          	lb	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:185
    mv t2, a2
80000d3c:	00060393          	mv	t2,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:186
    not t2, t2
80000d40:	fff3c393          	not	t2,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:187
    and t1, t1, t2
80000d44:	00737333          	and	t1,t1,t2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:188
    or t1, t1, t3
80000d48:	01c36333          	or	t1,t1,t3
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:189
    sb t1, 0(a0)
80000d4c:	00650023          	sb	t1,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:190
    ret
80000d50:	00008067          	ret

80000d54 <HW_get_8bit_reg_field>:
HW_get_8bit_reg_field():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:204
 *
 * @return          8 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_8bit_reg_field:
    lb a0, 0(a0)
80000d54:	00050503          	lb	a0,0(a0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:205
    and a0, a0, a2
80000d58:	00c57533          	and	a0,a0,a2
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:206
    srl a0, a0, a1
80000d5c:	00b55533          	srl	a0,a0,a1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:207
    ret
80000d60:	00008067          	ret

80000d64 <UART_init>:
UART_init():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:46
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
80000d64:	fd010113          	addi	sp,sp,-48
80000d68:	02112623          	sw	ra,44(sp)
80000d6c:	02812423          	sw	s0,40(sp)
80000d70:	03010413          	addi	s0,sp,48
80000d74:	fca42e23          	sw	a0,-36(s0)
80000d78:	fcb42c23          	sw	a1,-40(s0)
80000d7c:	00060793          	mv	a5,a2
80000d80:	00068713          	mv	a4,a3
80000d84:	fcf41b23          	sh	a5,-42(s0)
80000d88:	00070793          	mv	a5,a4
80000d8c:	fcf40aa3          	sb	a5,-43(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:53
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )

    if( ( this_uart != NULL_INSTANCE ) &&
80000d90:	fdc42783          	lw	a5,-36(s0)
80000d94:	0c078a63          	beqz	a5,80000e68 <UART_init+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:53 (discriminator 1)
80000d98:	fd544703          	lbu	a4,-43(s0)
80000d9c:	00700793          	li	a5,7
80000da0:	0ce7e463          	bltu	a5,a4,80000e68 <UART_init+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:54
        ( line_config <= MAX_LINE_CONFIG ) &&
80000da4:	fd645703          	lhu	a4,-42(s0)
80000da8:	000027b7          	lui	a5,0x2
80000dac:	0af77e63          	bleu	a5,a4,80000e68 <UART_init+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:60
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
80000db0:	fd842783          	lw	a5,-40(s0)
80000db4:	00878713          	addi	a4,a5,8 # 2008 <HEAP_SIZE-0xdff8>
80000db8:	fd645783          	lhu	a5,-42(s0)
80000dbc:	0ff7f793          	andi	a5,a5,255
80000dc0:	00078593          	mv	a1,a5
80000dc4:	00070513          	mv	a0,a4
80000dc8:	f55ff0ef          	jal	ra,80000d1c <HW_set_8bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:67
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
80000dcc:	fd842783          	lw	a5,-40(s0)
80000dd0:	00c78693          	addi	a3,a5,12
80000dd4:	fd544703          	lbu	a4,-43(s0)
80000dd8:	fd645783          	lhu	a5,-42(s0)
80000ddc:	4057d793          	srai	a5,a5,0x5
80000de0:	7f87f793          	andi	a5,a5,2040
80000de4:	00f767b3          	or	a5,a4,a5
80000de8:	00078593          	mv	a1,a5
80000dec:	00068513          	mv	a0,a3
80000df0:	f2dff0ef          	jal	ra,80000d1c <HW_set_8bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:71
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
80000df4:	fdc42783          	lw	a5,-36(s0)
80000df8:	fd842703          	lw	a4,-40(s0)
80000dfc:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:94
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000e00:	fdc42783          	lw	a5,-36(s0)
80000e04:	0007a783          	lw	a5,0(a5)
80000e08:	01078793          	addi	a5,a5,16
80000e0c:	00078513          	mv	a0,a5
80000e10:	f15ff0ef          	jal	ra,80000d24 <HW_get_8bit_reg>
80000e14:	00050793          	mv	a5,a0
80000e18:	0027f793          	andi	a5,a5,2
80000e1c:	fef407a3          	sb	a5,-17(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:96
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
80000e20:	0380006f          	j	80000e58 <UART_init+0xf4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:98
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
80000e24:	fdc42783          	lw	a5,-36(s0)
80000e28:	0007a783          	lw	a5,0(a5)
80000e2c:	00478793          	addi	a5,a5,4
80000e30:	00078513          	mv	a0,a5
80000e34:	ef1ff0ef          	jal	ra,80000d24 <HW_get_8bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:99
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000e38:	fdc42783          	lw	a5,-36(s0)
80000e3c:	0007a783          	lw	a5,0(a5)
80000e40:	01078793          	addi	a5,a5,16
80000e44:	00078513          	mv	a0,a5
80000e48:	eddff0ef          	jal	ra,80000d24 <HW_get_8bit_reg>
80000e4c:	00050793          	mv	a5,a0
80000e50:	0027f793          	andi	a5,a5,2
80000e54:	fef407a3          	sb	a5,-17(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:96
        while ( rx_full )
80000e58:	fef44783          	lbu	a5,-17(s0)
80000e5c:	fc0794e3          	bnez	a5,80000e24 <UART_init+0xc0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:106
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
80000e60:	fdc42783          	lw	a5,-36(s0)
80000e64:	00078223          	sb	zero,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:108
    }
}
80000e68:	00000013          	nop
80000e6c:	02c12083          	lw	ra,44(sp)
80000e70:	02812403          	lw	s0,40(sp)
80000e74:	03010113          	addi	sp,sp,48
80000e78:	00008067          	ret

80000e7c <UART_send>:
UART_send():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:121
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
80000e7c:	fd010113          	addi	sp,sp,-48
80000e80:	02112623          	sw	ra,44(sp)
80000e84:	02812423          	sw	s0,40(sp)
80000e88:	03010413          	addi	s0,sp,48
80000e8c:	fca42e23          	sw	a0,-36(s0)
80000e90:	fcb42c23          	sw	a1,-40(s0)
80000e94:	fcc42a23          	sw	a2,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:129

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    HAL_ASSERT( tx_size > 0 )
      
    if( (this_uart != NULL_INSTANCE) &&
80000e98:	fdc42783          	lw	a5,-36(s0)
80000e9c:	08078063          	beqz	a5,80000f1c <UART_send+0xa0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:129 (discriminator 1)
80000ea0:	fd842783          	lw	a5,-40(s0)
80000ea4:	06078c63          	beqz	a5,80000f1c <UART_send+0xa0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:130
        (tx_buffer != NULL_BUFFER)   &&
80000ea8:	fd442783          	lw	a5,-44(s0)
80000eac:	06078863          	beqz	a5,80000f1c <UART_send+0xa0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
80000eb0:	fe042623          	sw	zero,-20(s0)
80000eb4:	05c0006f          	j	80000f10 <UART_send+0x94>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:137 (discriminator 1)
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000eb8:	fdc42783          	lw	a5,-36(s0)
80000ebc:	0007a783          	lw	a5,0(a5)
80000ec0:	01078793          	addi	a5,a5,16
80000ec4:	00078513          	mv	a0,a5
80000ec8:	e5dff0ef          	jal	ra,80000d24 <HW_get_8bit_reg>
80000ecc:	00050793          	mv	a5,a0
80000ed0:	0017f793          	andi	a5,a5,1
80000ed4:	fef405a3          	sb	a5,-21(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:139 (discriminator 1)
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
80000ed8:	feb44783          	lbu	a5,-21(s0)
80000edc:	fc078ee3          	beqz	a5,80000eb8 <UART_send+0x3c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:141 (discriminator 2)
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
80000ee0:	fdc42783          	lw	a5,-36(s0)
80000ee4:	0007a683          	lw	a3,0(a5)
80000ee8:	fd842703          	lw	a4,-40(s0)
80000eec:	fec42783          	lw	a5,-20(s0)
80000ef0:	00f707b3          	add	a5,a4,a5
80000ef4:	0007c783          	lbu	a5,0(a5)
80000ef8:	00078593          	mv	a1,a5
80000efc:	00068513          	mv	a0,a3
80000f00:	e1dff0ef          	jal	ra,80000d1c <HW_set_8bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133 (discriminator 2)
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
80000f04:	fec42783          	lw	a5,-20(s0)
80000f08:	00178793          	addi	a5,a5,1
80000f0c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133 (discriminator 1)
80000f10:	fec42703          	lw	a4,-20(s0)
80000f14:	fd442783          	lw	a5,-44(s0)
80000f18:	faf760e3          	bltu	a4,a5,80000eb8 <UART_send+0x3c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:145
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
80000f1c:	00000013          	nop
80000f20:	02c12083          	lw	ra,44(sp)
80000f24:	02812403          	lw	s0,40(sp)
80000f28:	03010113          	addi	sp,sp,48
80000f2c:	00008067          	ret

80000f30 <UART_polled_tx_string>:
UART_polled_tx_string():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:239
UART_polled_tx_string
( 
    UART_instance_t * this_uart, 
    const uint8_t * p_sz_string
)
{
80000f30:	fd010113          	addi	sp,sp,-48
80000f34:	02112623          	sw	ra,44(sp)
80000f38:	02812423          	sw	s0,40(sp)
80000f3c:	03010413          	addi	s0,sp,48
80000f40:	fca42e23          	sw	a0,-36(s0)
80000f44:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:246
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
80000f48:	fdc42783          	lw	a5,-36(s0)
80000f4c:	08078063          	beqz	a5,80000fcc <UART_polled_tx_string+0x9c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:246 (discriminator 1)
80000f50:	fd842783          	lw	a5,-40(s0)
80000f54:	06078c63          	beqz	a5,80000fcc <UART_polled_tx_string+0x9c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:248
    {
        char_idx = 0U;
80000f58:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
80000f5c:	05c0006f          	j	80000fb8 <UART_polled_tx_string+0x88>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:253 (discriminator 1)
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000f60:	fdc42783          	lw	a5,-36(s0)
80000f64:	0007a783          	lw	a5,0(a5)
80000f68:	01078793          	addi	a5,a5,16
80000f6c:	00078513          	mv	a0,a5
80000f70:	db5ff0ef          	jal	ra,80000d24 <HW_get_8bit_reg>
80000f74:	00050793          	mv	a5,a0
80000f78:	0017f793          	andi	a5,a5,1
80000f7c:	fef405a3          	sb	a5,-21(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:255 (discriminator 1)
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
80000f80:	feb44783          	lbu	a5,-21(s0)
80000f84:	fc078ee3          	beqz	a5,80000f60 <UART_polled_tx_string+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:257
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
80000f88:	fdc42783          	lw	a5,-36(s0)
80000f8c:	0007a683          	lw	a3,0(a5)
80000f90:	fd842703          	lw	a4,-40(s0)
80000f94:	fec42783          	lw	a5,-20(s0)
80000f98:	00f707b3          	add	a5,a4,a5
80000f9c:	0007c783          	lbu	a5,0(a5)
80000fa0:	00078593          	mv	a1,a5
80000fa4:	00068513          	mv	a0,a3
80000fa8:	d75ff0ef          	jal	ra,80000d1c <HW_set_8bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:259
                              (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
80000fac:	fec42783          	lw	a5,-20(s0)
80000fb0:	00178793          	addi	a5,a5,1
80000fb4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
80000fb8:	fd842703          	lw	a4,-40(s0)
80000fbc:	fec42783          	lw	a5,-20(s0)
80000fc0:	00f707b3          	add	a5,a4,a5
80000fc4:	0007c783          	lbu	a5,0(a5)
80000fc8:	f8079ce3          	bnez	a5,80000f60 <UART_polled_tx_string+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:262
        }
    }
}
80000fcc:	00000013          	nop
80000fd0:	02c12083          	lw	ra,44(sp)
80000fd4:	02812403          	lw	s0,40(sp)
80000fd8:	03010113          	addi	sp,sp,48
80000fdc:	00008067          	ret

80000fe0 <pvPortMalloc>:
pvPortMalloc():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:151
}
/*-----------------------------------------------------------*/


void *pvPortMalloc( size_t xWantedSize )
{
80000fe0:	fc010113          	addi	sp,sp,-64
80000fe4:	02112e23          	sw	ra,60(sp)
80000fe8:	02812c23          	sw	s0,56(sp)
80000fec:	04010413          	addi	s0,sp,64
80000ff0:	fca42623          	sw	a0,-52(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:154
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
80000ff4:	fe042223          	sw	zero,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:156

	vTaskSuspendAll();
80000ff8:	719000ef          	jal	ra,80001f10 <vTaskSuspendAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:160
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
80000ffc:	9241a783          	lw	a5,-1756(gp) # 80003a74 <xHeapHasBeenInitialised.2777>
80001000:	00079863          	bnez	a5,80001010 <pvPortMalloc+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:162
		{
			prvHeapInit();
80001004:	284000ef          	jal	ra,80001288 <prvHeapInit>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:163
			xHeapHasBeenInitialised = pdTRUE;
80001008:	00100713          	li	a4,1
8000100c:	92e1a223          	sw	a4,-1756(gp) # 80003a74 <xHeapHasBeenInitialised.2777>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:168
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
80001010:	fcc42783          	lw	a5,-52(s0)
80001014:	02078a63          	beqz	a5,80001048 <pvPortMalloc+0x68>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:170
		{
			xWantedSize += heapSTRUCT_SIZE;
80001018:	00800793          	li	a5,8
8000101c:	00078713          	mv	a4,a5
80001020:	fcc42783          	lw	a5,-52(s0)
80001024:	00e787b3          	add	a5,a5,a4
80001028:	fcf42623          	sw	a5,-52(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:173

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
8000102c:	fcc42783          	lw	a5,-52(s0)
80001030:	0037f793          	andi	a5,a5,3
80001034:	00078a63          	beqz	a5,80001048 <pvPortMalloc+0x68>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:176
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80001038:	fcc42783          	lw	a5,-52(s0)
8000103c:	ffc7f793          	andi	a5,a5,-4
80001040:	00478793          	addi	a5,a5,4
80001044:	fcf42623          	sw	a5,-52(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:180
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
80001048:	fcc42783          	lw	a5,-52(s0)
8000104c:	14078463          	beqz	a5,80001194 <pvPortMalloc+0x1b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:180 (discriminator 1)
80001050:	fcc42703          	lw	a4,-52(s0)
80001054:	000197b7          	lui	a5,0x19
80001058:	ffb78793          	addi	a5,a5,-5 # 18ffb <HEAP_SIZE+0x8ffb>
8000105c:	12e7ec63          	bltu	a5,a4,80001194 <pvPortMalloc+0x1b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:184
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
80001060:	91418793          	addi	a5,gp,-1772 # 80003a64 <xStart>
80001064:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:185
			pxBlock = xStart.pxNextFreeBlock;
80001068:	9141a783          	lw	a5,-1772(gp) # 80003a64 <xStart>
8000106c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
80001070:	0180006f          	j	80001088 <pvPortMalloc+0xa8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:188
			{
				pxPreviousBlock = pxBlock;
80001074:	fec42783          	lw	a5,-20(s0)
80001078:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:189
				pxBlock = pxBlock->pxNextFreeBlock;
8000107c:	fec42783          	lw	a5,-20(s0)
80001080:	0007a783          	lw	a5,0(a5)
80001084:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
80001088:	fec42783          	lw	a5,-20(s0)
8000108c:	0047a783          	lw	a5,4(a5)
80001090:	fcc42703          	lw	a4,-52(s0)
80001094:	00e7f863          	bleu	a4,a5,800010a4 <pvPortMalloc+0xc4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186 (discriminator 1)
80001098:	fec42783          	lw	a5,-20(s0)
8000109c:	0007a783          	lw	a5,0(a5)
800010a0:	fc079ae3          	bnez	a5,80001074 <pvPortMalloc+0x94>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:193
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
800010a4:	fec42703          	lw	a4,-20(s0)
800010a8:	91c18793          	addi	a5,gp,-1764 # 80003a6c <xEnd>
800010ac:	0ef70463          	beq	a4,a5,80001194 <pvPortMalloc+0x1b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:197
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
800010b0:	fe842783          	lw	a5,-24(s0)
800010b4:	0007a783          	lw	a5,0(a5)
800010b8:	00800713          	li	a4,8
800010bc:	00e787b3          	add	a5,a5,a4
800010c0:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:201

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
800010c4:	fec42783          	lw	a5,-20(s0)
800010c8:	0007a703          	lw	a4,0(a5)
800010cc:	fe842783          	lw	a5,-24(s0)
800010d0:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:204

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
800010d4:	fec42783          	lw	a5,-20(s0)
800010d8:	0047a703          	lw	a4,4(a5)
800010dc:	fcc42783          	lw	a5,-52(s0)
800010e0:	40f707b3          	sub	a5,a4,a5
800010e4:	00800713          	li	a4,8
800010e8:	00171713          	slli	a4,a4,0x1
800010ec:	08f77663          	bleu	a5,a4,80001178 <pvPortMalloc+0x198>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:209
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
800010f0:	fec42703          	lw	a4,-20(s0)
800010f4:	fcc42783          	lw	a5,-52(s0)
800010f8:	00f707b3          	add	a5,a4,a5
800010fc:	fcf42e23          	sw	a5,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:213

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
80001100:	fec42783          	lw	a5,-20(s0)
80001104:	0047a703          	lw	a4,4(a5)
80001108:	fcc42783          	lw	a5,-52(s0)
8000110c:	40f70733          	sub	a4,a4,a5
80001110:	fdc42783          	lw	a5,-36(s0)
80001114:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:214
					pxBlock->xBlockSize = xWantedSize;
80001118:	fec42783          	lw	a5,-20(s0)
8000111c:	fcc42703          	lw	a4,-52(s0)
80001120:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
80001124:	fdc42783          	lw	a5,-36(s0)
80001128:	0047a783          	lw	a5,4(a5)
8000112c:	fcf42c23          	sw	a5,-40(s0)
80001130:	91418793          	addi	a5,gp,-1772 # 80003a64 <xStart>
80001134:	fef42023          	sw	a5,-32(s0)
80001138:	0100006f          	j	80001148 <pvPortMalloc+0x168>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 3)
8000113c:	fe042783          	lw	a5,-32(s0)
80001140:	0007a783          	lw	a5,0(a5)
80001144:	fef42023          	sw	a5,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 1)
80001148:	fe042783          	lw	a5,-32(s0)
8000114c:	0007a783          	lw	a5,0(a5)
80001150:	0047a783          	lw	a5,4(a5)
80001154:	fd842703          	lw	a4,-40(s0)
80001158:	fee7e2e3          	bltu	a5,a4,8000113c <pvPortMalloc+0x15c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 4)
8000115c:	fe042783          	lw	a5,-32(s0)
80001160:	0007a703          	lw	a4,0(a5)
80001164:	fdc42783          	lw	a5,-36(s0)
80001168:	00e7a023          	sw	a4,0(a5)
8000116c:	fe042783          	lw	a5,-32(s0)
80001170:	fdc42703          	lw	a4,-36(s0)
80001174:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:220
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
80001178:	800047b7          	lui	a5,0x80004
8000117c:	9507a703          	lw	a4,-1712(a5) # 80003950 <__stack_top+0xfffc68b0>
80001180:	fec42783          	lw	a5,-20(s0)
80001184:	0047a783          	lw	a5,4(a5)
80001188:	40f70733          	sub	a4,a4,a5
8000118c:	800047b7          	lui	a5,0x80004
80001190:	94e7a823          	sw	a4,-1712(a5) # 80003950 <__stack_top+0xfffc68b0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:226
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
80001194:	5a5000ef          	jal	ra,80001f38 <xTaskResumeAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:230

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
80001198:	fe442783          	lw	a5,-28(s0)
8000119c:	00079463          	bnez	a5,800011a4 <pvPortMalloc+0x1c4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:233
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
800011a0:	3f0020ef          	jal	ra,80003590 <vApplicationMallocFailedHook>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:238
		}
	}
	#endif

	return pvReturn;
800011a4:	fe442783          	lw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:239
}
800011a8:	00078513          	mv	a0,a5
800011ac:	03c12083          	lw	ra,60(sp)
800011b0:	03812403          	lw	s0,56(sp)
800011b4:	04010113          	addi	sp,sp,64
800011b8:	00008067          	ret

800011bc <vPortFree>:
vPortFree():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:243
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
800011bc:	fd010113          	addi	sp,sp,-48
800011c0:	02112623          	sw	ra,44(sp)
800011c4:	02812423          	sw	s0,40(sp)
800011c8:	03010413          	addi	s0,sp,48
800011cc:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:244
uint8_t *puc = ( uint8_t * ) pv;
800011d0:	fdc42783          	lw	a5,-36(s0)
800011d4:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:247
BlockLink_t *pxLink;

	if( pv != NULL )
800011d8:	fdc42783          	lw	a5,-36(s0)
800011dc:	08078c63          	beqz	a5,80001274 <vPortFree+0xb8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:251
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
800011e0:	00800793          	li	a5,8
800011e4:	40f007b3          	neg	a5,a5
800011e8:	fe842703          	lw	a4,-24(s0)
800011ec:	00f707b3          	add	a5,a4,a5
800011f0:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:255

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
800011f4:	fe842783          	lw	a5,-24(s0)
800011f8:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:257

		vTaskSuspendAll();
800011fc:	515000ef          	jal	ra,80001f10 <vTaskSuspendAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
80001200:	fe442783          	lw	a5,-28(s0)
80001204:	0047a783          	lw	a5,4(a5)
80001208:	fef42023          	sw	a5,-32(s0)
8000120c:	91418793          	addi	a5,gp,-1772 # 80003a64 <xStart>
80001210:	fef42623          	sw	a5,-20(s0)
80001214:	0100006f          	j	80001224 <vPortFree+0x68>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 3)
80001218:	fec42783          	lw	a5,-20(s0)
8000121c:	0007a783          	lw	a5,0(a5)
80001220:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 1)
80001224:	fec42783          	lw	a5,-20(s0)
80001228:	0007a783          	lw	a5,0(a5)
8000122c:	0047a783          	lw	a5,4(a5)
80001230:	fe042703          	lw	a4,-32(s0)
80001234:	fee7e2e3          	bltu	a5,a4,80001218 <vPortFree+0x5c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 4)
80001238:	fec42783          	lw	a5,-20(s0)
8000123c:	0007a703          	lw	a4,0(a5)
80001240:	fe442783          	lw	a5,-28(s0)
80001244:	00e7a023          	sw	a4,0(a5)
80001248:	fec42783          	lw	a5,-20(s0)
8000124c:	fe442703          	lw	a4,-28(s0)
80001250:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:261 (discriminator 4)
			xFreeBytesRemaining += pxLink->xBlockSize;
80001254:	fe442783          	lw	a5,-28(s0)
80001258:	0047a703          	lw	a4,4(a5)
8000125c:	800047b7          	lui	a5,0x80004
80001260:	9507a783          	lw	a5,-1712(a5) # 80003950 <__stack_top+0xfffc68b0>
80001264:	00f70733          	add	a4,a4,a5
80001268:	800047b7          	lui	a5,0x80004
8000126c:	94e7a823          	sw	a4,-1712(a5) # 80003950 <__stack_top+0xfffc68b0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:264 (discriminator 4)
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
80001270:	4c9000ef          	jal	ra,80001f38 <xTaskResumeAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:266
	}
}
80001274:	00000013          	nop
80001278:	02c12083          	lw	ra,44(sp)
8000127c:	02812403          	lw	s0,40(sp)
80001280:	03010113          	addi	sp,sp,48
80001284:	00008067          	ret

80001288 <prvHeapInit>:
prvHeapInit():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:282
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
80001288:	fe010113          	addi	sp,sp,-32
8000128c:	00812e23          	sw	s0,28(sp)
80001290:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:287
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
80001294:	800047b7          	lui	a5,0x80004
80001298:	ac478793          	addi	a5,a5,-1340 # 80003ac4 <__stack_top+0xfffc6a24>
8000129c:	ffc7f793          	andi	a5,a5,-4
800012a0:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:291

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
800012a4:	fec42703          	lw	a4,-20(s0)
800012a8:	90e1aa23          	sw	a4,-1772(gp) # 80003a64 <xStart>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:292
	xStart.xBlockSize = ( size_t ) 0;
800012ac:	91418793          	addi	a5,gp,-1772 # 80003a64 <xStart>
800012b0:	0007a223          	sw	zero,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:295

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
800012b4:	91c18793          	addi	a5,gp,-1764 # 80003a6c <xEnd>
800012b8:	00019737          	lui	a4,0x19
800012bc:	ffc70713          	addi	a4,a4,-4 # 18ffc <HEAP_SIZE+0x8ffc>
800012c0:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:296
	xEnd.pxNextFreeBlock = NULL;
800012c4:	9001ae23          	sw	zero,-1764(gp) # 80003a6c <xEnd>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:300

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
800012c8:	fec42783          	lw	a5,-20(s0)
800012cc:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:301
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
800012d0:	fe842783          	lw	a5,-24(s0)
800012d4:	00019737          	lui	a4,0x19
800012d8:	ffc70713          	addi	a4,a4,-4 # 18ffc <HEAP_SIZE+0x8ffc>
800012dc:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:302
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
800012e0:	fe842783          	lw	a5,-24(s0)
800012e4:	91c18713          	addi	a4,gp,-1764 # 80003a6c <xEnd>
800012e8:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:303
}
800012ec:	00000013          	nop
800012f0:	01c12403          	lw	s0,28(sp)
800012f4:	02010113          	addi	sp,sp,32
800012f8:	00008067          	ret

800012fc <raise_soft_interrupt>:
raise_soft_interrupt():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:227
/*==============================================================================
 * The function raise_soft_interrupt() raises a synchronous software interrupt by
 * writing into the MSIP register.
 */
static inline void raise_soft_interrupt()
{
800012fc:	fe010113          	addi	sp,sp,-32
80001300:	00812e23          	sw	s0,28(sp)
80001304:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:228
    unsigned long hart_id = read_csr(mhartid);
80001308:	f14027f3          	csrr	a5,mhartid
8000130c:	fef42623          	sw	a5,-20(s0)
80001310:	fec42783          	lw	a5,-20(s0)
80001314:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:231

    /*You need to make sure that the global interrupt is enabled*/
    set_csr(mie, MIP_MSIP);       /*Enable software interrupt bit */
80001318:	304467f3          	csrrsi	a5,mie,8
8000131c:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:232
    PRCI->MSIP[hart_id] = 0x01;   /*raise soft interrupt for hart0*/
80001320:	44000737          	lui	a4,0x44000
80001324:	fe842783          	lw	a5,-24(s0)
80001328:	00279793          	slli	a5,a5,0x2
8000132c:	00f707b3          	add	a5,a4,a5
80001330:	00100713          	li	a4,1
80001334:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:233
}
80001338:	00000013          	nop
8000133c:	01c12403          	lw	s0,28(sp)
80001340:	02010113          	addi	sp,sp,32
80001344:	00008067          	ret

80001348 <vPortEnterCritical>:
vPortEnterCritical():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:132
 * Used to catch tasks that attempt to return from their implementing function.
 */
static void prvTaskExitError( void );

void vPortEnterCritical( void )
{
80001348:	ff010113          	addi	sp,sp,-16
8000134c:	00812623          	sw	s0,12(sp)
80001350:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:133
	portDISABLE_INTERRUPTS();
80001354:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:134
	uxCriticalNesting++;
80001358:	800047b7          	lui	a5,0x80004
8000135c:	9547a783          	lw	a5,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
80001360:	00178713          	addi	a4,a5,1
80001364:	800047b7          	lui	a5,0x80004
80001368:	94e7aa23          	sw	a4,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:135
}
8000136c:	00000013          	nop
80001370:	00c12403          	lw	s0,12(sp)
80001374:	01010113          	addi	sp,sp,16
80001378:	00008067          	ret

8000137c <vPortExitCritical>:
vPortExitCritical():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:139
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
8000137c:	ff010113          	addi	sp,sp,-16
80001380:	00812623          	sw	s0,12(sp)
80001384:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:140
	uxCriticalNesting--;
80001388:	800047b7          	lui	a5,0x80004
8000138c:	9547a783          	lw	a5,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
80001390:	fff78713          	addi	a4,a5,-1
80001394:	800047b7          	lui	a5,0x80004
80001398:	94e7aa23          	sw	a4,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:141
	if( uxCriticalNesting == 0 )
8000139c:	800047b7          	lui	a5,0x80004
800013a0:	9547a783          	lw	a5,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
800013a4:	00079463          	bnez	a5,800013ac <vPortExitCritical+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:143
	{
		portENABLE_INTERRUPTS();
800013a8:	30046073          	csrsi	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:145
	}
}
800013ac:	00000013          	nop
800013b0:	00c12403          	lw	s0,12(sp)
800013b4:	01010113          	addi	sp,sp,16
800013b8:	00008067          	ret

800013bc <prvSetNextTimerInterrupt>:
prvSetNextTimerInterrupt():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:151
/*-----------------------------------------------------------*/

/* Sets the next timer interrupt
 * Reads previous timer compare register, and adds tickrate */
static void prvSetNextTimerInterrupt(void)
{
800013bc:	fe010113          	addi	sp,sp,-32
800013c0:	00812e23          	sw	s0,28(sp)
800013c4:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:154
	uint64_t time;

	time = mtime->val_low;
800013c8:	80004637          	lui	a2,0x80004
800013cc:	95862603          	lw	a2,-1704(a2) # 80003958 <__stack_top+0xfffc68b8>
800013d0:	00062603          	lw	a2,0(a2)
800013d4:	fec42423          	sw	a2,-24(s0)
800013d8:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:155
	time |= ((uint64_t)mtime->val_high << 32);
800013dc:	80004637          	lui	a2,0x80004
800013e0:	95862603          	lw	a2,-1704(a2) # 80003958 <__stack_top+0xfffc68b8>
800013e4:	00462603          	lw	a2,4(a2)
800013e8:	00060693          	mv	a3,a2
800013ec:	00000713          	li	a4,0
800013f0:	00069813          	slli	a6,a3,0x0
800013f4:	00000793          	li	a5,0
800013f8:	fe842703          	lw	a4,-24(s0)
800013fc:	00f76733          	or	a4,a4,a5
80001400:	fee42423          	sw	a4,-24(s0)
80001404:	fec42703          	lw	a4,-20(s0)
80001408:	010767b3          	or	a5,a4,a6
8000140c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:157

	time += (configCPU_CLOCK_HZ / configTICK_RATE_HZ);
80001410:	fe842683          	lw	a3,-24(s0)
80001414:	fec42703          	lw	a4,-20(s0)
80001418:	000145b7          	lui	a1,0x14
8000141c:	43858593          	addi	a1,a1,1080 # 14438 <HEAP_SIZE+0x4438>
80001420:	00000613          	li	a2,0
80001424:	00b687b3          	add	a5,a3,a1
80001428:	00078513          	mv	a0,a5
8000142c:	00d53533          	sltu	a0,a0,a3
80001430:	00c70833          	add	a6,a4,a2
80001434:	01050733          	add	a4,a0,a6
80001438:	00070813          	mv	a6,a4
8000143c:	fef42423          	sw	a5,-24(s0)
80001440:	ff042623          	sw	a6,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:159

	mtimecmp->val_low = (uint32_t)(time & 0xFFFFFFFF);
80001444:	800047b7          	lui	a5,0x80004
80001448:	95c7a783          	lw	a5,-1700(a5) # 8000395c <__stack_top+0xfffc68bc>
8000144c:	fe842703          	lw	a4,-24(s0)
80001450:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:160
	mtimecmp->val_high = (uint32_t)((time >> 32) & 0xFFFFFFFF);
80001454:	fec42783          	lw	a5,-20(s0)
80001458:	0007d313          	srli	t1,a5,0x0
8000145c:	00000393          	li	t2,0
80001460:	800047b7          	lui	a5,0x80004
80001464:	95c7a783          	lw	a5,-1700(a5) # 8000395c <__stack_top+0xfffc68bc>
80001468:	00030713          	mv	a4,t1
8000146c:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:163

	/* Enable timer interrupt */
	__asm volatile("csrs mie,%0"::"r"(0x80));
80001470:	08000793          	li	a5,128
80001474:	3047a073          	csrs	mie,a5
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:164
}
80001478:	00000013          	nop
8000147c:	01c12403          	lw	s0,28(sp)
80001480:	02010113          	addi	sp,sp,32
80001484:	00008067          	ret

80001488 <vPortSetupTimer>:
vPortSetupTimer():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:169
/*-----------------------------------------------------------*/

/* Sets and enable the timer interrupt */
void vPortSetupTimer(void)
{
80001488:	fe010113          	addi	sp,sp,-32
8000148c:	00812e23          	sw	s0,28(sp)
80001490:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:172
	uint64_t time;

	time = mtime->val_low;
80001494:	80004637          	lui	a2,0x80004
80001498:	95862603          	lw	a2,-1704(a2) # 80003958 <__stack_top+0xfffc68b8>
8000149c:	00062603          	lw	a2,0(a2)
800014a0:	fec42423          	sw	a2,-24(s0)
800014a4:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:173
	time |= ((uint64_t)mtime->val_high << 32);
800014a8:	80004637          	lui	a2,0x80004
800014ac:	95862603          	lw	a2,-1704(a2) # 80003958 <__stack_top+0xfffc68b8>
800014b0:	00462603          	lw	a2,4(a2)
800014b4:	00060693          	mv	a3,a2
800014b8:	00000713          	li	a4,0
800014bc:	00069813          	slli	a6,a3,0x0
800014c0:	00000793          	li	a5,0
800014c4:	fe842703          	lw	a4,-24(s0)
800014c8:	00f76733          	or	a4,a4,a5
800014cc:	fee42423          	sw	a4,-24(s0)
800014d0:	fec42703          	lw	a4,-20(s0)
800014d4:	010767b3          	or	a5,a4,a6
800014d8:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:175

	time += (configCPU_CLOCK_HZ / configTICK_RATE_HZ);
800014dc:	fe842683          	lw	a3,-24(s0)
800014e0:	fec42703          	lw	a4,-20(s0)
800014e4:	000145b7          	lui	a1,0x14
800014e8:	43858593          	addi	a1,a1,1080 # 14438 <HEAP_SIZE+0x4438>
800014ec:	00000613          	li	a2,0
800014f0:	00b687b3          	add	a5,a3,a1
800014f4:	00078513          	mv	a0,a5
800014f8:	00d53533          	sltu	a0,a0,a3
800014fc:	00c70833          	add	a6,a4,a2
80001500:	01050733          	add	a4,a0,a6
80001504:	00070813          	mv	a6,a4
80001508:	fef42423          	sw	a5,-24(s0)
8000150c:	ff042623          	sw	a6,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:177

	mtimecmp->val_low = (uint32_t)(time & 0xFFFFFFFF);
80001510:	800047b7          	lui	a5,0x80004
80001514:	95c7a783          	lw	a5,-1700(a5) # 8000395c <__stack_top+0xfffc68bc>
80001518:	fe842703          	lw	a4,-24(s0)
8000151c:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:178
	mtimecmp->val_high = (uint32_t)((time >> 32) & 0xFFFFFFFF);
80001520:	fec42783          	lw	a5,-20(s0)
80001524:	0007d313          	srli	t1,a5,0x0
80001528:	00000393          	li	t2,0
8000152c:	800047b7          	lui	a5,0x80004
80001530:	95c7a783          	lw	a5,-1700(a5) # 8000395c <__stack_top+0xfffc68bc>
80001534:	00030713          	mv	a4,t1
80001538:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:182


	/* Enable timer interrupt */
	__asm volatile("csrs mie,%0"::"r"(0x80));
8000153c:	08000793          	li	a5,128
80001540:	3047a073          	csrs	mie,a5
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:183
}
80001544:	00000013          	nop
80001548:	01c12403          	lw	s0,28(sp)
8000154c:	02010113          	addi	sp,sp,32
80001550:	00008067          	ret

80001554 <prvTaskExitError>:
prvTaskExitError():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:187
/*-----------------------------------------------------------*/

void prvTaskExitError( void )
{
80001554:	ff010113          	addi	sp,sp,-16
80001558:	00812623          	sw	s0,12(sp)
8000155c:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:194
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
80001560:	800047b7          	lui	a5,0x80004
80001564:	9547a703          	lw	a4,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
80001568:	fff00793          	li	a5,-1
8000156c:	00f70663          	beq	a4,a5,80001578 <prvTaskExitError+0x24>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:194 (discriminator 1)
80001570:	30047073          	csrci	mstatus,8
80001574:	0000006f          	j	80001574 <prvTaskExitError+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:195
	portDISABLE_INTERRUPTS();
80001578:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:196 (discriminator 2)
	for( ;; );
8000157c:	0000006f          	j	8000157c <prvTaskExitError+0x28>

80001580 <pxPortInitialiseStack>:
pxPortInitialiseStack():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:220

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
80001580:	fe010113          	addi	sp,sp,-32
80001584:	00812e23          	sw	s0,28(sp)
80001588:	02010413          	addi	s0,sp,32
8000158c:	fea42623          	sw	a0,-20(s0)
80001590:	feb42423          	sw	a1,-24(s0)
80001594:	fec42223          	sw	a2,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:224
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	register int *tp asm("x3");
	pxTopOfStack--;
80001598:	fec42783          	lw	a5,-20(s0)
8000159c:	ffc78793          	addi	a5,a5,-4
800015a0:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:225
	*pxTopOfStack = (portSTACK_TYPE)pxCode;			/* Start address */
800015a4:	fe842703          	lw	a4,-24(s0)
800015a8:	fec42783          	lw	a5,-20(s0)
800015ac:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:226
	pxTopOfStack -= 22;
800015b0:	fec42783          	lw	a5,-20(s0)
800015b4:	fa878793          	addi	a5,a5,-88
800015b8:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:227
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;	/* Register a0 */
800015bc:	fe442703          	lw	a4,-28(s0)
800015c0:	fec42783          	lw	a5,-20(s0)
800015c4:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:228
	pxTopOfStack -= 6;
800015c8:	fec42783          	lw	a5,-20(s0)
800015cc:	fe878793          	addi	a5,a5,-24
800015d0:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:229
	*pxTopOfStack = (portSTACK_TYPE)tp; /* Register thread pointer */
800015d4:	00018793          	mv	a5,gp
800015d8:	00078713          	mv	a4,a5
800015dc:	fec42783          	lw	a5,-20(s0)
800015e0:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:230
	pxTopOfStack -= 3;
800015e4:	fec42783          	lw	a5,-20(s0)
800015e8:	ff478793          	addi	a5,a5,-12
800015ec:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:231
	*pxTopOfStack = (portSTACK_TYPE)prvTaskExitError; /* Register ra */
800015f0:	800017b7          	lui	a5,0x80001
800015f4:	55478713          	addi	a4,a5,1364 # 80001554 <__stack_top+0xfffc44b4>
800015f8:	fec42783          	lw	a5,-20(s0)
800015fc:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:233

	return pxTopOfStack;
80001600:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:234
}
80001604:	00078513          	mv	a0,a5
80001608:	01c12403          	lw	s0,28(sp)
8000160c:	02010113          	addi	sp,sp,32
80001610:	00008067          	ret

80001614 <SysTick_Handler>:
SysTick_Handler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:238
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void )
{
80001614:	ff010113          	addi	sp,sp,-16
80001618:	00112623          	sw	ra,12(sp)
8000161c:	00812423          	sw	s0,8(sp)
80001620:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:241
	/*Save Context*/
	{
		__asm volatile("lw	t0, pxCurrentTCB");
80001624:	92c1a283          	lw	t0,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:242
		__asm volatile("sw	a2, 0x0(t0)");
80001628:	00c2a023          	sw	a2,0(t0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:246
	}

	/* Increment the RTOS tick. */
	prvSetNextTimerInterrupt();
8000162c:	d91ff0ef          	jal	ra,800013bc <prvSetNextTimerInterrupt>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:249

	/*Switch task */
	if( xTaskIncrementTick() != pdFALSE )
80001630:	269000ef          	jal	ra,80002098 <xTaskIncrementTick>
80001634:	00050793          	mv	a5,a0
80001638:	00078463          	beqz	a5,80001640 <SysTick_Handler+0x2c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:251
	{
		vTaskSwitchContext();
8000163c:	449000ef          	jal	ra,80002284 <vTaskSwitchContext>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:256
	}

	/*Restore Context*/
	{
		__asm volatile("lw	sp, pxCurrentTCB");
80001640:	92c1a103          	lw	sp,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:257
		__asm volatile("lw	sp, 0x0(sp)");
80001644:	00012103          	lw	sp,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:259

		__asm volatile("lw	t0, 31 * 4(sp)");
80001648:	07c12283          	lw	t0,124(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:260
		__asm volatile("csrw	mepc, t0");
8000164c:	34129073          	csrw	mepc,t0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:262

		__asm volatile("lw	x1, 0x0(sp)");
80001650:	00012083          	lw	ra,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:263
		__asm volatile("lw   x4, 3 * 4(sp)");
80001654:	00c12203          	lw	tp,12(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:264
		__asm volatile("lw   x5, 4 * 4(sp)");
80001658:	01012283          	lw	t0,16(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:265
		__asm volatile("lw   x6, 5 * 4(sp)");
8000165c:	01412303          	lw	t1,20(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:266
		__asm volatile("lw   x7, 6 * 4(sp)");
80001660:	01812383          	lw	t2,24(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:267
		__asm volatile("lw   x8, 7 * 4(sp)");
80001664:	01c12403          	lw	s0,28(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:268
		__asm volatile("lw   x9, 8 * 4(sp)");
80001668:	02012483          	lw	s1,32(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:269
		__asm volatile("lw   x10, 9 * 4(sp)");
8000166c:	02412503          	lw	a0,36(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:270
		__asm volatile("lw   x11, 10 * 4(sp)");
80001670:	02812583          	lw	a1,40(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:271
		__asm volatile("lw   x12, 11 * 4(sp)");
80001674:	02c12603          	lw	a2,44(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:272
		__asm volatile("lw   x13, 12 * 4(sp)");
80001678:	03012683          	lw	a3,48(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:273
		__asm volatile("lw   x14, 13 * 4(sp)");
8000167c:	03412703          	lw	a4,52(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:274
		__asm volatile("lw   x15, 14 * 4(sp)");
80001680:	03812783          	lw	a5,56(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:275
		__asm volatile("lw   x16, 15 * 4(sp)");
80001684:	03c12803          	lw	a6,60(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:276
		__asm volatile("lw   x17, 16 * 4(sp)");
80001688:	04012883          	lw	a7,64(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:277
		__asm volatile("lw   x18, 17 * 4(sp)");
8000168c:	04412903          	lw	s2,68(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:278
		__asm volatile("lw   x19, 18 * 4(sp)");
80001690:	04812983          	lw	s3,72(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:279
		__asm volatile("lw   x20, 19 * 4(sp)");
80001694:	04c12a03          	lw	s4,76(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:280
		__asm volatile("lw   x21, 20 * 4(sp)");
80001698:	05012a83          	lw	s5,80(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:281
		__asm volatile("lw   x22, 21 * 4(sp)");
8000169c:	05412b03          	lw	s6,84(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:282
		__asm volatile("lw   x23, 22 * 4(sp)");
800016a0:	05812b83          	lw	s7,88(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:283
		__asm volatile("lw   x24, 23 * 4(sp)");
800016a4:	05c12c03          	lw	s8,92(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:284
		__asm volatile("lw   x25, 24 * 4(sp)");
800016a8:	06012c83          	lw	s9,96(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:285
		__asm volatile("lw   x26, 25 * 4(sp)");
800016ac:	06412d03          	lw	s10,100(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:286
		__asm volatile("lw   x27, 26 * 4(sp)");
800016b0:	06812d83          	lw	s11,104(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:287
		__asm volatile("lw   x28, 27 * 4(sp)");
800016b4:	06c12e03          	lw	t3,108(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:288
		__asm volatile("lw   x29, 28 * 4(sp)");
800016b8:	07012e83          	lw	t4,112(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:289
		__asm volatile("lw   x30, 29 * 4(sp)");
800016bc:	07412f03          	lw	t5,116(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:290
		__asm volatile("lw   x31, 30 * 4(sp)");
800016c0:	07812f83          	lw	t6,120(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:292

		__asm volatile("addi	sp, sp, 4 * 32");
800016c4:	08010113          	addi	sp,sp,128
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:294

		__asm volatile("mret");
800016c8:	30200073          	mret
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:296
	}
}
800016cc:	00000013          	nop
800016d0:	00c12083          	lw	ra,12(sp)
800016d4:	00812403          	lw	s0,8(sp)
800016d8:	01010113          	addi	sp,sp,16
800016dc:	00008067          	ret

800016e0 <xPortStartScheduler>:
xPortStartScheduler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:299
uint32_t g_startscheduler = 0;
BaseType_t xPortStartScheduler( void )
{
800016e0:	ff010113          	addi	sp,sp,-16
800016e4:	00112623          	sw	ra,12(sp)
800016e8:	00812423          	sw	s0,8(sp)
800016ec:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:300
	vPortSetupTimer();
800016f0:	d99ff0ef          	jal	ra,80001488 <vPortSetupTimer>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:301
	uxCriticalNesting = 0;
800016f4:	800047b7          	lui	a5,0x80004
800016f8:	9407aa23          	sw	zero,-1708(a5) # 80003954 <__stack_top+0xfffc68b4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:302
	g_startscheduler = 1;
800016fc:	00100713          	li	a4,1
80001700:	92e1a423          	sw	a4,-1752(gp) # 80003a78 <g_startscheduler>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:303
	__enable_irq();
80001704:	c7dfe0ef          	jal	ra,80000380 <__enable_irq>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:305

	raise_soft_interrupt();
80001708:	bf5ff0ef          	jal	ra,800012fc <raise_soft_interrupt>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:308

	/*Should not get here*/
	return pdFALSE;
8000170c:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:309
}
80001710:	00078513          	mv	a0,a5
80001714:	00c12083          	lw	ra,12(sp)
80001718:	00812403          	lw	s0,8(sp)
8000171c:	01010113          	addi	sp,sp,16
80001720:	00008067          	ret

80001724 <Software_IRQHandler>:
Software_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:312

void Software_IRQHandler(void)
{
80001724:	ff010113          	addi	sp,sp,-16
80001728:	00112623          	sw	ra,12(sp)
8000172c:	00812423          	sw	s0,8(sp)
80001730:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:313
	if(1 == g_startscheduler)
80001734:	9281a703          	lw	a4,-1752(gp) # 80003a78 <g_startscheduler>
80001738:	00100793          	li	a5,1
8000173c:	00f71863          	bne	a4,a5,8000174c <Software_IRQHandler+0x28>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:315
	{
		g_startscheduler = 2; //skip the save n switch context first time when scheduler is starting.
80001740:	00200713          	li	a4,2
80001744:	92e1a423          	sw	a4,-1752(gp) # 80003a78 <g_startscheduler>
80001748:	0100006f          	j	80001758 <Software_IRQHandler+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:321
	}
	else
	{
		/*Save Context*/
		{
			__asm volatile("lw	t0, pxCurrentTCB");
8000174c:	92c1a283          	lw	t0,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:322
			__asm volatile("sw	a2, 0x0(t0)");
80001750:	00c2a023          	sw	a2,0(t0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:325
		}

		vTaskSwitchContext();
80001754:	331000ef          	jal	ra,80002284 <vTaskSwitchContext>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:329
	}

	// Moved by Imperas (was previously causing corruption of a5)
	PRCI->MSIP[0] = 0x00;
80001758:	440007b7          	lui	a5,0x44000
8000175c:	0007a023          	sw	zero,0(a5) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:333

	/*Restore Context*/
	{
		__asm volatile("lw	sp, pxCurrentTCB");
80001760:	92c1a103          	lw	sp,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:334
		__asm volatile("lw	sp, 0x0(sp)");
80001764:	00012103          	lw	sp,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:336

		__asm volatile("lw	t0, 31 * 4(sp)");
80001768:	07c12283          	lw	t0,124(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:337
		__asm volatile("csrw	mepc, t0");
8000176c:	34129073          	csrw	mepc,t0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:339

		__asm volatile("lw	x1, 0x0(sp)");
80001770:	00012083          	lw	ra,0(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:340
		__asm volatile("lw   x4, 3 * 4(sp)");
80001774:	00c12203          	lw	tp,12(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:341
		__asm volatile("lw   x5, 4 * 4(sp)");
80001778:	01012283          	lw	t0,16(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:342
		__asm volatile("lw   x6, 5 * 4(sp)");
8000177c:	01412303          	lw	t1,20(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:343
		__asm volatile("lw   x7, 6 * 4(sp)");
80001780:	01812383          	lw	t2,24(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:344
		__asm volatile("lw   x8, 7 * 4(sp)");
80001784:	01c12403          	lw	s0,28(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:345
		__asm volatile("lw   x9, 8 * 4(sp)");
80001788:	02012483          	lw	s1,32(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:346
		__asm volatile("lw   x10, 9 * 4(sp)");
8000178c:	02412503          	lw	a0,36(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:347
		__asm volatile("lw   x11, 10 * 4(sp)");
80001790:	02812583          	lw	a1,40(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:348
		__asm volatile("lw   x12, 11 * 4(sp)");
80001794:	02c12603          	lw	a2,44(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:349
		__asm volatile("lw   x13, 12 * 4(sp)");
80001798:	03012683          	lw	a3,48(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:350
		__asm volatile("lw   x14, 13 * 4(sp)");
8000179c:	03412703          	lw	a4,52(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:351
		__asm volatile("lw   x15, 14 * 4(sp)");
800017a0:	03812783          	lw	a5,56(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:352
		__asm volatile("lw   x16, 15 * 4(sp)");
800017a4:	03c12803          	lw	a6,60(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:353
		__asm volatile("lw   x17, 16 * 4(sp)");
800017a8:	04012883          	lw	a7,64(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:354
		__asm volatile("lw   x18, 17 * 4(sp)");
800017ac:	04412903          	lw	s2,68(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:355
		__asm volatile("lw   x19, 18 * 4(sp)");
800017b0:	04812983          	lw	s3,72(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:356
		__asm volatile("lw   x20, 19 * 4(sp)");
800017b4:	04c12a03          	lw	s4,76(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:357
		__asm volatile("lw   x21, 20 * 4(sp)");
800017b8:	05012a83          	lw	s5,80(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:358
		__asm volatile("lw   x22, 21 * 4(sp)");
800017bc:	05412b03          	lw	s6,84(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:359
		__asm volatile("lw   x23, 22 * 4(sp)");
800017c0:	05812b83          	lw	s7,88(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:360
		__asm volatile("lw   x24, 23 * 4(sp)");
800017c4:	05c12c03          	lw	s8,92(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:361
		__asm volatile("lw   x25, 24 * 4(sp)");
800017c8:	06012c83          	lw	s9,96(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:362
		__asm volatile("lw   x26, 25 * 4(sp)");
800017cc:	06412d03          	lw	s10,100(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:363
		__asm volatile("lw   x27, 26 * 4(sp)");
800017d0:	06812d83          	lw	s11,104(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:364
		__asm volatile("lw   x28, 27 * 4(sp)");
800017d4:	06c12e03          	lw	t3,108(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:365
		__asm volatile("lw   x29, 28 * 4(sp)");
800017d8:	07012e83          	lw	t4,112(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:366
		__asm volatile("lw   x30, 29 * 4(sp)");
800017dc:	07412f03          	lw	t5,116(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:367
		__asm volatile("lw   x31, 30 * 4(sp)");
800017e0:	07812f83          	lw	t6,120(sp)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:369

		__asm volatile("addi	sp, sp, 4 * 32");
800017e4:	08010113          	addi	sp,sp,128
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:374

	    // Moved by Imperas (causing corruption of a5 at this position)
		//PRCI->MSIP[0] = 0x00;

		__asm volatile("mret");
800017e8:	30200073          	mret
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:376
	}
}
800017ec:	00000013          	nop
800017f0:	00c12083          	lw	ra,12(sp)
800017f4:	00812403          	lw	s0,8(sp)
800017f8:	01010113          	addi	sp,sp,16
800017fc:	00008067          	ret

80001800 <vPortYield>:
vPortYield():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:379

void vPortYield( void )
{
80001800:	ff010113          	addi	sp,sp,-16
80001804:	00112623          	sw	ra,12(sp)
80001808:	00812423          	sw	s0,8(sp)
8000180c:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:380
	raise_soft_interrupt();
80001810:	aedff0ef          	jal	ra,800012fc <raise_soft_interrupt>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:381
}
80001814:	00000013          	nop
80001818:	00c12083          	lw	ra,12(sp)
8000181c:	00812403          	lw	s0,8(sp)
80001820:	01010113          	addi	sp,sp,16
80001824:	00008067          	ret

80001828 <vListInitialise>:
vListInitialise():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:80
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
80001828:	fe010113          	addi	sp,sp,-32
8000182c:	00812e23          	sw	s0,28(sp)
80001830:	02010413          	addi	s0,sp,32
80001834:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:84
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001838:	fec42783          	lw	a5,-20(s0)
8000183c:	00878713          	addi	a4,a5,8
80001840:	fec42783          	lw	a5,-20(s0)
80001844:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:88

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
80001848:	fec42783          	lw	a5,-20(s0)
8000184c:	fff00713          	li	a4,-1
80001850:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:92

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001854:	fec42783          	lw	a5,-20(s0)
80001858:	00878713          	addi	a4,a5,8
8000185c:	fec42783          	lw	a5,-20(s0)
80001860:	00e7a623          	sw	a4,12(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:93
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001864:	fec42783          	lw	a5,-20(s0)
80001868:	00878713          	addi	a4,a5,8
8000186c:	fec42783          	lw	a5,-20(s0)
80001870:	00e7a823          	sw	a4,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:95

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
80001874:	fec42783          	lw	a5,-20(s0)
80001878:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:101

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
8000187c:	00000013          	nop
80001880:	01c12403          	lw	s0,28(sp)
80001884:	02010113          	addi	sp,sp,32
80001888:	00008067          	ret

8000188c <vListInitialiseItem>:
vListInitialiseItem():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:105
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
8000188c:	fe010113          	addi	sp,sp,-32
80001890:	00812e23          	sw	s0,28(sp)
80001894:	02010413          	addi	s0,sp,32
80001898:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:107
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
8000189c:	fec42783          	lw	a5,-20(s0)
800018a0:	0007a823          	sw	zero,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:113

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
800018a4:	00000013          	nop
800018a8:	01c12403          	lw	s0,28(sp)
800018ac:	02010113          	addi	sp,sp,32
800018b0:	00008067          	ret

800018b4 <vListInsertEnd>:
vListInsertEnd():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:117
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
800018b4:	fd010113          	addi	sp,sp,-48
800018b8:	02812623          	sw	s0,44(sp)
800018bc:	03010413          	addi	s0,sp,48
800018c0:	fca42e23          	sw	a0,-36(s0)
800018c4:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:118
ListItem_t * const pxIndex = pxList->pxIndex;
800018c8:	fdc42783          	lw	a5,-36(s0)
800018cc:	0047a783          	lw	a5,4(a5)
800018d0:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:129
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
800018d4:	fd842783          	lw	a5,-40(s0)
800018d8:	fec42703          	lw	a4,-20(s0)
800018dc:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:130
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
800018e0:	fec42783          	lw	a5,-20(s0)
800018e4:	0087a703          	lw	a4,8(a5)
800018e8:	fd842783          	lw	a5,-40(s0)
800018ec:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:135

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
800018f0:	fec42783          	lw	a5,-20(s0)
800018f4:	0087a783          	lw	a5,8(a5)
800018f8:	fd842703          	lw	a4,-40(s0)
800018fc:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:136
	pxIndex->pxPrevious = pxNewListItem;
80001900:	fec42783          	lw	a5,-20(s0)
80001904:	fd842703          	lw	a4,-40(s0)
80001908:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:139

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
8000190c:	fd842783          	lw	a5,-40(s0)
80001910:	fdc42703          	lw	a4,-36(s0)
80001914:	00e7a823          	sw	a4,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:141

	( pxList->uxNumberOfItems )++;
80001918:	fdc42783          	lw	a5,-36(s0)
8000191c:	0007a783          	lw	a5,0(a5)
80001920:	00178713          	addi	a4,a5,1
80001924:	fdc42783          	lw	a5,-36(s0)
80001928:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:142
}
8000192c:	00000013          	nop
80001930:	02c12403          	lw	s0,44(sp)
80001934:	03010113          	addi	sp,sp,48
80001938:	00008067          	ret

8000193c <vListInsert>:
vListInsert():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:146
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
8000193c:	fd010113          	addi	sp,sp,-48
80001940:	02812623          	sw	s0,44(sp)
80001944:	03010413          	addi	s0,sp,48
80001948:	fca42e23          	sw	a0,-36(s0)
8000194c:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:148
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
80001950:	fd842783          	lw	a5,-40(s0)
80001954:	0007a783          	lw	a5,0(a5)
80001958:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:164
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
8000195c:	fe842703          	lw	a4,-24(s0)
80001960:	fff00793          	li	a5,-1
80001964:	00f71a63          	bne	a4,a5,80001978 <vListInsert+0x3c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:166
	{
		pxIterator = pxList->xListEnd.pxPrevious;
80001968:	fdc42783          	lw	a5,-36(s0)
8000196c:	0107a783          	lw	a5,16(a5)
80001970:	fef42623          	sw	a5,-20(s0)
80001974:	0340006f          	j	800019a8 <vListInsert+0x6c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001978:	fdc42783          	lw	a5,-36(s0)
8000197c:	00878793          	addi	a5,a5,8
80001980:	fef42623          	sw	a5,-20(s0)
80001984:	0100006f          	j	80001994 <vListInsert+0x58>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192 (discriminator 3)
80001988:	fec42783          	lw	a5,-20(s0)
8000198c:	0047a783          	lw	a5,4(a5)
80001990:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192 (discriminator 1)
80001994:	fec42783          	lw	a5,-20(s0)
80001998:	0047a783          	lw	a5,4(a5)
8000199c:	0007a783          	lw	a5,0(a5)
800019a0:	fe842703          	lw	a4,-24(s0)
800019a4:	fef772e3          	bleu	a5,a4,80001988 <vListInsert+0x4c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:199
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
800019a8:	fec42783          	lw	a5,-20(s0)
800019ac:	0047a703          	lw	a4,4(a5)
800019b0:	fd842783          	lw	a5,-40(s0)
800019b4:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:200
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
800019b8:	fd842783          	lw	a5,-40(s0)
800019bc:	0047a783          	lw	a5,4(a5)
800019c0:	fd842703          	lw	a4,-40(s0)
800019c4:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:201
	pxNewListItem->pxPrevious = pxIterator;
800019c8:	fd842783          	lw	a5,-40(s0)
800019cc:	fec42703          	lw	a4,-20(s0)
800019d0:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:202
	pxIterator->pxNext = pxNewListItem;
800019d4:	fec42783          	lw	a5,-20(s0)
800019d8:	fd842703          	lw	a4,-40(s0)
800019dc:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:206

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800019e0:	fd842783          	lw	a5,-40(s0)
800019e4:	fdc42703          	lw	a4,-36(s0)
800019e8:	00e7a823          	sw	a4,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:208

	( pxList->uxNumberOfItems )++;
800019ec:	fdc42783          	lw	a5,-36(s0)
800019f0:	0007a783          	lw	a5,0(a5)
800019f4:	00178713          	addi	a4,a5,1
800019f8:	fdc42783          	lw	a5,-36(s0)
800019fc:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:209
}
80001a00:	00000013          	nop
80001a04:	02c12403          	lw	s0,44(sp)
80001a08:	03010113          	addi	sp,sp,48
80001a0c:	00008067          	ret

80001a10 <uxListRemove>:
uxListRemove():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:213
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
80001a10:	fd010113          	addi	sp,sp,-48
80001a14:	02812623          	sw	s0,44(sp)
80001a18:	03010413          	addi	s0,sp,48
80001a1c:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:216
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
80001a20:	fdc42783          	lw	a5,-36(s0)
80001a24:	0107a783          	lw	a5,16(a5)
80001a28:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:218

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
80001a2c:	fdc42783          	lw	a5,-36(s0)
80001a30:	0047a783          	lw	a5,4(a5)
80001a34:	fdc42703          	lw	a4,-36(s0)
80001a38:	00872703          	lw	a4,8(a4) # 44000008 <RAM_SIZE+0x43f80008>
80001a3c:	00e7a423          	sw	a4,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:219
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
80001a40:	fdc42783          	lw	a5,-36(s0)
80001a44:	0087a783          	lw	a5,8(a5)
80001a48:	fdc42703          	lw	a4,-36(s0)
80001a4c:	00472703          	lw	a4,4(a4)
80001a50:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:225

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
80001a54:	fec42783          	lw	a5,-20(s0)
80001a58:	0047a783          	lw	a5,4(a5)
80001a5c:	fdc42703          	lw	a4,-36(s0)
80001a60:	00f71a63          	bne	a4,a5,80001a74 <uxListRemove+0x64>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:227
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
80001a64:	fdc42783          	lw	a5,-36(s0)
80001a68:	0087a703          	lw	a4,8(a5)
80001a6c:	fec42783          	lw	a5,-20(s0)
80001a70:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:234
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
80001a74:	fdc42783          	lw	a5,-36(s0)
80001a78:	0007a823          	sw	zero,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:235
	( pxList->uxNumberOfItems )--;
80001a7c:	fec42783          	lw	a5,-20(s0)
80001a80:	0007a783          	lw	a5,0(a5)
80001a84:	fff78713          	addi	a4,a5,-1
80001a88:	fec42783          	lw	a5,-20(s0)
80001a8c:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:237

	return pxList->uxNumberOfItems;
80001a90:	fec42783          	lw	a5,-20(s0)
80001a94:	0007a783          	lw	a5,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:238
}
80001a98:	00078513          	mv	a0,a5
80001a9c:	02c12403          	lw	s0,44(sp)
80001aa0:	03010113          	addi	sp,sp,48
80001aa4:	00008067          	ret

80001aa8 <memset>:
memset():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:25

  return dest;
}

void* memset(void* dest, int byte, size_t len)
{
80001aa8:	fd010113          	addi	sp,sp,-48
80001aac:	02812623          	sw	s0,44(sp)
80001ab0:	03010413          	addi	s0,sp,48
80001ab4:	fca42e23          	sw	a0,-36(s0)
80001ab8:	fcb42c23          	sw	a1,-40(s0)
80001abc:	fcc42a23          	sw	a2,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:26
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
80001ac0:	fdc42703          	lw	a4,-36(s0)
80001ac4:	fd442783          	lw	a5,-44(s0)
80001ac8:	00f767b3          	or	a5,a4,a5
80001acc:	0037f793          	andi	a5,a5,3
80001ad0:	06079863          	bnez	a5,80001b40 <memset+0x98>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:27
    uintptr_t word = byte & 0xFF;
80001ad4:	fd842783          	lw	a5,-40(s0)
80001ad8:	0ff7f793          	andi	a5,a5,255
80001adc:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:28
    word |= word << 8;
80001ae0:	fe442783          	lw	a5,-28(s0)
80001ae4:	00879793          	slli	a5,a5,0x8
80001ae8:	fe442703          	lw	a4,-28(s0)
80001aec:	00f767b3          	or	a5,a4,a5
80001af0:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:29
    word |= word << 16;
80001af4:	fe442783          	lw	a5,-28(s0)
80001af8:	01079793          	slli	a5,a5,0x10
80001afc:	fe442703          	lw	a4,-28(s0)
80001b00:	00f767b3          	or	a5,a4,a5
80001b04:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:32
    word |= word << 16 << 16;

    uintptr_t *d = dest;
80001b08:	fdc42783          	lw	a5,-36(s0)
80001b0c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:33
    while (d < (uintptr_t*)(dest + len))
80001b10:	0180006f          	j	80001b28 <memset+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:34
      *d++ = word;
80001b14:	fec42783          	lw	a5,-20(s0)
80001b18:	00478713          	addi	a4,a5,4
80001b1c:	fee42623          	sw	a4,-20(s0)
80001b20:	fe442703          	lw	a4,-28(s0)
80001b24:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:33
    while (d < (uintptr_t*)(dest + len))
80001b28:	fdc42703          	lw	a4,-36(s0)
80001b2c:	fd442783          	lw	a5,-44(s0)
80001b30:	00f707b3          	add	a5,a4,a5
80001b34:	fec42703          	lw	a4,-20(s0)
80001b38:	fcf76ee3          	bltu	a4,a5,80001b14 <memset+0x6c>
80001b3c:	0400006f          	j	80001b7c <memset+0xd4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:36
  } else {
    char *d = dest;
80001b40:	fdc42783          	lw	a5,-36(s0)
80001b44:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:37
    while (d < (char*)(dest + len))
80001b48:	0200006f          	j	80001b68 <memset+0xc0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:38
      *d++ = byte;
80001b4c:	fe842783          	lw	a5,-24(s0)
80001b50:	00178713          	addi	a4,a5,1
80001b54:	fee42423          	sw	a4,-24(s0)
80001b58:	fd842703          	lw	a4,-40(s0)
80001b5c:	01871713          	slli	a4,a4,0x18
80001b60:	41875713          	srai	a4,a4,0x18
80001b64:	00e78023          	sb	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:37
    while (d < (char*)(dest + len))
80001b68:	fdc42703          	lw	a4,-36(s0)
80001b6c:	fd442783          	lw	a5,-44(s0)
80001b70:	00f707b3          	add	a5,a4,a5
80001b74:	fe842703          	lw	a4,-24(s0)
80001b78:	fcf76ae3          	bltu	a4,a5,80001b4c <memset+0xa4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:40
  }
  return dest;
80001b7c:	fdc42783          	lw	a5,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:41
}
80001b80:	00078513          	mv	a0,a5
80001b84:	02c12403          	lw	s0,44(sp)
80001b88:	03010113          	addi	sp,sp,48
80001b8c:	00008067          	ret

80001b90 <strlen>:
strlen():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:44

size_t strlen(const char *s)
{
80001b90:	fd010113          	addi	sp,sp,-48
80001b94:	02812623          	sw	s0,44(sp)
80001b98:	03010413          	addi	s0,sp,48
80001b9c:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:45
  const char *p = s;
80001ba0:	fdc42783          	lw	a5,-36(s0)
80001ba4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:46
  while (*p)
80001ba8:	0100006f          	j	80001bb8 <strlen+0x28>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:47
    p++;
80001bac:	fec42783          	lw	a5,-20(s0)
80001bb0:	00178793          	addi	a5,a5,1
80001bb4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:46
  while (*p)
80001bb8:	fec42783          	lw	a5,-20(s0)
80001bbc:	00078783          	lb	a5,0(a5)
80001bc0:	fe0796e3          	bnez	a5,80001bac <strlen+0x1c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:48
  return p - s;
80001bc4:	fec42703          	lw	a4,-20(s0)
80001bc8:	fdc42783          	lw	a5,-36(s0)
80001bcc:	40f707b3          	sub	a5,a4,a5
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:49
}
80001bd0:	00078513          	mv	a0,a5
80001bd4:	02c12403          	lw	s0,44(sp)
80001bd8:	03010113          	addi	sp,sp,48
80001bdc:	00008067          	ret

80001be0 <xTaskGenericCreate>:
xTaskGenericCreate():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:551

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
80001be0:	fc010113          	addi	sp,sp,-64
80001be4:	02112e23          	sw	ra,60(sp)
80001be8:	02812c23          	sw	s0,56(sp)
80001bec:	04010413          	addi	s0,sp,64
80001bf0:	fca42e23          	sw	a0,-36(s0)
80001bf4:	fcb42c23          	sw	a1,-40(s0)
80001bf8:	fcd42823          	sw	a3,-48(s0)
80001bfc:	fce42623          	sw	a4,-52(s0)
80001c00:	fcf42423          	sw	a5,-56(s0)
80001c04:	fd042223          	sw	a6,-60(s0)
80001c08:	fd142023          	sw	a7,-64(s0)
80001c0c:	00060793          	mv	a5,a2
80001c10:	fcf41b23          	sh	a5,-42(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:556
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
80001c14:	fdc42783          	lw	a5,-36(s0)
80001c18:	00079663          	bnez	a5,80001c24 <xTaskGenericCreate+0x44>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:556 (discriminator 1)
80001c1c:	30047073          	csrci	mstatus,8
80001c20:	0000006f          	j	80001c20 <xTaskGenericCreate+0x40>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
80001c24:	fcc42703          	lw	a4,-52(s0)
80001c28:	00400793          	li	a5,4
80001c2c:	00e7f663          	bleu	a4,a5,80001c38 <xTaskGenericCreate+0x58>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557 (discriminator 1)
80001c30:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557 (discriminator 2)
80001c34:	0000006f          	j	80001c34 <xTaskGenericCreate+0x54>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:561

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
80001c38:	fd645783          	lhu	a5,-42(s0)
80001c3c:	fc442583          	lw	a1,-60(s0)
80001c40:	00078513          	mv	a0,a5
80001c44:	281000ef          	jal	ra,800026c4 <prvAllocateTCBAndStack>
80001c48:	fea42423          	sw	a0,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:562
	if( pxNewTCB != NULL )
80001c4c:	fe842783          	lw	a5,-24(s0)
80001c50:	16078263          	beqz	a5,80001db4 <xTaskGenericCreate+0x1d4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:598
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
80001c54:	fe842783          	lw	a5,-24(s0)
80001c58:	0307a703          	lw	a4,48(a5)
80001c5c:	fd645683          	lhu	a3,-42(s0)
80001c60:	400007b7          	lui	a5,0x40000
80001c64:	fff78793          	addi	a5,a5,-1 # 3fffffff <RAM_SIZE+0x3ff7ffff>
80001c68:	00f687b3          	add	a5,a3,a5
80001c6c:	00279793          	slli	a5,a5,0x2
80001c70:	00f707b3          	add	a5,a4,a5
80001c74:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:599
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
80001c78:	fe442783          	lw	a5,-28(s0)
80001c7c:	ffc7f793          	andi	a5,a5,-4
80001c80:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
80001c84:	fe442783          	lw	a5,-28(s0)
80001c88:	0037f793          	andi	a5,a5,3
80001c8c:	00078663          	beqz	a5,80001c98 <xTaskGenericCreate+0xb8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602 (discriminator 1)
80001c90:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602 (discriminator 3)
80001c94:	0000006f          	j	80001c94 <xTaskGenericCreate+0xb4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:619
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
80001c98:	fd645783          	lhu	a5,-42(s0)
80001c9c:	00078713          	mv	a4,a5
80001ca0:	fc042683          	lw	a3,-64(s0)
80001ca4:	fcc42603          	lw	a2,-52(s0)
80001ca8:	fd842583          	lw	a1,-40(s0)
80001cac:	fe842503          	lw	a0,-24(s0)
80001cb0:	6f4000ef          	jal	ra,800023a4 <prvInitialiseTCBVariables>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:631
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80001cb4:	fd042603          	lw	a2,-48(s0)
80001cb8:	fdc42583          	lw	a1,-36(s0)
80001cbc:	fe442503          	lw	a0,-28(s0)
80001cc0:	8c1ff0ef          	jal	ra,80001580 <pxPortInitialiseStack>
80001cc4:	00050713          	mv	a4,a0
80001cc8:	fe842783          	lw	a5,-24(s0)
80001ccc:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:635
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
80001cd0:	fc842783          	lw	a5,-56(s0)
80001cd4:	00078863          	beqz	a5,80001ce4 <xTaskGenericCreate+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:640
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
80001cd8:	fc842783          	lw	a5,-56(s0)
80001cdc:	fe842703          	lw	a4,-24(s0)
80001ce0:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:649
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
80001ce4:	e64ff0ef          	jal	ra,80001348 <vPortEnterCritical>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:651
		{
			uxCurrentNumberOfTasks++;
80001ce8:	93c1a783          	lw	a5,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
80001cec:	00178713          	addi	a4,a5,1
80001cf0:	92e1ae23          	sw	a4,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:652
			if( pxCurrentTCB == NULL )
80001cf4:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80001cf8:	02079063          	bnez	a5,80001d18 <xTaskGenericCreate+0x138>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:656
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80001cfc:	fe842703          	lw	a4,-24(s0)
80001d00:	92e1a623          	sw	a4,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:658

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
80001d04:	93c1a703          	lw	a4,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
80001d08:	00100793          	li	a5,1
80001d0c:	02f71663          	bne	a4,a5,80001d38 <xTaskGenericCreate+0x158>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:663
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
80001d10:	7cc000ef          	jal	ra,800024dc <prvInitialiseTaskLists>
80001d14:	0240006f          	j	80001d38 <xTaskGenericCreate+0x158>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:675
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80001d18:	9481a783          	lw	a5,-1720(gp) # 80003a98 <xSchedulerRunning>
80001d1c:	00079e63          	bnez	a5,80001d38 <xTaskGenericCreate+0x158>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:677
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
80001d20:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80001d24:	02c7a783          	lw	a5,44(a5)
80001d28:	fcc42703          	lw	a4,-52(s0)
80001d2c:	00f76663          	bltu	a4,a5,80001d38 <xTaskGenericCreate+0x158>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:679
					{
						pxCurrentTCB = pxNewTCB;
80001d30:	fe842703          	lw	a4,-24(s0)
80001d34:	92e1a623          	sw	a4,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:692
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
80001d38:	9581a783          	lw	a5,-1704(gp) # 80003aa8 <uxTaskNumber>
80001d3c:	00178713          	addi	a4,a5,1
80001d40:	94e1ac23          	sw	a4,-1704(gp) # 80003aa8 <uxTaskNumber>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:697

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
80001d44:	9581a703          	lw	a4,-1704(gp) # 80003aa8 <uxTaskNumber>
80001d48:	fe842783          	lw	a5,-24(s0)
80001d4c:	04e7a423          	sw	a4,72(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
80001d50:	fe842783          	lw	a5,-24(s0)
80001d54:	02c7a703          	lw	a4,44(a5)
80001d58:	9441a783          	lw	a5,-1724(gp) # 80003a94 <uxTopReadyPriority>
80001d5c:	00e7f863          	bleu	a4,a5,80001d6c <xTaskGenericCreate+0x18c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702 (discriminator 1)
80001d60:	fe842783          	lw	a5,-24(s0)
80001d64:	02c7a703          	lw	a4,44(a5)
80001d68:	94e1a223          	sw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702 (discriminator 3)
80001d6c:	fe842783          	lw	a5,-24(s0)
80001d70:	02c7a703          	lw	a4,44(a5)
80001d74:	00070793          	mv	a5,a4
80001d78:	00279793          	slli	a5,a5,0x2
80001d7c:	00e787b3          	add	a5,a5,a4
80001d80:	00279793          	slli	a5,a5,0x2
80001d84:	8001d737          	lui	a4,0x8001d
80001d88:	ac070713          	addi	a4,a4,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
80001d8c:	00e78733          	add	a4,a5,a4
80001d90:	fe842783          	lw	a5,-24(s0)
80001d94:	00478793          	addi	a5,a5,4
80001d98:	00078593          	mv	a1,a5
80001d9c:	00070513          	mv	a0,a4
80001da0:	b15ff0ef          	jal	ra,800018b4 <vListInsertEnd>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:704 (discriminator 3)

			xReturn = pdPASS;
80001da4:	00100793          	li	a5,1
80001da8:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:707 (discriminator 3)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
80001dac:	dd0ff0ef          	jal	ra,8000137c <vPortExitCritical>
80001db0:	00c0006f          	j	80001dbc <xTaskGenericCreate+0x1dc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:711
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
80001db4:	fff00793          	li	a5,-1
80001db8:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:715
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
80001dbc:	fec42703          	lw	a4,-20(s0)
80001dc0:	00100793          	li	a5,1
80001dc4:	02f71063          	bne	a4,a5,80001de4 <xTaskGenericCreate+0x204>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:717
	{
		if( xSchedulerRunning != pdFALSE )
80001dc8:	9481a783          	lw	a5,-1720(gp) # 80003a98 <xSchedulerRunning>
80001dcc:	00078c63          	beqz	a5,80001de4 <xTaskGenericCreate+0x204>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:721
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
80001dd0:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80001dd4:	02c7a783          	lw	a5,44(a5)
80001dd8:	fcc42703          	lw	a4,-52(s0)
80001ddc:	00e7f463          	bleu	a4,a5,80001de4 <xTaskGenericCreate+0x204>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:723
			{
				taskYIELD_IF_USING_PREEMPTION();
80001de0:	a21ff0ef          	jal	ra,80001800 <vPortYield>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:736
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
80001de4:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:737
}
80001de8:	00078513          	mv	a0,a5
80001dec:	03c12083          	lw	ra,60(sp)
80001df0:	03812403          	lw	s0,56(sp)
80001df4:	04010113          	addi	sp,sp,64
80001df8:	00008067          	ret

80001dfc <vTaskDelay>:
vTaskDelay():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:921
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
80001dfc:	fd010113          	addi	sp,sp,-48
80001e00:	02112623          	sw	ra,44(sp)
80001e04:	02812423          	sw	s0,40(sp)
80001e08:	03010413          	addi	s0,sp,48
80001e0c:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:923
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
80001e10:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:927


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
80001e14:	fdc42783          	lw	a5,-36(s0)
80001e18:	04078463          	beqz	a5,80001e60 <vTaskDelay+0x64>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:929
		{
			configASSERT( uxSchedulerSuspended == 0 );
80001e1c:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80001e20:	00078663          	beqz	a5,80001e2c <vTaskDelay+0x30>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:929 (discriminator 1)
80001e24:	30047073          	csrci	mstatus,8
80001e28:	0000006f          	j	80001e28 <vTaskDelay+0x2c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:930
			vTaskSuspendAll();
80001e2c:	0e4000ef          	jal	ra,80001f10 <vTaskSuspendAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:944
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
80001e30:	9401a783          	lw	a5,-1728(gp) # 80003a90 <xTickCount>
80001e34:	fdc42703          	lw	a4,-36(s0)
80001e38:	00f707b3          	add	a5,a4,a5
80001e3c:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:949

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
80001e40:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80001e44:	00478793          	addi	a5,a5,4
80001e48:	00078513          	mv	a0,a5
80001e4c:	bc5ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:960
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80001e50:	fe842503          	lw	a0,-24(s0)
80001e54:	7e8000ef          	jal	ra,8000263c <prvAddCurrentTaskToDelayedList>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:962
			}
			xAlreadyYielded = xTaskResumeAll();
80001e58:	0e0000ef          	jal	ra,80001f38 <xTaskResumeAll>
80001e5c:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:971
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
80001e60:	fec42783          	lw	a5,-20(s0)
80001e64:	00079463          	bnez	a5,80001e6c <vTaskDelay+0x70>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:973
		{
			portYIELD_WITHIN_API();
80001e68:	999ff0ef          	jal	ra,80001800 <vPortYield>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:979
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
80001e6c:	00000013          	nop
80001e70:	02c12083          	lw	ra,44(sp)
80001e74:	02812403          	lw	s0,40(sp)
80001e78:	03010113          	addi	sp,sp,48
80001e7c:	00008067          	ret

80001e80 <vTaskStartScheduler>:
vTaskStartScheduler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1542

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
80001e80:	fe010113          	addi	sp,sp,-32
80001e84:	00112e23          	sw	ra,28(sp)
80001e88:	00812c23          	sw	s0,24(sp)
80001e8c:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1555
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
80001e90:	00000893          	li	a7,0
80001e94:	00000813          	li	a6,0
80001e98:	00000793          	li	a5,0
80001e9c:	00000713          	li	a4,0
80001ea0:	00000693          	li	a3,0
80001ea4:	40000613          	li	a2,1024
80001ea8:	800035b7          	lui	a1,0x80003
80001eac:	73058593          	addi	a1,a1,1840 # 80003730 <__stack_top+0xfffc6690>
80001eb0:	80002537          	lui	a0,0x80002
80001eb4:	37050513          	addi	a0,a0,880 # 80002370 <__stack_top+0xfffc52d0>
80001eb8:	d29ff0ef          	jal	ra,80001be0 <xTaskGenericCreate>
80001ebc:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1572
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
80001ec0:	fec42703          	lw	a4,-20(s0)
80001ec4:	00100793          	li	a5,1
80001ec8:	02f71263          	bne	a4,a5,80001eec <vTaskStartScheduler+0x6c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1579
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
80001ecc:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1589
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
80001ed0:	fff00713          	li	a4,-1
80001ed4:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1590
		xSchedulerRunning = pdTRUE;
80001ed8:	00100713          	li	a4,1
80001edc:	94e1a423          	sw	a4,-1720(gp) # 80003a98 <xSchedulerRunning>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1591
		xTickCount = ( TickType_t ) 0U;
80001ee0:	9401a023          	sw	zero,-1728(gp) # 80003a90 <xTickCount>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1600
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
80001ee4:	ffcff0ef          	jal	ra,800016e0 <xPortStartScheduler>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1617
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
80001ee8:	0140006f          	j	80001efc <vTaskStartScheduler+0x7c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615
		configASSERT( xReturn );
80001eec:	fec42783          	lw	a5,-20(s0)
80001ef0:	00079663          	bnez	a5,80001efc <vTaskStartScheduler+0x7c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615 (discriminator 1)
80001ef4:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615 (discriminator 2)
80001ef8:	0000006f          	j	80001ef8 <vTaskStartScheduler+0x78>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1617
}
80001efc:	00000013          	nop
80001f00:	01c12083          	lw	ra,28(sp)
80001f04:	01812403          	lw	s0,24(sp)
80001f08:	02010113          	addi	sp,sp,32
80001f0c:	00008067          	ret

80001f10 <vTaskSuspendAll>:
vTaskSuspendAll():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1632
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
80001f10:	ff010113          	addi	sp,sp,-16
80001f14:	00812623          	sw	s0,12(sp)
80001f18:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1637
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
80001f1c:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80001f20:	00178713          	addi	a4,a5,1
80001f24:	96e1a023          	sw	a4,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1638
}
80001f28:	00000013          	nop
80001f2c:	00c12403          	lw	s0,12(sp)
80001f30:	01010113          	addi	sp,sp,16
80001f34:	00008067          	ret

80001f38 <xTaskResumeAll>:
xTaskResumeAll():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1670

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
80001f38:	fe010113          	addi	sp,sp,-32
80001f3c:	00112e23          	sw	ra,28(sp)
80001f40:	00812c23          	sw	s0,24(sp)
80001f44:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1672
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
80001f48:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1676

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
80001f4c:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80001f50:	00079663          	bnez	a5,80001f5c <xTaskResumeAll+0x24>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1676 (discriminator 1)
80001f54:	30047073          	csrci	mstatus,8
80001f58:	0000006f          	j	80001f58 <xTaskResumeAll+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1683
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80001f5c:	becff0ef          	jal	ra,80001348 <vPortEnterCritical>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1685
	{
		--uxSchedulerSuspended;
80001f60:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80001f64:	fff78713          	addi	a4,a5,-1
80001f68:	96e1a023          	sw	a4,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1687

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
80001f6c:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80001f70:	10079663          	bnez	a5,8000207c <xTaskResumeAll+0x144>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1689
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
80001f74:	93c1a783          	lw	a5,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
80001f78:	10078263          	beqz	a5,8000207c <xTaskResumeAll+0x144>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1693
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
80001f7c:	0a80006f          	j	80002024 <xTaskResumeAll+0xec>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1695
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
80001f80:	8001d7b7          	lui	a5,0x8001d
80001f84:	b4c78793          	addi	a5,a5,-1204 # 8001cb4c <__stack_top+0xfffdfaac>
80001f88:	00c7a783          	lw	a5,12(a5)
80001f8c:	00c7a783          	lw	a5,12(a5)
80001f90:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1696
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
80001f94:	fe842783          	lw	a5,-24(s0)
80001f98:	01878793          	addi	a5,a5,24
80001f9c:	00078513          	mv	a0,a5
80001fa0:	a71ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1697
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
80001fa4:	fe842783          	lw	a5,-24(s0)
80001fa8:	00478793          	addi	a5,a5,4
80001fac:	00078513          	mv	a0,a5
80001fb0:	a61ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698
					prvAddTaskToReadyList( pxTCB );
80001fb4:	fe842783          	lw	a5,-24(s0)
80001fb8:	02c7a703          	lw	a4,44(a5)
80001fbc:	9441a783          	lw	a5,-1724(gp) # 80003a94 <uxTopReadyPriority>
80001fc0:	00e7f863          	bleu	a4,a5,80001fd0 <xTaskResumeAll+0x98>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698 (discriminator 1)
80001fc4:	fe842783          	lw	a5,-24(s0)
80001fc8:	02c7a703          	lw	a4,44(a5)
80001fcc:	94e1a223          	sw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698 (discriminator 3)
80001fd0:	fe842783          	lw	a5,-24(s0)
80001fd4:	02c7a703          	lw	a4,44(a5)
80001fd8:	00070793          	mv	a5,a4
80001fdc:	00279793          	slli	a5,a5,0x2
80001fe0:	00e787b3          	add	a5,a5,a4
80001fe4:	00279793          	slli	a5,a5,0x2
80001fe8:	8001d737          	lui	a4,0x8001d
80001fec:	ac070713          	addi	a4,a4,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
80001ff0:	00e78733          	add	a4,a5,a4
80001ff4:	fe842783          	lw	a5,-24(s0)
80001ff8:	00478793          	addi	a5,a5,4
80001ffc:	00078593          	mv	a1,a5
80002000:	00070513          	mv	a0,a4
80002004:	8b1ff0ef          	jal	ra,800018b4 <vListInsertEnd>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1702 (discriminator 3)

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80002008:	fe842783          	lw	a5,-24(s0)
8000200c:	02c7a703          	lw	a4,44(a5)
80002010:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80002014:	02c7a783          	lw	a5,44(a5)
80002018:	00f76663          	bltu	a4,a5,80002024 <xTaskResumeAll+0xec>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1704
					{
						xYieldPending = pdTRUE;
8000201c:	00100713          	li	a4,1
80002020:	94e1a823          	sw	a4,-1712(gp) # 80003aa0 <xYieldPending>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1693
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
80002024:	8001d7b7          	lui	a5,0x8001d
80002028:	b4c7a783          	lw	a5,-1204(a5) # 8001cb4c <__stack_top+0xfffdfaac>
8000202c:	f4079ae3          	bnez	a5,80001f80 <xTaskResumeAll+0x48>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1716

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
80002030:	94c1a783          	lw	a5,-1716(gp) # 80003a9c <uxPendedTicks>
80002034:	02078863          	beqz	a5,80002064 <xTaskResumeAll+0x12c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1718
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
80002038:	0240006f          	j	8000205c <xTaskResumeAll+0x124>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1720
					{
						if( xTaskIncrementTick() != pdFALSE )
8000203c:	05c000ef          	jal	ra,80002098 <xTaskIncrementTick>
80002040:	00050793          	mv	a5,a0
80002044:	00078663          	beqz	a5,80002050 <xTaskResumeAll+0x118>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1722
						{
							xYieldPending = pdTRUE;
80002048:	00100713          	li	a4,1
8000204c:	94e1a823          	sw	a4,-1712(gp) # 80003aa0 <xYieldPending>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1728
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
80002050:	94c1a783          	lw	a5,-1716(gp) # 80003a9c <uxPendedTicks>
80002054:	fff78713          	addi	a4,a5,-1
80002058:	94e1a623          	sw	a4,-1716(gp) # 80003a9c <uxPendedTicks>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1718
					while( uxPendedTicks > ( UBaseType_t ) 0U )
8000205c:	94c1a783          	lw	a5,-1716(gp) # 80003a9c <uxPendedTicks>
80002060:	fc079ee3          	bnez	a5,8000203c <xTaskResumeAll+0x104>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1736
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
80002064:	9501a703          	lw	a4,-1712(gp) # 80003aa0 <xYieldPending>
80002068:	00100793          	li	a5,1
8000206c:	00f71863          	bne	a4,a5,8000207c <xTaskResumeAll+0x144>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1740
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
80002070:	00100793          	li	a5,1
80002074:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1743
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
80002078:	f88ff0ef          	jal	ra,80001800 <vPortYield>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1756
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
8000207c:	b00ff0ef          	jal	ra,8000137c <vPortExitCritical>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1758

	return xAlreadyYielded;
80002080:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1759
}
80002084:	00078513          	mv	a0,a5
80002088:	01c12083          	lw	ra,28(sp)
8000208c:	01812403          	lw	s0,24(sp)
80002090:	02010113          	addi	sp,sp,32
80002094:	00008067          	ret

80002098 <xTaskIncrementTick>:
xTaskIncrementTick():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1938

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
80002098:	fd010113          	addi	sp,sp,-48
8000209c:	02112623          	sw	ra,44(sp)
800020a0:	02812423          	sw	s0,40(sp)
800020a4:	03010413          	addi	s0,sp,48
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1941
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
800020a8:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1947

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
800020ac:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
800020b0:	1a079063          	bnez	a5,80002250 <xTaskIncrementTick+0x1b8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1951
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
800020b4:	9401a783          	lw	a5,-1728(gp) # 80003a90 <xTickCount>
800020b8:	00178713          	addi	a4,a5,1
800020bc:	94e1a023          	sw	a4,-1728(gp) # 80003a90 <xTickCount>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1956

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
800020c0:	9401a783          	lw	a5,-1728(gp) # 80003a90 <xTickCount>
800020c4:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1958

			if( xConstTickCount == ( TickType_t ) 0U )
800020c8:	fe842783          	lw	a5,-24(s0)
800020cc:	04079063          	bnez	a5,8000210c <xTaskIncrementTick+0x74>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960
			{
				taskSWITCH_DELAYED_LISTS();
800020d0:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
800020d4:	0007a783          	lw	a5,0(a5)
800020d8:	00078663          	beqz	a5,800020e4 <xTaskIncrementTick+0x4c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960 (discriminator 1)
800020dc:	30047073          	csrci	mstatus,8
800020e0:	0000006f          	j	800020e0 <xTaskIncrementTick+0x48>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960 (discriminator 2)
800020e4:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
800020e8:	fef42223          	sw	a5,-28(s0)
800020ec:	9341a703          	lw	a4,-1740(gp) # 80003a84 <pxOverflowDelayedTaskList>
800020f0:	92e1a823          	sw	a4,-1744(gp) # 80003a80 <pxDelayedTaskList>
800020f4:	fe442703          	lw	a4,-28(s0)
800020f8:	92e1aa23          	sw	a4,-1740(gp) # 80003a84 <pxOverflowDelayedTaskList>
800020fc:	9541a783          	lw	a5,-1708(gp) # 80003aa4 <xNumOfOverflows>
80002100:	00178713          	addi	a4,a5,1
80002104:	94e1aa23          	sw	a4,-1708(gp) # 80003aa4 <xNumOfOverflows>
80002108:	6bc000ef          	jal	ra,800027c4 <prvResetNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1971

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
8000210c:	95c1a783          	lw	a5,-1700(gp) # 80003aac <xNextTaskUnblockTime>
80002110:	fe842703          	lw	a4,-24(s0)
80002114:	10f76063          	bltu	a4,a5,80002214 <xTaskIncrementTick+0x17c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80002118:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
8000211c:	0007a783          	lw	a5,0(a5)
80002120:	00079663          	bnez	a5,8000212c <xTaskIncrementTick+0x94>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 1)
80002124:	00100793          	li	a5,1
80002128:	0080006f          	j	80002130 <xTaskIncrementTick+0x98>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 2)
8000212c:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 4)
80002130:	00078863          	beqz	a5,80002140 <xTaskIncrementTick+0xa8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1982
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
80002134:	fff00713          	li	a4,-1
80002138:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1983
						break;
8000213c:	0d80006f          	j	80002214 <xTaskIncrementTick+0x17c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1991
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80002140:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
80002144:	00c7a783          	lw	a5,12(a5)
80002148:	00c7a783          	lw	a5,12(a5)
8000214c:	fef42023          	sw	a5,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1992
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80002150:	fe042783          	lw	a5,-32(s0)
80002154:	0047a783          	lw	a5,4(a5)
80002158:	fcf42e23          	sw	a5,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1994

						if( xConstTickCount < xItemValue )
8000215c:	fe842703          	lw	a4,-24(s0)
80002160:	fdc42783          	lw	a5,-36(s0)
80002164:	00f77863          	bleu	a5,a4,80002174 <xTaskIncrementTick+0xdc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2001
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
80002168:	fdc42703          	lw	a4,-36(s0)
8000216c:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2002
							break;
80002170:	0a40006f          	j	80002214 <xTaskIncrementTick+0x17c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2010
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
80002174:	fe042783          	lw	a5,-32(s0)
80002178:	00478793          	addi	a5,a5,4
8000217c:	00078513          	mv	a0,a5
80002180:	891ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2014

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
80002184:	fe042783          	lw	a5,-32(s0)
80002188:	0287a783          	lw	a5,40(a5)
8000218c:	00078a63          	beqz	a5,800021a0 <xTaskIncrementTick+0x108>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2016
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
80002190:	fe042783          	lw	a5,-32(s0)
80002194:	01878793          	addi	a5,a5,24
80002198:	00078513          	mv	a0,a5
8000219c:	875ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
800021a0:	fe042783          	lw	a5,-32(s0)
800021a4:	02c7a703          	lw	a4,44(a5)
800021a8:	9441a783          	lw	a5,-1724(gp) # 80003a94 <uxTopReadyPriority>
800021ac:	00e7f863          	bleu	a4,a5,800021bc <xTaskIncrementTick+0x124>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025 (discriminator 1)
800021b0:	fe042783          	lw	a5,-32(s0)
800021b4:	02c7a703          	lw	a4,44(a5)
800021b8:	94e1a223          	sw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025 (discriminator 3)
800021bc:	fe042783          	lw	a5,-32(s0)
800021c0:	02c7a703          	lw	a4,44(a5)
800021c4:	00070793          	mv	a5,a4
800021c8:	00279793          	slli	a5,a5,0x2
800021cc:	00e787b3          	add	a5,a5,a4
800021d0:	00279793          	slli	a5,a5,0x2
800021d4:	8001d737          	lui	a4,0x8001d
800021d8:	ac070713          	addi	a4,a4,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
800021dc:	00e78733          	add	a4,a5,a4
800021e0:	fe042783          	lw	a5,-32(s0)
800021e4:	00478793          	addi	a5,a5,4
800021e8:	00078593          	mv	a1,a5
800021ec:	00070513          	mv	a0,a4
800021f0:	ec4ff0ef          	jal	ra,800018b4 <vListInsertEnd>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2035 (discriminator 3)
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
800021f4:	fe042783          	lw	a5,-32(s0)
800021f8:	02c7a703          	lw	a4,44(a5)
800021fc:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80002200:	02c7a783          	lw	a5,44(a5)
80002204:	f0f76ae3          	bltu	a4,a5,80002118 <xTaskIncrementTick+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2037
							{
								xSwitchRequired = pdTRUE;
80002208:	00100793          	li	a5,1
8000220c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80002210:	f09ff06f          	j	80002118 <xTaskIncrementTick+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2055
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
80002214:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80002218:	02c7a703          	lw	a4,44(a5)
8000221c:	8001d6b7          	lui	a3,0x8001d
80002220:	00070793          	mv	a5,a4
80002224:	00279793          	slli	a5,a5,0x2
80002228:	00e787b3          	add	a5,a5,a4
8000222c:	00279793          	slli	a5,a5,0x2
80002230:	ac068713          	addi	a4,a3,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
80002234:	00e787b3          	add	a5,a5,a4
80002238:	0007a703          	lw	a4,0(a5)
8000223c:	00100793          	li	a5,1
80002240:	00e7fe63          	bleu	a4,a5,8000225c <xTaskIncrementTick+0x1c4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2057
			{
				xSwitchRequired = pdTRUE;
80002244:	00100793          	li	a5,1
80002248:	fef42623          	sw	a5,-20(s0)
8000224c:	0100006f          	j	8000225c <xTaskIncrementTick+0x1c4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2083
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
80002250:	94c1a783          	lw	a5,-1716(gp) # 80003a9c <uxPendedTicks>
80002254:	00178713          	addi	a4,a5,1
80002258:	94e1a623          	sw	a4,-1716(gp) # 80003a9c <uxPendedTicks>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2096
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
8000225c:	9501a783          	lw	a5,-1712(gp) # 80003aa0 <xYieldPending>
80002260:	00078663          	beqz	a5,8000226c <xTaskIncrementTick+0x1d4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2098
		{
			xSwitchRequired = pdTRUE;
80002264:	00100793          	li	a5,1
80002268:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2107
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
8000226c:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2108
}
80002270:	00078513          	mv	a0,a5
80002274:	02c12083          	lw	ra,44(sp)
80002278:	02812403          	lw	s0,40(sp)
8000227c:	03010113          	addi	sp,sp,48
80002280:	00008067          	ret

80002284 <vTaskSwitchContext>:
vTaskSwitchContext():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2202

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
80002284:	fe010113          	addi	sp,sp,-32
80002288:	00812e23          	sw	s0,28(sp)
8000228c:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2203
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
80002290:	9601a783          	lw	a5,-1696(gp) # 80003ab0 <uxSchedulerSuspended>
80002294:	00078863          	beqz	a5,800022a4 <vTaskSwitchContext+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2207
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
80002298:	00100713          	li	a4,1
8000229c:	94e1a823          	sw	a4,-1712(gp) # 80003aa0 <xYieldPending>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2257
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
800022a0:	0c00006f          	j	80002360 <vTaskSwitchContext+0xdc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2211
		xYieldPending = pdFALSE;
800022a4:	9401a823          	sw	zero,-1712(gp) # 80003aa0 <xYieldPending>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246
		taskSELECT_HIGHEST_PRIORITY_TASK();
800022a8:	0200006f          	j	800022c8 <vTaskSwitchContext+0x44>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 4)
800022ac:	9441a783          	lw	a5,-1724(gp) # 80003a94 <uxTopReadyPriority>
800022b0:	00079663          	bnez	a5,800022bc <vTaskSwitchContext+0x38>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 1)
800022b4:	30047073          	csrci	mstatus,8
800022b8:	0000006f          	j	800022b8 <vTaskSwitchContext+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 2)
800022bc:	9441a783          	lw	a5,-1724(gp) # 80003a94 <uxTopReadyPriority>
800022c0:	fff78713          	addi	a4,a5,-1
800022c4:	94e1a223          	sw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 3)
800022c8:	9441a703          	lw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
800022cc:	8001d6b7          	lui	a3,0x8001d
800022d0:	00070793          	mv	a5,a4
800022d4:	00279793          	slli	a5,a5,0x2
800022d8:	00e787b3          	add	a5,a5,a4
800022dc:	00279793          	slli	a5,a5,0x2
800022e0:	ac068713          	addi	a4,a3,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
800022e4:	00e787b3          	add	a5,a5,a4
800022e8:	0007a783          	lw	a5,0(a5)
800022ec:	fc0780e3          	beqz	a5,800022ac <vTaskSwitchContext+0x28>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 5)
800022f0:	9441a703          	lw	a4,-1724(gp) # 80003a94 <uxTopReadyPriority>
800022f4:	00070793          	mv	a5,a4
800022f8:	00279793          	slli	a5,a5,0x2
800022fc:	00e787b3          	add	a5,a5,a4
80002300:	00279793          	slli	a5,a5,0x2
80002304:	8001d737          	lui	a4,0x8001d
80002308:	ac070713          	addi	a4,a4,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
8000230c:	00e787b3          	add	a5,a5,a4
80002310:	fef42623          	sw	a5,-20(s0)
80002314:	fec42783          	lw	a5,-20(s0)
80002318:	0047a783          	lw	a5,4(a5)
8000231c:	0047a703          	lw	a4,4(a5)
80002320:	fec42783          	lw	a5,-20(s0)
80002324:	00e7a223          	sw	a4,4(a5)
80002328:	fec42783          	lw	a5,-20(s0)
8000232c:	0047a703          	lw	a4,4(a5)
80002330:	fec42783          	lw	a5,-20(s0)
80002334:	00878793          	addi	a5,a5,8
80002338:	00f71c63          	bne	a4,a5,80002350 <vTaskSwitchContext+0xcc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 6)
8000233c:	fec42783          	lw	a5,-20(s0)
80002340:	0047a783          	lw	a5,4(a5)
80002344:	0047a703          	lw	a4,4(a5)
80002348:	fec42783          	lw	a5,-20(s0)
8000234c:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 8)
80002350:	fec42783          	lw	a5,-20(s0)
80002354:	0047a783          	lw	a5,4(a5)
80002358:	00c7a703          	lw	a4,12(a5)
8000235c:	92e1a623          	sw	a4,-1748(gp) # 80003a7c <pxCurrentTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2257
}
80002360:	00000013          	nop
80002364:	01c12403          	lw	s0,28(sp)
80002368:	02010113          	addi	sp,sp,32
8000236c:	00008067          	ret

80002370 <prvIdleTask>:
prvIdleTask():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2689
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80002370:	fe010113          	addi	sp,sp,-32
80002374:	00112e23          	sw	ra,28(sp)
80002378:	00812c23          	sw	s0,24(sp)
8000237c:	02010413          	addi	s0,sp,32
80002380:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2696
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
80002384:	218000ef          	jal	ra,8000259c <prvCheckTasksWaitingTermination>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2719

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
80002388:	8001d7b7          	lui	a5,0x8001d
8000238c:	ac07a703          	lw	a4,-1344(a5) # 8001cac0 <__stack_top+0xfffdfa20>
80002390:	00100793          	li	a5,1
80002394:	00e7f463          	bleu	a4,a5,8000239c <prvIdleTask+0x2c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2721
			{
				taskYIELD();
80002398:	c68ff0ef          	jal	ra,80001800 <vPortYield>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2739
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
8000239c:	208010ef          	jal	ra,800035a4 <vApplicationIdleHook>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2696
		prvCheckTasksWaitingTermination();
800023a0:	fe5ff06f          	j	80002384 <prvIdleTask+0x14>

800023a4 <prvInitialiseTCBVariables>:
prvInitialiseTCBVariables():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2832

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
800023a4:	fc010113          	addi	sp,sp,-64
800023a8:	02112e23          	sw	ra,60(sp)
800023ac:	02812c23          	sw	s0,56(sp)
800023b0:	04010413          	addi	s0,sp,64
800023b4:	fca42e23          	sw	a0,-36(s0)
800023b8:	fcb42c23          	sw	a1,-40(s0)
800023bc:	fcc42a23          	sw	a2,-44(s0)
800023c0:	fcd42823          	sw	a3,-48(s0)
800023c4:	00070793          	mv	a5,a4
800023c8:	fcf41723          	sh	a5,-50(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
800023cc:	fe042623          	sw	zero,-20(s0)
800023d0:	0440006f          	j	80002414 <prvInitialiseTCBVariables+0x70>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2838
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
800023d4:	fd842703          	lw	a4,-40(s0)
800023d8:	fec42783          	lw	a5,-20(s0)
800023dc:	00f707b3          	add	a5,a4,a5
800023e0:	00078703          	lb	a4,0(a5)
800023e4:	fdc42683          	lw	a3,-36(s0)
800023e8:	fec42783          	lw	a5,-20(s0)
800023ec:	00f687b3          	add	a5,a3,a5
800023f0:	02e78a23          	sb	a4,52(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2843

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
800023f4:	fd842703          	lw	a4,-40(s0)
800023f8:	fec42783          	lw	a5,-20(s0)
800023fc:	00f707b3          	add	a5,a4,a5
80002400:	00078783          	lb	a5,0(a5)
80002404:	02078063          	beqz	a5,80002424 <prvInitialiseTCBVariables+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836 (discriminator 2)
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
80002408:	fec42783          	lw	a5,-20(s0)
8000240c:	00178793          	addi	a5,a5,1
80002410:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836 (discriminator 1)
80002414:	fec42703          	lw	a4,-20(s0)
80002418:	00f00793          	li	a5,15
8000241c:	fae7fce3          	bleu	a4,a5,800023d4 <prvInitialiseTCBVariables+0x30>
80002420:	0080006f          	j	80002428 <prvInitialiseTCBVariables+0x84>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2845
		{
			break;
80002424:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2855
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
80002428:	fdc42783          	lw	a5,-36(s0)
8000242c:	040781a3          	sb	zero,67(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2859

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
80002430:	fd442703          	lw	a4,-44(s0)
80002434:	00400793          	li	a5,4
80002438:	00e7f663          	bleu	a4,a5,80002444 <prvInitialiseTCBVariables+0xa0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2861
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
8000243c:	00400793          	li	a5,4
80002440:	fcf42a23          	sw	a5,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2868
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
80002444:	fdc42783          	lw	a5,-36(s0)
80002448:	fd442703          	lw	a4,-44(s0)
8000244c:	02e7a623          	sw	a4,44(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2871
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
80002450:	fdc42783          	lw	a5,-36(s0)
80002454:	fd442703          	lw	a4,-44(s0)
80002458:	04e7a823          	sw	a4,80(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2872
		pxTCB->uxMutexesHeld = 0;
8000245c:	fdc42783          	lw	a5,-36(s0)
80002460:	0407aa23          	sw	zero,84(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2876
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80002464:	fdc42783          	lw	a5,-36(s0)
80002468:	00478793          	addi	a5,a5,4
8000246c:	00078513          	mv	a0,a5
80002470:	c1cff0ef          	jal	ra,8000188c <vListInitialiseItem>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2877
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80002474:	fdc42783          	lw	a5,-36(s0)
80002478:	01878793          	addi	a5,a5,24
8000247c:	00078513          	mv	a0,a5
80002480:	c0cff0ef          	jal	ra,8000188c <vListInitialiseItem>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2881

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80002484:	fdc42783          	lw	a5,-36(s0)
80002488:	fdc42703          	lw	a4,-36(s0)
8000248c:	00e7a823          	sw	a4,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2884

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002490:	00500713          	li	a4,5
80002494:	fd442783          	lw	a5,-44(s0)
80002498:	40f70733          	sub	a4,a4,a5
8000249c:	fdc42783          	lw	a5,-36(s0)
800024a0:	00e7ac23          	sw	a4,24(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2885
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
800024a4:	fdc42783          	lw	a5,-36(s0)
800024a8:	fdc42703          	lw	a4,-36(s0)
800024ac:	02e7a223          	sw	a4,36(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2889

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
800024b0:	fdc42783          	lw	a5,-36(s0)
800024b4:	0407a223          	sw	zero,68(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2927
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
800024b8:	fdc42783          	lw	a5,-36(s0)
800024bc:	0407ac23          	sw	zero,88(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2928
		pxTCB->eNotifyState = eNotWaitingNotification;
800024c0:	fdc42783          	lw	a5,-36(s0)
800024c4:	0407ae23          	sw	zero,92(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2938
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
800024c8:	00000013          	nop
800024cc:	03c12083          	lw	ra,60(sp)
800024d0:	03812403          	lw	s0,56(sp)
800024d4:	04010113          	addi	sp,sp,64
800024d8:	00008067          	ret

800024dc <prvInitialiseTaskLists>:
prvInitialiseTaskLists():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2997

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
800024dc:	fe010113          	addi	sp,sp,-32
800024e0:	00112e23          	sw	ra,28(sp)
800024e4:	00812c23          	sw	s0,24(sp)
800024e8:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
800024ec:	fe042623          	sw	zero,-20(s0)
800024f0:	0380006f          	j	80002528 <prvInitialiseTaskLists+0x4c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3002 (discriminator 3)
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
800024f4:	fec42703          	lw	a4,-20(s0)
800024f8:	00070793          	mv	a5,a4
800024fc:	00279793          	slli	a5,a5,0x2
80002500:	00e787b3          	add	a5,a5,a4
80002504:	00279793          	slli	a5,a5,0x2
80002508:	8001d737          	lui	a4,0x8001d
8000250c:	ac070713          	addi	a4,a4,-1344 # 8001cac0 <__stack_top+0xfffdfa20>
80002510:	00e787b3          	add	a5,a5,a4
80002514:	00078513          	mv	a0,a5
80002518:	b10ff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000 (discriminator 3)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
8000251c:	fec42783          	lw	a5,-20(s0)
80002520:	00178793          	addi	a5,a5,1
80002524:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000 (discriminator 1)
80002528:	fec42703          	lw	a4,-20(s0)
8000252c:	00400793          	li	a5,4
80002530:	fce7f2e3          	bleu	a4,a5,800024f4 <prvInitialiseTaskLists+0x18>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3005
	}

	vListInitialise( &xDelayedTaskList1 );
80002534:	8001d7b7          	lui	a5,0x8001d
80002538:	b2478513          	addi	a0,a5,-1244 # 8001cb24 <__stack_top+0xfffdfa84>
8000253c:	aecff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3006
	vListInitialise( &xDelayedTaskList2 );
80002540:	8001d7b7          	lui	a5,0x8001d
80002544:	b3878513          	addi	a0,a5,-1224 # 8001cb38 <__stack_top+0xfffdfa98>
80002548:	ae0ff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3007
	vListInitialise( &xPendingReadyList );
8000254c:	8001d7b7          	lui	a5,0x8001d
80002550:	b4c78513          	addi	a0,a5,-1204 # 8001cb4c <__stack_top+0xfffdfaac>
80002554:	ad4ff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3011

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
80002558:	8001d7b7          	lui	a5,0x8001d
8000255c:	b6078513          	addi	a0,a5,-1184 # 8001cb60 <__stack_top+0xfffdfac0>
80002560:	ac8ff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3017
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
80002564:	8001d7b7          	lui	a5,0x8001d
80002568:	b7478513          	addi	a0,a5,-1164 # 8001cb74 <__stack_top+0xfffdfad4>
8000256c:	abcff0ef          	jal	ra,80001828 <vListInitialise>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3023
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
80002570:	8001d737          	lui	a4,0x8001d
80002574:	b2470713          	addi	a4,a4,-1244 # 8001cb24 <__stack_top+0xfffdfa84>
80002578:	92e1a823          	sw	a4,-1744(gp) # 80003a80 <pxDelayedTaskList>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3024
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
8000257c:	8001d737          	lui	a4,0x8001d
80002580:	b3870713          	addi	a4,a4,-1224 # 8001cb38 <__stack_top+0xfffdfa98>
80002584:	92e1aa23          	sw	a4,-1740(gp) # 80003a84 <pxOverflowDelayedTaskList>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3025
}
80002588:	00000013          	nop
8000258c:	01c12083          	lw	ra,28(sp)
80002590:	01812403          	lw	s0,24(sp)
80002594:	02010113          	addi	sp,sp,32
80002598:	00008067          	ret

8000259c <prvCheckTasksWaitingTermination>:
prvCheckTasksWaitingTermination():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3029
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
8000259c:	fe010113          	addi	sp,sp,-32
800025a0:	00112e23          	sw	ra,28(sp)
800025a4:	00812c23          	sw	s0,24(sp)
800025a8:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3036
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
800025ac:	0740006f          	j	80002620 <prvCheckTasksWaitingTermination+0x84>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3038
		{
			vTaskSuspendAll();
800025b0:	961ff0ef          	jal	ra,80001f10 <vTaskSuspendAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3040
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
800025b4:	8001d7b7          	lui	a5,0x8001d
800025b8:	b607a783          	lw	a5,-1184(a5) # 8001cb60 <__stack_top+0xfffdfac0>
800025bc:	0017b793          	seqz	a5,a5
800025c0:	0ff7f793          	andi	a5,a5,255
800025c4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3042
			}
			( void ) xTaskResumeAll();
800025c8:	971ff0ef          	jal	ra,80001f38 <xTaskResumeAll>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3044

			if( xListIsEmpty == pdFALSE )
800025cc:	fec42783          	lw	a5,-20(s0)
800025d0:	04079863          	bnez	a5,80002620 <prvCheckTasksWaitingTermination+0x84>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3048
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
800025d4:	d75fe0ef          	jal	ra,80001348 <vPortEnterCritical>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3050
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
800025d8:	8001d7b7          	lui	a5,0x8001d
800025dc:	b6078793          	addi	a5,a5,-1184 # 8001cb60 <__stack_top+0xfffdfac0>
800025e0:	00c7a783          	lw	a5,12(a5)
800025e4:	00c7a783          	lw	a5,12(a5)
800025e8:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3051
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
800025ec:	fe842783          	lw	a5,-24(s0)
800025f0:	00478793          	addi	a5,a5,4
800025f4:	00078513          	mv	a0,a5
800025f8:	c18ff0ef          	jal	ra,80001a10 <uxListRemove>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3052
					--uxCurrentNumberOfTasks;
800025fc:	93c1a783          	lw	a5,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
80002600:	fff78713          	addi	a4,a5,-1
80002604:	92e1ae23          	sw	a4,-1732(gp) # 80003a8c <uxCurrentNumberOfTasks>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3053
					--uxTasksDeleted;
80002608:	9381a783          	lw	a5,-1736(gp) # 80003a88 <uxTasksDeleted>
8000260c:	fff78713          	addi	a4,a5,-1
80002610:	92e1ac23          	sw	a4,-1736(gp) # 80003a88 <uxTasksDeleted>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3055
				}
				taskEXIT_CRITICAL();
80002614:	d69fe0ef          	jal	ra,8000137c <vPortExitCritical>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3057

				prvDeleteTCB( pxTCB );
80002618:	fe842503          	lw	a0,-24(s0)
8000261c:	168000ef          	jal	ra,80002784 <prvDeleteTCB>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3036
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
80002620:	9381a783          	lw	a5,-1736(gp) # 80003a88 <uxTasksDeleted>
80002624:	f80796e3          	bnez	a5,800025b0 <prvCheckTasksWaitingTermination+0x14>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3066
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
80002628:	00000013          	nop
8000262c:	01c12083          	lw	ra,28(sp)
80002630:	01812403          	lw	s0,24(sp)
80002634:	02010113          	addi	sp,sp,32
80002638:	00008067          	ret

8000263c <prvAddCurrentTaskToDelayedList>:
prvAddCurrentTaskToDelayedList():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3070
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
8000263c:	fe010113          	addi	sp,sp,-32
80002640:	00112e23          	sw	ra,28(sp)
80002644:	00812c23          	sw	s0,24(sp)
80002648:	02010413          	addi	s0,sp,32
8000264c:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3072
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80002650:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80002654:	fec42703          	lw	a4,-20(s0)
80002658:	00e7a223          	sw	a4,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3074

	if( xTimeToWake < xTickCount )
8000265c:	9401a783          	lw	a5,-1728(gp) # 80003a90 <xTickCount>
80002660:	fec42703          	lw	a4,-20(s0)
80002664:	02f77063          	bleu	a5,a4,80002684 <prvAddCurrentTaskToDelayedList+0x48>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3077
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
80002668:	9341a703          	lw	a4,-1740(gp) # 80003a84 <pxOverflowDelayedTaskList>
8000266c:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
80002670:	00478793          	addi	a5,a5,4
80002674:	00078593          	mv	a1,a5
80002678:	00070513          	mv	a0,a4
8000267c:	ac0ff0ef          	jal	ra,8000193c <vListInsert>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3096
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
80002680:	0300006f          	j	800026b0 <prvAddCurrentTaskToDelayedList+0x74>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3082
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
80002684:	9301a703          	lw	a4,-1744(gp) # 80003a80 <pxDelayedTaskList>
80002688:	92c1a783          	lw	a5,-1748(gp) # 80003a7c <pxCurrentTCB>
8000268c:	00478793          	addi	a5,a5,4
80002690:	00078593          	mv	a1,a5
80002694:	00070513          	mv	a0,a4
80002698:	aa4ff0ef          	jal	ra,8000193c <vListInsert>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3087
		if( xTimeToWake < xNextTaskUnblockTime )
8000269c:	95c1a783          	lw	a5,-1700(gp) # 80003aac <xNextTaskUnblockTime>
800026a0:	fec42703          	lw	a4,-20(s0)
800026a4:	00f77663          	bleu	a5,a4,800026b0 <prvAddCurrentTaskToDelayedList+0x74>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3089
			xNextTaskUnblockTime = xTimeToWake;
800026a8:	fec42703          	lw	a4,-20(s0)
800026ac:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3096
}
800026b0:	00000013          	nop
800026b4:	01c12083          	lw	ra,28(sp)
800026b8:	01812403          	lw	s0,24(sp)
800026bc:	02010113          	addi	sp,sp,32
800026c0:	00008067          	ret

800026c4 <prvAllocateTCBAndStack>:
prvAllocateTCBAndStack():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3100
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
800026c4:	fd010113          	addi	sp,sp,-48
800026c8:	02112623          	sw	ra,44(sp)
800026cc:	02812423          	sw	s0,40(sp)
800026d0:	03010413          	addi	s0,sp,48
800026d4:	00050793          	mv	a5,a0
800026d8:	fcb42c23          	sw	a1,-40(s0)
800026dc:	fcf41f23          	sh	a5,-34(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
800026e0:	fd842783          	lw	a5,-40(s0)
800026e4:	00079e63          	bnez	a5,80002700 <prvAllocateTCBAndStack+0x3c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 1)
800026e8:	fde45783          	lhu	a5,-34(s0)
800026ec:	00279793          	slli	a5,a5,0x2
800026f0:	00078513          	mv	a0,a5
800026f4:	8edfe0ef          	jal	ra,80000fe0 <pvPortMalloc>
800026f8:	00050793          	mv	a5,a0
800026fc:	0080006f          	j	80002704 <prvAllocateTCBAndStack+0x40>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 2)
80002700:	fd842783          	lw	a5,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 4)
80002704:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3134 (discriminator 4)

		if( pxStack != NULL )
80002708:	fe842783          	lw	a5,-24(s0)
8000270c:	02078a63          	beqz	a5,80002740 <prvAllocateTCBAndStack+0x7c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3138
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
80002710:	06000513          	li	a0,96
80002714:	8cdfe0ef          	jal	ra,80000fe0 <pvPortMalloc>
80002718:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3140

			if( pxNewTCB != NULL )
8000271c:	fec42783          	lw	a5,-20(s0)
80002720:	00078a63          	beqz	a5,80002734 <prvAllocateTCBAndStack+0x70>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3143
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
80002724:	fec42783          	lw	a5,-20(s0)
80002728:	fe842703          	lw	a4,-24(s0)
8000272c:	02e7a823          	sw	a4,48(a5)
80002730:	0140006f          	j	80002744 <prvAllocateTCBAndStack+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3149
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
80002734:	fe842503          	lw	a0,-24(s0)
80002738:	a85fe0ef          	jal	ra,800011bc <vPortFree>
8000273c:	0080006f          	j	80002744 <prvAllocateTCBAndStack+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3154
			}
		}
		else
		{
			pxNewTCB = NULL;
80002740:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3159
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
80002744:	fec42783          	lw	a5,-20(s0)
80002748:	02078263          	beqz	a5,8000276c <prvAllocateTCBAndStack+0xa8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3165
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
8000274c:	fec42783          	lw	a5,-20(s0)
80002750:	0307a703          	lw	a4,48(a5)
80002754:	fde45783          	lhu	a5,-34(s0)
80002758:	00279793          	slli	a5,a5,0x2
8000275c:	00078613          	mv	a2,a5
80002760:	0a500593          	li	a1,165
80002764:	00070513          	mv	a0,a4
80002768:	b40ff0ef          	jal	ra,80001aa8 <memset>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3170
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
8000276c:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3171
}
80002770:	00078513          	mv	a0,a5
80002774:	02c12083          	lw	ra,44(sp)
80002778:	02812403          	lw	s0,40(sp)
8000277c:	03010113          	addi	sp,sp,48
80002780:	00008067          	ret

80002784 <prvDeleteTCB>:
prvDeleteTCB():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3310
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
80002784:	fe010113          	addi	sp,sp,-32
80002788:	00112e23          	sw	ra,28(sp)
8000278c:	00812c23          	sw	s0,24(sp)
80002790:	02010413          	addi	s0,sp,32
80002794:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3335
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
80002798:	fec42783          	lw	a5,-20(s0)
8000279c:	0307a783          	lw	a5,48(a5)
800027a0:	00078513          	mv	a0,a5
800027a4:	a19fe0ef          	jal	ra,800011bc <vPortFree>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3339
		}
		#endif

		vPortFree( pxTCB );
800027a8:	fec42503          	lw	a0,-20(s0)
800027ac:	a11fe0ef          	jal	ra,800011bc <vPortFree>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3340
	}
800027b0:	00000013          	nop
800027b4:	01c12083          	lw	ra,28(sp)
800027b8:	01812403          	lw	s0,24(sp)
800027bc:	02010113          	addi	sp,sp,32
800027c0:	00008067          	ret

800027c4 <prvResetNextTaskUnblockTime>:
prvResetNextTaskUnblockTime():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3346

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
800027c4:	fe010113          	addi	sp,sp,-32
800027c8:	00812e23          	sw	s0,28(sp)
800027cc:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
800027d0:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
800027d4:	0007a783          	lw	a5,0(a5)
800027d8:	00079663          	bnez	a5,800027e4 <prvResetNextTaskUnblockTime+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 1)
800027dc:	00100793          	li	a5,1
800027e0:	0080006f          	j	800027e8 <prvResetNextTaskUnblockTime+0x24>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 2)
800027e4:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 4)
800027e8:	00078863          	beqz	a5,800027f8 <prvResetNextTaskUnblockTime+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3355
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
800027ec:	fff00713          	li	a4,-1
800027f0:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3366
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
800027f4:	0200006f          	j	80002814 <prvResetNextTaskUnblockTime+0x50>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3363
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
800027f8:	9301a783          	lw	a5,-1744(gp) # 80003a80 <pxDelayedTaskList>
800027fc:	00c7a783          	lw	a5,12(a5)
80002800:	00c7a783          	lw	a5,12(a5)
80002804:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3364
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
80002808:	fec42783          	lw	a5,-20(s0)
8000280c:	0047a703          	lw	a4,4(a5)
80002810:	94e1ae23          	sw	a4,-1700(gp) # 80003aac <xNextTaskUnblockTime>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3366
}
80002814:	00000013          	nop
80002818:	01c12403          	lw	s0,28(sp)
8000281c:	02010113          	addi	sp,sp,32
80002820:	00008067          	ret

80002824 <PLIC_EnableIRQ>:
PLIC_EnableIRQ():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:154
{
80002824:	fd010113          	addi	sp,sp,-48
80002828:	02812623          	sw	s0,44(sp)
8000282c:	03010413          	addi	s0,sp,48
80002830:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:155
    unsigned long hart_id = read_csr(mhartid);
80002834:	f14027f3          	csrr	a5,mhartid
80002838:	fef42623          	sw	a5,-20(s0)
8000283c:	fec42783          	lw	a5,-20(s0)
80002840:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:156
    uint32_t current = PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32];
80002844:	40000737          	lui	a4,0x40000
80002848:	fdc42783          	lw	a5,-36(s0)
8000284c:	0057d793          	srli	a5,a5,0x5
80002850:	fe842683          	lw	a3,-24(s0)
80002854:	00569693          	slli	a3,a3,0x5
80002858:	00f686b3          	add	a3,a3,a5
8000285c:	000017b7          	lui	a5,0x1
80002860:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
80002864:	00f687b3          	add	a5,a3,a5
80002868:	00279793          	slli	a5,a5,0x2
8000286c:	00f707b3          	add	a5,a4,a5
80002870:	0007a783          	lw	a5,0(a5)
80002874:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:157
    current |= (uint32_t)1 << (IRQn % 32);
80002878:	fdc42783          	lw	a5,-36(s0)
8000287c:	01f7f793          	andi	a5,a5,31
80002880:	00100713          	li	a4,1
80002884:	00f717b3          	sll	a5,a4,a5
80002888:	fe442703          	lw	a4,-28(s0)
8000288c:	00f767b3          	or	a5,a4,a5
80002890:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:158
    PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32] = current;
80002894:	40000737          	lui	a4,0x40000
80002898:	fdc42783          	lw	a5,-36(s0)
8000289c:	0057d793          	srli	a5,a5,0x5
800028a0:	fe842683          	lw	a3,-24(s0)
800028a4:	00569693          	slli	a3,a3,0x5
800028a8:	00f686b3          	add	a3,a3,a5
800028ac:	000017b7          	lui	a5,0x1
800028b0:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
800028b4:	00f687b3          	add	a5,a3,a5
800028b8:	00279793          	slli	a5,a5,0x2
800028bc:	00f707b3          	add	a5,a4,a5
800028c0:	fe442703          	lw	a4,-28(s0)
800028c4:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:159
}
800028c8:	00000013          	nop
800028cc:	02c12403          	lw	s0,44(sp)
800028d0:	03010113          	addi	sp,sp,48
800028d4:	00008067          	ret

800028d8 <PLIC_SetPriority>:
PLIC_SetPriority():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:188
{
800028d8:	fe010113          	addi	sp,sp,-32
800028dc:	00812e23          	sw	s0,28(sp)
800028e0:	02010413          	addi	s0,sp,32
800028e4:	fea42623          	sw	a0,-20(s0)
800028e8:	feb42423          	sw	a1,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:189
    PLIC->SOURCE_PRIORITY[IRQn] = priority;
800028ec:	40000737          	lui	a4,0x40000
800028f0:	fec42783          	lw	a5,-20(s0)
800028f4:	00279793          	slli	a5,a5,0x2
800028f8:	00f707b3          	add	a5,a4,a5
800028fc:	fe842703          	lw	a4,-24(s0)
80002900:	00e7a023          	sw	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:190
}
80002904:	00000013          	nop
80002908:	01c12403          	lw	s0,28(sp)
8000290c:	02010113          	addi	sp,sp,32
80002910:	00008067          	ret

80002914 <Chronos_init>:
Chronos_init():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:22
// Stores information about each running task
extern Task TaskList[ MAX_LOCAL_TASKS ];

////////////////////////////////////////////////////////////
// Initialize Chronos stuff
void Chronos_init(){
80002914:	ff010113          	addi	sp,sp,-16
80002918:	00112623          	sw	ra,12(sp)
8000291c:	00812423          	sw	s0,8(sp)
80002920:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:24
    //Informs the Router this tile ID, that is provided by Harness
    HW_set_32bit_reg(ROUTER_BASE, HW_get_32bit_reg(MY_ID)); 
80002924:	900007b7          	lui	a5,0x90000
80002928:	ffc78513          	addi	a0,a5,-4 # 8ffffffc <__stack_top+0xffc2f5c>
8000292c:	b68fe0ef          	jal	ra,80000c94 <HW_get_32bit_reg>
80002930:	00050793          	mv	a5,a0
80002934:	00078593          	mv	a1,a5
80002938:	50000537          	lui	a0,0x50000
8000293c:	b50fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:27
    
    // Reads this processor address, calculated by the router
    ProcessorAddr = HW_get_32bit_reg(ROUTER_BASE);
80002940:	50000537          	lui	a0,0x50000
80002944:	b50fe0ef          	jal	ra,80000c94 <HW_get_32bit_reg>
80002948:	00050713          	mv	a4,a0
8000294c:	8001d7b7          	lui	a5,0x8001d
80002950:	08e7a823          	sw	a4,144(a5) # 8001d090 <__stack_top+0xfffdfff0>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:30

    // Informs the PRINTER this tile address
    HW_set_32bit_reg(PRINTER_CHAR, getXpos(ProcessorAddr));
80002954:	8001d7b7          	lui	a5,0x8001d
80002958:	0907a783          	lw	a5,144(a5) # 8001d090 <__stack_top+0xfffdfff0>
8000295c:	00078513          	mv	a0,a5
80002960:	1d0000ef          	jal	ra,80002b30 <getXpos>
80002964:	00050793          	mv	a5,a0
80002968:	00078593          	mv	a1,a5
8000296c:	500007b7          	lui	a5,0x50000
80002970:	02078513          	addi	a0,a5,32 # 50000020 <RAM_SIZE+0x4ff80020>
80002974:	b18fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:31
    HW_set_32bit_reg(PRINTER_CHAR, getYpos(ProcessorAddr));
80002978:	8001d7b7          	lui	a5,0x8001d
8000297c:	0907a783          	lw	a5,144(a5) # 8001d090 <__stack_top+0xfffdfff0>
80002980:	00078513          	mv	a0,a5
80002984:	1d8000ef          	jal	ra,80002b5c <getYpos>
80002988:	00050793          	mv	a5,a0
8000298c:	00078593          	mv	a1,a5
80002990:	500007b7          	lui	a5,0x50000
80002994:	02078513          	addi	a0,a5,32 # 50000020 <RAM_SIZE+0x4ff80020>
80002998:	af4fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:34

    // Enables interruption from NI
    NI_enable_irq(TX_RX);
8000299c:	000077b7          	lui	a5,0x7
800029a0:	77778513          	addi	a0,a5,1911 # 7777 <HEAP_SIZE-0x8889>
800029a4:	1e0000ef          	jal	ra,80002b84 <NI_enable_irq>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:37

    // Informs the NI the address to store incoming packets
    HW_set_32bit_reg(NI_ADDR, (unsigned int)&incommingPacket);
800029a8:	8001d7b7          	lui	a5,0x8001d
800029ac:	b8878793          	addi	a5,a5,-1144 # 8001cb88 <__stack_top+0xfffdfae8>
800029b0:	00078593          	mv	a1,a5
800029b4:	500007b7          	lui	a5,0x50000
800029b8:	00478513          	addi	a0,a5,4 # 50000004 <RAM_SIZE+0x4ff80004>
800029bc:	ad0fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:40
    
    // Initialize the TaskList
    API_TaskListInit(MAX_LOCAL_TASKS);
800029c0:	00a00513          	li	a0,10
800029c4:	550000ef          	jal	ra,80002f14 <API_TaskListInit>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:42

    return;
800029c8:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:43
}
800029cc:	00c12083          	lw	ra,12(sp)
800029d0:	00812403          	lw	s0,8(sp)
800029d4:	01010113          	addi	sp,sp,16
800029d8:	00008067          	ret

800029dc <prints>:
prints():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:47

////////////////////////////////////////////////////////////
// Prints a string
void prints(char *text) {
800029dc:	fd010113          	addi	sp,sp,-48
800029e0:	02112623          	sw	ra,44(sp)
800029e4:	02812423          	sw	s0,40(sp)
800029e8:	03010413          	addi	s0,sp,48
800029ec:	fca42e23          	sw	a0,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:48
    int i = 0;
800029f0:	fe042623          	sw	zero,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:50 (discriminator 1)
    do {
        HW_set_32bit_reg(PRINTER_CHAR, text[i]);
800029f4:	fec42783          	lw	a5,-20(s0)
800029f8:	fdc42703          	lw	a4,-36(s0)
800029fc:	00f707b3          	add	a5,a4,a5
80002a00:	00078783          	lb	a5,0(a5)
80002a04:	00078593          	mv	a1,a5
80002a08:	500007b7          	lui	a5,0x50000
80002a0c:	02078513          	addi	a0,a5,32 # 50000020 <RAM_SIZE+0x4ff80020>
80002a10:	a7cfe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:51 (discriminator 1)
        i++;
80002a14:	fec42783          	lw	a5,-20(s0)
80002a18:	00178793          	addi	a5,a5,1
80002a1c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:52 (discriminator 1)
    } while (text[i - 1] != '\0');
80002a20:	fec42783          	lw	a5,-20(s0)
80002a24:	fff78793          	addi	a5,a5,-1
80002a28:	fdc42703          	lw	a4,-36(s0)
80002a2c:	00f707b3          	add	a5,a4,a5
80002a30:	00078783          	lb	a5,0(a5)
80002a34:	fc0790e3          	bnez	a5,800029f4 <prints+0x18>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:53
    return;
80002a38:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:54
}
80002a3c:	02c12083          	lw	ra,44(sp)
80002a40:	02812403          	lw	s0,40(sp)
80002a44:	03010113          	addi	sp,sp,48
80002a48:	00008067          	ret

80002a4c <printi>:
printi():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:58

////////////////////////////////////////////////////////////
// Prints an integer
void printi(int value) {
80002a4c:	fe010113          	addi	sp,sp,-32
80002a50:	00112e23          	sw	ra,28(sp)
80002a54:	00812c23          	sw	s0,24(sp)
80002a58:	02010413          	addi	s0,sp,32
80002a5c:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:59
    HW_set_32bit_reg(PRINTER_INT, value);
80002a60:	fec42783          	lw	a5,-20(s0)
80002a64:	00078593          	mv	a1,a5
80002a68:	500007b7          	lui	a5,0x50000
80002a6c:	02478513          	addi	a0,a5,36 # 50000024 <RAM_SIZE+0x4ff80024>
80002a70:	a1cfe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:60
    return;
80002a74:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:61
}
80002a78:	01c12083          	lw	ra,28(sp)
80002a7c:	01812403          	lw	s0,24(sp)
80002a80:	02010113          	addi	sp,sp,32
80002a84:	00008067          	ret

80002a88 <printsv>:
printsv():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:65

////////////////////////////////////////////////////////////
// Prints a string followed by a integer
void printsv(char *text1, int value1) {
80002a88:	fe010113          	addi	sp,sp,-32
80002a8c:	00112e23          	sw	ra,28(sp)
80002a90:	00812c23          	sw	s0,24(sp)
80002a94:	02010413          	addi	s0,sp,32
80002a98:	fea42623          	sw	a0,-20(s0)
80002a9c:	feb42423          	sw	a1,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:66
    prints(text1);
80002aa0:	fec42503          	lw	a0,-20(s0)
80002aa4:	f39ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:67
    printi(value1);
80002aa8:	fe842503          	lw	a0,-24(s0)
80002aac:	fa1ff0ef          	jal	ra,80002a4c <printi>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:68
    prints("\n");
80002ab0:	800037b7          	lui	a5,0x80003
80002ab4:	73878513          	addi	a0,a5,1848 # 80003738 <__stack_top+0xfffc6698>
80002ab8:	f25ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:69
    return;
80002abc:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:70
}
80002ac0:	01c12083          	lw	ra,28(sp)
80002ac4:	01812403          	lw	s0,24(sp)
80002ac8:	02010113          	addi	sp,sp,32
80002acc:	00008067          	ret

80002ad0 <printsvsv>:
printsvsv():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:74

////////////////////////////////////////////////////////////
// Prints two strings and two integers interspersed
void printsvsv(char *text1, int value1, char *text2, int value2) {
80002ad0:	fe010113          	addi	sp,sp,-32
80002ad4:	00112e23          	sw	ra,28(sp)
80002ad8:	00812c23          	sw	s0,24(sp)
80002adc:	02010413          	addi	s0,sp,32
80002ae0:	fea42623          	sw	a0,-20(s0)
80002ae4:	feb42423          	sw	a1,-24(s0)
80002ae8:	fec42223          	sw	a2,-28(s0)
80002aec:	fed42023          	sw	a3,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:75
    prints(text1);
80002af0:	fec42503          	lw	a0,-20(s0)
80002af4:	ee9ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:76
    printi(value1);
80002af8:	fe842503          	lw	a0,-24(s0)
80002afc:	f51ff0ef          	jal	ra,80002a4c <printi>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:77
    prints(text2);
80002b00:	fe442503          	lw	a0,-28(s0)
80002b04:	ed9ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:78
    printi(value2);
80002b08:	fe042503          	lw	a0,-32(s0)
80002b0c:	f41ff0ef          	jal	ra,80002a4c <printi>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:79
    prints("\n");
80002b10:	800037b7          	lui	a5,0x80003
80002b14:	73878513          	addi	a0,a5,1848 # 80003738 <__stack_top+0xfffc6698>
80002b18:	ec5ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:80
    return;
80002b1c:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:81
}
80002b20:	01c12083          	lw	ra,28(sp)
80002b24:	01812403          	lw	s0,24(sp)
80002b28:	02010113          	addi	sp,sp,32
80002b2c:	00008067          	ret

80002b30 <getXpos>:
getXpos():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:85

////////////////////////////////////////////////////////////
// Gets the X coordinate from the address
unsigned int getXpos(unsigned int addr) { return ((addr & 0x0000FF00) >> 8); }
80002b30:	fe010113          	addi	sp,sp,-32
80002b34:	00812e23          	sw	s0,28(sp)
80002b38:	02010413          	addi	s0,sp,32
80002b3c:	fea42623          	sw	a0,-20(s0)
80002b40:	fec42783          	lw	a5,-20(s0)
80002b44:	0087d793          	srli	a5,a5,0x8
80002b48:	0ff7f793          	andi	a5,a5,255
80002b4c:	00078513          	mv	a0,a5
80002b50:	01c12403          	lw	s0,28(sp)
80002b54:	02010113          	addi	sp,sp,32
80002b58:	00008067          	ret

80002b5c <getYpos>:
getYpos():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:89

////////////////////////////////////////////////////////////
// Gets the Y coordinate from the address
unsigned int getYpos(unsigned int addr) { return (addr & 0x000000FF); }
80002b5c:	fe010113          	addi	sp,sp,-32
80002b60:	00812e23          	sw	s0,28(sp)
80002b64:	02010413          	addi	s0,sp,32
80002b68:	fea42623          	sw	a0,-20(s0)
80002b6c:	fec42783          	lw	a5,-20(s0)
80002b70:	0ff7f793          	andi	a5,a5,255
80002b74:	00078513          	mv	a0,a5
80002b78:	01c12403          	lw	s0,28(sp)
80002b7c:	02010113          	addi	sp,sp,32
80002b80:	00008067          	ret

80002b84 <NI_enable_irq>:
NI_enable_irq():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:102
    return;
}

////////////////////////////////////////////////////////////
// Enables interruptions incomming from NI
void NI_enable_irq(int which){
80002b84:	fe010113          	addi	sp,sp,-32
80002b88:	00112e23          	sw	ra,28(sp)
80002b8c:	00812c23          	sw	s0,24(sp)
80002b90:	02010413          	addi	s0,sp,32
80002b94:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:103
	if (which == TX || which == TX_RX){
80002b98:	fec42703          	lw	a4,-20(s0)
80002b9c:	000027b7          	lui	a5,0x2
80002ba0:	22278793          	addi	a5,a5,546 # 2222 <HEAP_SIZE-0xddde>
80002ba4:	00f70a63          	beq	a4,a5,80002bb8 <NI_enable_irq+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:103 (discriminator 1)
80002ba8:	fec42703          	lw	a4,-20(s0)
80002bac:	000077b7          	lui	a5,0x7
80002bb0:	77778793          	addi	a5,a5,1911 # 7777 <HEAP_SIZE-0x8889>
80002bb4:	00f71c63          	bne	a4,a5,80002bcc <NI_enable_irq+0x48>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:104
        PLIC_EnableIRQ(NI_TX_IRQn);
80002bb8:	00100513          	li	a0,1
80002bbc:	c69ff0ef          	jal	ra,80002824 <PLIC_EnableIRQ>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:105
        PLIC_SetPriority(NI_TX_IRQn, 1);
80002bc0:	00100593          	li	a1,1
80002bc4:	00100513          	li	a0,1
80002bc8:	d11ff0ef          	jal	ra,800028d8 <PLIC_SetPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:107
    }
    if (which == RX || which == TX_RX){
80002bcc:	fec42703          	lw	a4,-20(s0)
80002bd0:	000037b7          	lui	a5,0x3
80002bd4:	33378793          	addi	a5,a5,819 # 3333 <HEAP_SIZE-0xcccd>
80002bd8:	00f70a63          	beq	a4,a5,80002bec <NI_enable_irq+0x68>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:107 (discriminator 1)
80002bdc:	fec42703          	lw	a4,-20(s0)
80002be0:	000077b7          	lui	a5,0x7
80002be4:	77778793          	addi	a5,a5,1911 # 7777 <HEAP_SIZE-0x8889>
80002be8:	00f71e63          	bne	a4,a5,80002c04 <NI_enable_irq+0x80>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:108
        PLIC_EnableIRQ(NI_RX_IRQn);
80002bec:	00200513          	li	a0,2
80002bf0:	c35ff0ef          	jal	ra,80002824 <PLIC_EnableIRQ>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:109
        PLIC_SetPriority(NI_RX_IRQn, 1);
80002bf4:	00100593          	li	a1,1
80002bf8:	00200513          	li	a0,2
80002bfc:	cddff0ef          	jal	ra,800028d8 <PLIC_SetPriority>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:111
    }
    return;
80002c00:	00000013          	nop
80002c04:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:112
}
80002c08:	01c12083          	lw	ra,28(sp)
80002c0c:	01812403          	lw	s0,24(sp)
80002c10:	02010113          	addi	sp,sp,32
80002c14:	00008067          	ret

80002c18 <External_1_IRQHandler>:
External_1_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:124
    return;
}

////////////////////////////////////////////////////////////
// Interruptions handler for TX
uint8_t External_1_IRQHandler(void){ 
80002c18:	ff010113          	addi	sp,sp,-16
80002c1c:	00112623          	sw	ra,12(sp)
80002c20:	00812423          	sw	s0,8(sp)
80002c24:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:125
    prints("INTERRUPTION TX\n");
80002c28:	800037b7          	lui	a5,0x80003
80002c2c:	75078513          	addi	a0,a5,1872 # 80003750 <__stack_top+0xfffc66b0>
80002c30:	dadff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:126
    HW_set_32bit_reg(NI_TX, DONE);
80002c34:	000057b7          	lui	a5,0x5
80002c38:	55578593          	addi	a1,a5,1365 # 5555 <HEAP_SIZE-0xaaab>
80002c3c:	500007b7          	lui	a5,0x50000
80002c40:	00878513          	addi	a0,a5,8 # 50000008 <RAM_SIZE+0x4ff80008>
80002c44:	848fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:127
    return 0;
80002c48:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:128
}
80002c4c:	00078513          	mv	a0,a5
80002c50:	00c12083          	lw	ra,12(sp)
80002c54:	00812403          	lw	s0,8(sp)
80002c58:	01010113          	addi	sp,sp,16
80002c5c:	00008067          	ret

80002c60 <External_2_IRQHandler>:
External_2_IRQHandler():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:132

////////////////////////////////////////////////////////////
// Interruptions handler for RX
uint8_t External_2_IRQHandler(void){ 
80002c60:	ff010113          	addi	sp,sp,-16
80002c64:	00112623          	sw	ra,12(sp)
80002c68:	00812423          	sw	s0,8(sp)
80002c6c:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:133
    prints("INTERRUPTION RX\n");
80002c70:	800037b7          	lui	a5,0x80003
80002c74:	76478513          	addi	a0,a5,1892 # 80003764 <__stack_top+0xfffc66c4>
80002c78:	d65ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:134
    HW_set_32bit_reg(NI_RX, DONE);
80002c7c:	000057b7          	lui	a5,0x5
80002c80:	55578593          	addi	a1,a5,1365 # 5555 <HEAP_SIZE-0xaaab>
80002c84:	500007b7          	lui	a5,0x50000
80002c88:	00c78513          	addi	a0,a5,12 # 5000000c <RAM_SIZE+0x4ff8000c>
80002c8c:	800fe0ef          	jal	ra,80000c8c <HW_set_32bit_reg>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:135
    return 0;
80002c90:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:136
}
80002c94:	00078513          	mv	a0,a5
80002c98:	00c12083          	lw	ra,12(sp)
80002c9c:	00812403          	lw	s0,8(sp)
80002ca0:	01010113          	addi	sp,sp,16
80002ca4:	00008067          	ret

80002ca8 <mySwap>:
mySwap():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:141

////////////////////////////////////////////////////////////
// https://www.techiedelight.com/implement-itoa-function-in-c/
// Function to swap two numbers
void mySwap(char *x, char *y) {
80002ca8:	fd010113          	addi	sp,sp,-48
80002cac:	02812623          	sw	s0,44(sp)
80002cb0:	03010413          	addi	s0,sp,48
80002cb4:	fca42e23          	sw	a0,-36(s0)
80002cb8:	fcb42c23          	sw	a1,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:142
    char t = *x; *x = *y; *y = t;
80002cbc:	fdc42783          	lw	a5,-36(s0)
80002cc0:	0007c783          	lbu	a5,0(a5)
80002cc4:	fef407a3          	sb	a5,-17(s0)
80002cc8:	fd842783          	lw	a5,-40(s0)
80002ccc:	00078703          	lb	a4,0(a5)
80002cd0:	fdc42783          	lw	a5,-36(s0)
80002cd4:	00e78023          	sb	a4,0(a5)
80002cd8:	fd842783          	lw	a5,-40(s0)
80002cdc:	fef44703          	lbu	a4,-17(s0)
80002ce0:	00e78023          	sb	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:143
}
80002ce4:	00000013          	nop
80002ce8:	02c12403          	lw	s0,44(sp)
80002cec:	03010113          	addi	sp,sp,48
80002cf0:	00008067          	ret

80002cf4 <reverse>:
reverse():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:145
// Function to reverse `buffer[i…j]`
char* reverse(char *buffer, int i, int j){
80002cf4:	fe010113          	addi	sp,sp,-32
80002cf8:	00112e23          	sw	ra,28(sp)
80002cfc:	00812c23          	sw	s0,24(sp)
80002d00:	02010413          	addi	s0,sp,32
80002d04:	fea42623          	sw	a0,-20(s0)
80002d08:	feb42423          	sw	a1,-24(s0)
80002d0c:	fec42223          	sw	a2,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:146
    while (i < j) {
80002d10:	0400006f          	j	80002d50 <reverse+0x5c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:147
        mySwap(&buffer[i++], &buffer[j--]);
80002d14:	fe842783          	lw	a5,-24(s0)
80002d18:	00178713          	addi	a4,a5,1
80002d1c:	fee42423          	sw	a4,-24(s0)
80002d20:	00078713          	mv	a4,a5
80002d24:	fec42783          	lw	a5,-20(s0)
80002d28:	00e786b3          	add	a3,a5,a4
80002d2c:	fe442783          	lw	a5,-28(s0)
80002d30:	fff78713          	addi	a4,a5,-1
80002d34:	fee42223          	sw	a4,-28(s0)
80002d38:	00078713          	mv	a4,a5
80002d3c:	fec42783          	lw	a5,-20(s0)
80002d40:	00e787b3          	add	a5,a5,a4
80002d44:	00078593          	mv	a1,a5
80002d48:	00068513          	mv	a0,a3
80002d4c:	f5dff0ef          	jal	ra,80002ca8 <mySwap>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:146
    while (i < j) {
80002d50:	fe842703          	lw	a4,-24(s0)
80002d54:	fe442783          	lw	a5,-28(s0)
80002d58:	faf74ee3          	blt	a4,a5,80002d14 <reverse+0x20>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:150
    }
 
    return buffer;
80002d5c:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:151
}
80002d60:	00078513          	mv	a0,a5
80002d64:	01c12083          	lw	ra,28(sp)
80002d68:	01812403          	lw	s0,24(sp)
80002d6c:	02010113          	addi	sp,sp,32
80002d70:	00008067          	ret

80002d74 <myItoa>:
myItoa():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:153
// Iterative function to implement `itoa()` function in C
char* myItoa(int value, char* buffer, int base){
80002d74:	fd010113          	addi	sp,sp,-48
80002d78:	02112623          	sw	ra,44(sp)
80002d7c:	02812423          	sw	s0,40(sp)
80002d80:	03010413          	addi	s0,sp,48
80002d84:	fca42e23          	sw	a0,-36(s0)
80002d88:	fcb42c23          	sw	a1,-40(s0)
80002d8c:	fcc42a23          	sw	a2,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:155
    // invalid input
    if (base < 2 || base > 32) {
80002d90:	fd442703          	lw	a4,-44(s0)
80002d94:	00100793          	li	a5,1
80002d98:	00e7d863          	ble	a4,a5,80002da8 <myItoa+0x34>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:155 (discriminator 1)
80002d9c:	fd442703          	lw	a4,-44(s0)
80002da0:	02000793          	li	a5,32
80002da4:	00e7d663          	ble	a4,a5,80002db0 <myItoa+0x3c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:156
        return buffer;
80002da8:	fd842783          	lw	a5,-40(s0)
80002dac:	1540006f          	j	80002f00 <myItoa+0x18c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:160
    }
    // consider the absolute value of the number
    int n;
    if (value < 0)
80002db0:	fdc42783          	lw	a5,-36(s0)
80002db4:	0007da63          	bgez	a5,80002dc8 <myItoa+0x54>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:161
        n = value * -1;
80002db8:	fdc42783          	lw	a5,-36(s0)
80002dbc:	40f007b3          	neg	a5,a5
80002dc0:	fef42623          	sw	a5,-20(s0)
80002dc4:	00c0006f          	j	80002dd0 <myItoa+0x5c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:163
    else 
        n = value;
80002dc8:	fdc42783          	lw	a5,-36(s0)
80002dcc:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:165

    int i = 0;
80002dd0:	fe042423          	sw	zero,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:166
    while (n){
80002dd4:	09c0006f          	j	80002e70 <myItoa+0xfc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:167
        int r = n % base;
80002dd8:	fec42703          	lw	a4,-20(s0)
80002ddc:	fd442783          	lw	a5,-44(s0)
80002de0:	02f767b3          	rem	a5,a4,a5
80002de4:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:169
 
        if (r >= 10) {
80002de8:	fe442703          	lw	a4,-28(s0)
80002dec:	00900793          	li	a5,9
80002df0:	02e7de63          	ble	a4,a5,80002e2c <myItoa+0xb8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:170
            buffer[i++] = 65 + (r - 10);
80002df4:	fe442783          	lw	a5,-28(s0)
80002df8:	0ff7f793          	andi	a5,a5,255
80002dfc:	03778793          	addi	a5,a5,55
80002e00:	0ff7f693          	andi	a3,a5,255
80002e04:	fe842783          	lw	a5,-24(s0)
80002e08:	00178713          	addi	a4,a5,1
80002e0c:	fee42423          	sw	a4,-24(s0)
80002e10:	00078713          	mv	a4,a5
80002e14:	fd842783          	lw	a5,-40(s0)
80002e18:	00e787b3          	add	a5,a5,a4
80002e1c:	01869713          	slli	a4,a3,0x18
80002e20:	41875713          	srai	a4,a4,0x18
80002e24:	00e78023          	sb	a4,0(a5)
80002e28:	0380006f          	j	80002e60 <myItoa+0xec>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:173
        }
        else {
            buffer[i++] = 48 + r;
80002e2c:	fe442783          	lw	a5,-28(s0)
80002e30:	0ff7f793          	andi	a5,a5,255
80002e34:	03078793          	addi	a5,a5,48
80002e38:	0ff7f693          	andi	a3,a5,255
80002e3c:	fe842783          	lw	a5,-24(s0)
80002e40:	00178713          	addi	a4,a5,1
80002e44:	fee42423          	sw	a4,-24(s0)
80002e48:	00078713          	mv	a4,a5
80002e4c:	fd842783          	lw	a5,-40(s0)
80002e50:	00e787b3          	add	a5,a5,a4
80002e54:	01869713          	slli	a4,a3,0x18
80002e58:	41875713          	srai	a4,a4,0x18
80002e5c:	00e78023          	sb	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:176
        }
 
        n = n / base;
80002e60:	fec42703          	lw	a4,-20(s0)
80002e64:	fd442783          	lw	a5,-44(s0)
80002e68:	02f747b3          	div	a5,a4,a5
80002e6c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:166
    while (n){
80002e70:	fec42783          	lw	a5,-20(s0)
80002e74:	f60792e3          	bnez	a5,80002dd8 <myItoa+0x64>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:179
    }
    // if the number is 0
    if (i == 0) {
80002e78:	fe842783          	lw	a5,-24(s0)
80002e7c:	02079263          	bnez	a5,80002ea0 <myItoa+0x12c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:180
        buffer[i++] = '0';
80002e80:	fe842783          	lw	a5,-24(s0)
80002e84:	00178713          	addi	a4,a5,1
80002e88:	fee42423          	sw	a4,-24(s0)
80002e8c:	00078713          	mv	a4,a5
80002e90:	fd842783          	lw	a5,-40(s0)
80002e94:	00e787b3          	add	a5,a5,a4
80002e98:	03000713          	li	a4,48
80002e9c:	00e78023          	sb	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:185
    }
    // If the base is 10 and the value is negative, the resulting string
    // is preceded with a minus sign (-)
    // With any other base, value is always considered unsigned
    if (value < 0 && base == 10) {
80002ea0:	fdc42783          	lw	a5,-36(s0)
80002ea4:	0207d863          	bgez	a5,80002ed4 <myItoa+0x160>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:185 (discriminator 1)
80002ea8:	fd442703          	lw	a4,-44(s0)
80002eac:	00a00793          	li	a5,10
80002eb0:	02f71263          	bne	a4,a5,80002ed4 <myItoa+0x160>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:186
        buffer[i++] = '-';
80002eb4:	fe842783          	lw	a5,-24(s0)
80002eb8:	00178713          	addi	a4,a5,1
80002ebc:	fee42423          	sw	a4,-24(s0)
80002ec0:	00078713          	mv	a4,a5
80002ec4:	fd842783          	lw	a5,-40(s0)
80002ec8:	00e787b3          	add	a5,a5,a4
80002ecc:	02d00713          	li	a4,45
80002ed0:	00e78023          	sb	a4,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:188
    }
    buffer[i] = '\0'; // null terminate string
80002ed4:	fe842783          	lw	a5,-24(s0)
80002ed8:	fd842703          	lw	a4,-40(s0)
80002edc:	00f707b3          	add	a5,a4,a5
80002ee0:	00078023          	sb	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:190
    // reverse the string and return it
    return reverse(buffer, 0, i - 1);
80002ee4:	fe842783          	lw	a5,-24(s0)
80002ee8:	fff78793          	addi	a5,a5,-1
80002eec:	00078613          	mv	a2,a5
80002ef0:	00000593          	li	a1,0
80002ef4:	fd842503          	lw	a0,-40(s0)
80002ef8:	dfdff0ef          	jal	ra,80002cf4 <reverse>
80002efc:	00050793          	mv	a5,a0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/chronos.c:191
}
80002f00:	00078513          	mv	a0,a5
80002f04:	02c12083          	lw	ra,44(sp)
80002f08:	02812403          	lw	s0,40(sp)
80002f0c:	03010113          	addi	sp,sp,48
80002f10:	00008067          	ret

80002f14 <API_TaskListInit>:
API_TaskListInit():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:13
#include "chronos.h"

// Stores information about each running task
extern Task TaskList[ MAX_LOCAL_TASKS ];

void API_TaskListInit(){
80002f14:	fe010113          	addi	sp,sp,-32
80002f18:	00812e23          	sw	s0,28(sp)
80002f1c:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:15
    unsigned int i;
    for (i = 0; i < MAX_LOCAL_TASKS; i++){
80002f20:	fe042623          	sw	zero,-20(s0)
80002f24:	0c40006f          	j	80002fe8 <API_TaskListInit+0xd4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:16 (discriminator 3)
        TaskList[ i ].TaskID = (unsigned int)NULL;
80002f28:	8001d6b7          	lui	a3,0x8001d
80002f2c:	fec42703          	lw	a4,-20(s0)
80002f30:	00070793          	mv	a5,a4
80002f34:	00279793          	slli	a5,a5,0x2
80002f38:	00e787b3          	add	a5,a5,a4
80002f3c:	00279793          	slli	a5,a5,0x2
80002f40:	fc868713          	addi	a4,a3,-56 # 8001cfc8 <__stack_top+0xfffdff28>
80002f44:	00e787b3          	add	a5,a5,a4
80002f48:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:17 (discriminator 3)
        TaskList[ i ].AppID = (unsigned int)NULL;
80002f4c:	8001d7b7          	lui	a5,0x8001d
80002f50:	fec42703          	lw	a4,-20(s0)
80002f54:	fc878693          	addi	a3,a5,-56 # 8001cfc8 <__stack_top+0xfffdff28>
80002f58:	00070793          	mv	a5,a4
80002f5c:	00279793          	slli	a5,a5,0x2
80002f60:	00e787b3          	add	a5,a5,a4
80002f64:	00279793          	slli	a5,a5,0x2
80002f68:	00f687b3          	add	a5,a3,a5
80002f6c:	0007a223          	sw	zero,4(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:18 (discriminator 3)
        TaskList[ i ].TaskHandler = NULL;
80002f70:	8001d7b7          	lui	a5,0x8001d
80002f74:	fec42703          	lw	a4,-20(s0)
80002f78:	fc878693          	addi	a3,a5,-56 # 8001cfc8 <__stack_top+0xfffdff28>
80002f7c:	00070793          	mv	a5,a4
80002f80:	00279793          	slli	a5,a5,0x2
80002f84:	00e787b3          	add	a5,a5,a4
80002f88:	00279793          	slli	a5,a5,0x2
80002f8c:	00f687b3          	add	a5,a3,a5
80002f90:	0007a423          	sw	zero,8(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:19 (discriminator 3)
        TaskList[ i ].MsgToReceive = NULL;
80002f94:	8001d6b7          	lui	a3,0x8001d
80002f98:	fec42703          	lw	a4,-20(s0)
80002f9c:	00070793          	mv	a5,a4
80002fa0:	00279793          	slli	a5,a5,0x2
80002fa4:	00e787b3          	add	a5,a5,a4
80002fa8:	00279793          	slli	a5,a5,0x2
80002fac:	fc868713          	addi	a4,a3,-56 # 8001cfc8 <__stack_top+0xfffdff28>
80002fb0:	00e787b3          	add	a5,a5,a4
80002fb4:	0007a823          	sw	zero,16(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:20 (discriminator 3)
        TaskList[ i ].waitingMsg = FALSE;
80002fb8:	8001d7b7          	lui	a5,0x8001d
80002fbc:	fec42703          	lw	a4,-20(s0)
80002fc0:	fc878693          	addi	a3,a5,-56 # 8001cfc8 <__stack_top+0xfffdff28>
80002fc4:	00070793          	mv	a5,a4
80002fc8:	00279793          	slli	a5,a5,0x2
80002fcc:	00e787b3          	add	a5,a5,a4
80002fd0:	00279793          	slli	a5,a5,0x2
80002fd4:	00f687b3          	add	a5,a3,a5
80002fd8:	0007a623          	sw	zero,12(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:15 (discriminator 3)
    for (i = 0; i < MAX_LOCAL_TASKS; i++){
80002fdc:	fec42783          	lw	a5,-20(s0)
80002fe0:	00178793          	addi	a5,a5,1
80002fe4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:15 (discriminator 1)
80002fe8:	fec42703          	lw	a4,-20(s0)
80002fec:	00900793          	li	a5,9
80002ff0:	f2e7fce3          	bleu	a4,a5,80002f28 <API_TaskListInit+0x14>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:22
    }
    return;
80002ff4:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/applications.c:23
}
80002ff8:	01c12403          	lw	s0,28(sp)
80002ffc:	02010113          	addi	sp,sp,32
80003000:	00008067          	ret

80003004 <__syscall_error>:
__syscall_error():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:34
#define SYS_RECV_MSG        ( 30 )
#define SYS_PRINTI          ( 40 )
#define SYS_PRINTS          ( 50 )
#define SYS_TESTING         ( 66 )

static inline long __syscall_error(long a0) {
80003004:	fe010113          	addi	sp,sp,-32
80003008:	00112e23          	sw	ra,28(sp)
8000300c:	00812c23          	sw	s0,24(sp)
80003010:	02010413          	addi	s0,sp,32
80003014:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:35
	errno = -a0;
80003018:	62c000ef          	jal	ra,80003644 <__errno>
8000301c:	00050713          	mv	a4,a0
80003020:	fec42783          	lw	a5,-20(s0)
80003024:	40f007b3          	neg	a5,a5
80003028:	00f72023          	sw	a5,0(a4) # 40000000 <RAM_SIZE+0x3ff80000>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:36
	return -1;
8000302c:	fff00793          	li	a5,-1
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:37
}
80003030:	00078513          	mv	a0,a5
80003034:	01c12083          	lw	ra,28(sp)
80003038:	01812403          	lw	s0,24(sp)
8000303c:	02010113          	addi	sp,sp,32
80003040:	00008067          	ret

80003044 <__internal_syscall>:
__internal_syscall():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:39

static inline long __internal_syscall(long n, long _a0, long _a1, long _a2, long _a3, long _a4, long _a5) {
80003044:	fd010113          	addi	sp,sp,-48
80003048:	02812623          	sw	s0,44(sp)
8000304c:	03010413          	addi	s0,sp,48
80003050:	fea42623          	sw	a0,-20(s0)
80003054:	feb42423          	sw	a1,-24(s0)
80003058:	fec42223          	sw	a2,-28(s0)
8000305c:	fed42023          	sw	a3,-32(s0)
80003060:	fce42e23          	sw	a4,-36(s0)
80003064:	fcf42c23          	sw	a5,-40(s0)
80003068:	fd042a23          	sw	a6,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:40
	register long a0 asm("a0") = _a0;
8000306c:	fe842503          	lw	a0,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:41
	register long a1 asm("a1") = _a1;
80003070:	fe442583          	lw	a1,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:42
	register long a2 asm("a2") = _a2;
80003074:	fe042603          	lw	a2,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:43
	register long a3 asm("a3") = _a3;
80003078:	fdc42683          	lw	a3,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:44
	register long a4 asm("a4") = _a4;
8000307c:	fd842703          	lw	a4,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:45
	register long a5 asm("a5") = _a5;
80003080:	fd442783          	lw	a5,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:46
	register long syscall_id asm("a7") = n;
80003084:	fec42883          	lw	a7,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:48

	asm volatile ("ecall"
80003088:	00000073          	ecall
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:51
			: "+r"(a0) : "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5), "r"(syscall_id));

	return a0;
8000308c:	00050793          	mv	a5,a0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:52
}
80003090:	00078513          	mv	a0,a5
80003094:	02c12403          	lw	s0,44(sp)
80003098:	03010113          	addi	sp,sp,48
8000309c:	00008067          	ret

800030a0 <syscall_errno>:
syscall_errno():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:54

static inline long syscall_errno(long n, long _a0, long _a1, long _a2, long _a3, long _a4, long _a5) {
800030a0:	fc010113          	addi	sp,sp,-64
800030a4:	02112e23          	sw	ra,60(sp)
800030a8:	02812c23          	sw	s0,56(sp)
800030ac:	04010413          	addi	s0,sp,64
800030b0:	fca42e23          	sw	a0,-36(s0)
800030b4:	fcb42c23          	sw	a1,-40(s0)
800030b8:	fcc42a23          	sw	a2,-44(s0)
800030bc:	fcd42823          	sw	a3,-48(s0)
800030c0:	fce42623          	sw	a4,-52(s0)
800030c4:	fcf42423          	sw	a5,-56(s0)
800030c8:	fd042223          	sw	a6,-60(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:55
	long a0 = __internal_syscall(n, _a0, _a1, _a2, _a3, _a4, _a5);
800030cc:	fc442803          	lw	a6,-60(s0)
800030d0:	fc842783          	lw	a5,-56(s0)
800030d4:	fcc42703          	lw	a4,-52(s0)
800030d8:	fd042683          	lw	a3,-48(s0)
800030dc:	fd442603          	lw	a2,-44(s0)
800030e0:	fd842583          	lw	a1,-40(s0)
800030e4:	fdc42503          	lw	a0,-36(s0)
800030e8:	f5dff0ef          	jal	ra,80003044 <__internal_syscall>
800030ec:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:57

	if (a0 < 0)
800030f0:	fec42783          	lw	a5,-20(s0)
800030f4:	0007da63          	bgez	a5,80003108 <syscall_errno+0x68>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:58
		return __syscall_error (a0);
800030f8:	fec42503          	lw	a0,-20(s0)
800030fc:	f09ff0ef          	jal	ra,80003004 <__syscall_error>
80003100:	00050793          	mv	a5,a0
80003104:	0080006f          	j	8000310c <syscall_errno+0x6c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:60
	else
		return a0;
80003108:	fec42783          	lw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/system_call.h:61
}
8000310c:	00078513          	mv	a0,a5
80003110:	03c12083          	lw	ra,60(sp)
80003114:	03812403          	lw	s0,56(sp)
80003118:	04010113          	addi	sp,sp,64
8000311c:	00008067          	ret

80003120 <sys_Testing>:
sys_Testing():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:38
/* Prints a string using the printer peripheral */
int sys_Prints(unsigned int addr){
	return syscall_errno(SYS_PRINTS, addr, 0, 0, 0, 0, 0);
}

int sys_Testing(unsigned int arg0, unsigned int arg1, unsigned int arg2, unsigned int arg3, unsigned int arg4, unsigned int arg5){
80003120:	fd010113          	addi	sp,sp,-48
80003124:	02112623          	sw	ra,44(sp)
80003128:	02812423          	sw	s0,40(sp)
8000312c:	03010413          	addi	s0,sp,48
80003130:	fea42623          	sw	a0,-20(s0)
80003134:	feb42423          	sw	a1,-24(s0)
80003138:	fec42223          	sw	a2,-28(s0)
8000313c:	fed42023          	sw	a3,-32(s0)
80003140:	fce42e23          	sw	a4,-36(s0)
80003144:	fcf42c23          	sw	a5,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:39
    return syscall_errno(SYS_TESTING, arg0, arg1, arg2, arg3, arg4, arg5);
80003148:	fec42583          	lw	a1,-20(s0)
8000314c:	fe842603          	lw	a2,-24(s0)
80003150:	fe442683          	lw	a3,-28(s0)
80003154:	fe042703          	lw	a4,-32(s0)
80003158:	fdc42783          	lw	a5,-36(s0)
8000315c:	fd842503          	lw	a0,-40(s0)
80003160:	00050813          	mv	a6,a0
80003164:	04200513          	li	a0,66
80003168:	f39ff0ef          	jal	ra,800030a0 <syscall_errno>
8000316c:	00050793          	mv	a5,a0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:40
}
80003170:	00078513          	mv	a0,a5
80003174:	02c12083          	lw	ra,44(sp)
80003178:	02812403          	lw	s0,40(sp)
8000317c:	03010113          	addi	sp,sp,48
80003180:	00008067          	ret

80003184 <handle_syscall>:
handle_syscall():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:43

/* Syscall Handler */
void handle_syscall(){
80003184:	fd010113          	addi	sp,sp,-48
80003188:	02112623          	sw	ra,44(sp)
8000318c:	02812423          	sw	s0,40(sp)
80003190:	03010413          	addi	s0,sp,48
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:46
	unsigned int arg0, arg1, arg2, arg3, arg4, arg5, type;
	unsigned int *pointer;
	register long temp asm("t4") = 0;
80003194:	00000e93          	li	t4,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:47
	asm("addi	t4, sp, 0");
80003198:	00010e93          	mv	t4,sp
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:49
	
	pointer = (unsigned int *)(temp + (29*4));
8000319c:	000e8793          	mv	a5,t4
800031a0:	07478793          	addi	a5,a5,116
800031a4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:50
	arg0 =  *pointer;
800031a8:	fec42783          	lw	a5,-20(s0)
800031ac:	0007a783          	lw	a5,0(a5)
800031b0:	fef42423          	sw	a5,-24(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:52

	pointer = (unsigned int *)(temp + (30*4));
800031b4:	000e8793          	mv	a5,t4
800031b8:	07878793          	addi	a5,a5,120
800031bc:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:53
	arg1 = *pointer;
800031c0:	fec42783          	lw	a5,-20(s0)
800031c4:	0007a783          	lw	a5,0(a5)
800031c8:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:55
	
	pointer = (unsigned int *)(temp + (31*4));
800031cc:	000e8793          	mv	a5,t4
800031d0:	07c78793          	addi	a5,a5,124
800031d4:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:56
	arg2 = *pointer;
800031d8:	fec42783          	lw	a5,-20(s0)
800031dc:	0007a783          	lw	a5,0(a5)
800031e0:	fef42023          	sw	a5,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:58

	pointer = (unsigned int *)(temp + (32*4));
800031e4:	000e8793          	mv	a5,t4
800031e8:	08078793          	addi	a5,a5,128
800031ec:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:59
	arg3 = *pointer;
800031f0:	fec42783          	lw	a5,-20(s0)
800031f4:	0007a783          	lw	a5,0(a5)
800031f8:	fcf42e23          	sw	a5,-36(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:61

	pointer = (unsigned int *)(temp + (33*4));
800031fc:	000e8793          	mv	a5,t4
80003200:	08478793          	addi	a5,a5,132
80003204:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:62
	arg4 = *pointer;
80003208:	fec42783          	lw	a5,-20(s0)
8000320c:	0007a783          	lw	a5,0(a5)
80003210:	fcf42c23          	sw	a5,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:64

	pointer = (unsigned int *)(temp + (34*4));
80003214:	000e8793          	mv	a5,t4
80003218:	08878793          	addi	a5,a5,136
8000321c:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:65
	arg4 = *pointer;
80003220:	fec42783          	lw	a5,-20(s0)
80003224:	0007a783          	lw	a5,0(a5)
80003228:	fcf42c23          	sw	a5,-40(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:67

	pointer = (unsigned int *)(temp + (36*4));
8000322c:	000e8793          	mv	a5,t4
80003230:	09078793          	addi	a5,a5,144
80003234:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:68
	type = *pointer;
80003238:	fec42783          	lw	a5,-20(s0)
8000323c:	0007a783          	lw	a5,0(a5)
80003240:	fcf42a23          	sw	a5,-44(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:70
	
	switch (type){
80003244:	fd442703          	lw	a4,-44(s0)
80003248:	04200793          	li	a5,66
8000324c:	08f71663          	bne	a4,a5,800032d8 <handle_syscall+0x154>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:73

		case SYS_TESTING:
			prints("Detectei uma chamada teste de sistema!\n");
80003250:	800037b7          	lui	a5,0x80003
80003254:	7f078513          	addi	a0,a5,2032 # 800037f0 <__stack_top+0xfffc6750>
80003258:	f84ff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:74
			printsv("arg0 ", arg0);
8000325c:	fe842783          	lw	a5,-24(s0)
80003260:	00078593          	mv	a1,a5
80003264:	800047b7          	lui	a5,0x80004
80003268:	81878513          	addi	a0,a5,-2024 # 80003818 <__stack_top+0xfffc6778>
8000326c:	81dff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:75
			printsv("arg1 ", arg1);
80003270:	fe442783          	lw	a5,-28(s0)
80003274:	00078593          	mv	a1,a5
80003278:	800047b7          	lui	a5,0x80004
8000327c:	82078513          	addi	a0,a5,-2016 # 80003820 <__stack_top+0xfffc6780>
80003280:	809ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:76
			printsv("arg2 ", arg2);
80003284:	fe042783          	lw	a5,-32(s0)
80003288:	00078593          	mv	a1,a5
8000328c:	800047b7          	lui	a5,0x80004
80003290:	82878513          	addi	a0,a5,-2008 # 80003828 <__stack_top+0xfffc6788>
80003294:	ff4ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:77
			printsv("arg3 ", arg3);
80003298:	fdc42783          	lw	a5,-36(s0)
8000329c:	00078593          	mv	a1,a5
800032a0:	800047b7          	lui	a5,0x80004
800032a4:	83078513          	addi	a0,a5,-2000 # 80003830 <__stack_top+0xfffc6790>
800032a8:	fe0ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:78
			printsv("arg4 ", arg4);
800032ac:	fd842783          	lw	a5,-40(s0)
800032b0:	00078593          	mv	a1,a5
800032b4:	800047b7          	lui	a5,0x80004
800032b8:	83878513          	addi	a0,a5,-1992 # 80003838 <__stack_top+0xfffc6798>
800032bc:	fccff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:79
			printsv("type ", type);
800032c0:	fd442783          	lw	a5,-44(s0)
800032c4:	00078593          	mv	a1,a5
800032c8:	800047b7          	lui	a5,0x80004
800032cc:	84078513          	addi	a0,a5,-1984 # 80003840 <__stack_top+0xfffc67a0>
800032d0:	fb8ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:80
			break;
800032d4:	08c0006f          	j	80003360 <handle_syscall+0x1dc>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:83

		default:
			prints("Systemcall não identificada!\n");
800032d8:	800047b7          	lui	a5,0x80004
800032dc:	84878513          	addi	a0,a5,-1976 # 80003848 <__stack_top+0xfffc67a8>
800032e0:	efcff0ef          	jal	ra,800029dc <prints>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:84
			printsv("arg0 ", arg0);
800032e4:	fe842783          	lw	a5,-24(s0)
800032e8:	00078593          	mv	a1,a5
800032ec:	800047b7          	lui	a5,0x80004
800032f0:	81878513          	addi	a0,a5,-2024 # 80003818 <__stack_top+0xfffc6778>
800032f4:	f94ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:85
			printsv("arg1 ", arg1);
800032f8:	fe442783          	lw	a5,-28(s0)
800032fc:	00078593          	mv	a1,a5
80003300:	800047b7          	lui	a5,0x80004
80003304:	82078513          	addi	a0,a5,-2016 # 80003820 <__stack_top+0xfffc6780>
80003308:	f80ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:86
			printsv("arg2 ", arg2);
8000330c:	fe042783          	lw	a5,-32(s0)
80003310:	00078593          	mv	a1,a5
80003314:	800047b7          	lui	a5,0x80004
80003318:	82878513          	addi	a0,a5,-2008 # 80003828 <__stack_top+0xfffc6788>
8000331c:	f6cff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:87
			printsv("arg3 ", arg3);
80003320:	fdc42783          	lw	a5,-36(s0)
80003324:	00078593          	mv	a1,a5
80003328:	800047b7          	lui	a5,0x80004
8000332c:	83078513          	addi	a0,a5,-2000 # 80003830 <__stack_top+0xfffc6790>
80003330:	f58ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:88
			printsv("arg4 ", arg4);
80003334:	fd842783          	lw	a5,-40(s0)
80003338:	00078593          	mv	a1,a5
8000333c:	800047b7          	lui	a5,0x80004
80003340:	83878513          	addi	a0,a5,-1992 # 80003838 <__stack_top+0xfffc6798>
80003344:	f44ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:89
			printsv("type ", type);
80003348:	fd442783          	lw	a5,-44(s0)
8000334c:	00078593          	mv	a1,a5
80003350:	800047b7          	lui	a5,0x80004
80003354:	84078513          	addi	a0,a5,-1984 # 80003840 <__stack_top+0xfffc67a0>
80003358:	f30ff0ef          	jal	ra,80002a88 <printsv>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:90
			break;
8000335c:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:92
	}
	return;
80003360:	00000013          	nop
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/system_call.c:107
	// 	value = *p;
	// 	printsvsv("i: ", i, " value: ", value);
	// }
    // prints("Cheguei aqui!!!!!!! sucessooo :D\n");
	////////////////////////////////////////////////////
80003364:	02c12083          	lw	ra,44(sp)
80003368:	02812403          	lw	s0,40(sp)
8000336c:	03010113          	addi	sp,sp,48
80003370:	00008067          	ret

80003374 <PLIC_init>:
PLIC_init():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:124
{
80003374:	fe010113          	addi	sp,sp,-32
80003378:	00812e23          	sw	s0,28(sp)
8000337c:	02010413          	addi	s0,sp,32
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:126
    unsigned long hart_id = read_csr(mhartid);
80003380:	f14027f3          	csrr	a5,mhartid
80003384:	fef42423          	sw	a5,-24(s0)
80003388:	fe842783          	lw	a5,-24(s0)
8000338c:	fef42223          	sw	a5,-28(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129
    for(inc = 0; inc < ((PLIC_NUM_SOURCES + 32u) / 32u); ++inc)
80003390:	fe042623          	sw	zero,-20(s0)
80003394:	03c0006f          	j	800033d0 <PLIC_init+0x5c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:131 (discriminator 3)
        PLIC->TARGET_ENABLES[hart_id].ENABLES[inc] = 0;
80003398:	40000737          	lui	a4,0x40000
8000339c:	fe442783          	lw	a5,-28(s0)
800033a0:	00579693          	slli	a3,a5,0x5
800033a4:	fec42783          	lw	a5,-20(s0)
800033a8:	00f686b3          	add	a3,a3,a5
800033ac:	000017b7          	lui	a5,0x1
800033b0:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
800033b4:	00f687b3          	add	a5,a3,a5
800033b8:	00279793          	slli	a5,a5,0x2
800033bc:	00f707b3          	add	a5,a4,a5
800033c0:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129 (discriminator 3)
    for(inc = 0; inc < ((PLIC_NUM_SOURCES + 32u) / 32u); ++inc)
800033c4:	fec42783          	lw	a5,-20(s0)
800033c8:	00178793          	addi	a5,a5,1
800033cc:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129 (discriminator 1)
800033d0:	fec42783          	lw	a5,-20(s0)
800033d4:	fc0782e3          	beqz	a5,80003398 <PLIC_init+0x24>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137
    for(inc = 0; inc < PLIC_NUM_SOURCES; ++inc)
800033d8:	fe042623          	sw	zero,-20(s0)
800033dc:	0240006f          	j	80003400 <PLIC_init+0x8c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:139 (discriminator 3)
        PLIC->SOURCE_PRIORITY[inc] = 0;
800033e0:	40000737          	lui	a4,0x40000
800033e4:	fec42783          	lw	a5,-20(s0)
800033e8:	00279793          	slli	a5,a5,0x2
800033ec:	00f707b3          	add	a5,a4,a5
800033f0:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137 (discriminator 3)
    for(inc = 0; inc < PLIC_NUM_SOURCES; ++inc)
800033f4:	fec42783          	lw	a5,-20(s0)
800033f8:	00178793          	addi	a5,a5,1
800033fc:	fef42623          	sw	a5,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137 (discriminator 1)
80003400:	fec42703          	lw	a4,-20(s0)
80003404:	01e00793          	li	a5,30
80003408:	fce7fce3          	bleu	a4,a5,800033e0 <PLIC_init+0x6c>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:143
    PLIC->TARGET[hart_id].PRIORITY_THRESHOLD = 0;
8000340c:	40000737          	lui	a4,0x40000
80003410:	fe442783          	lw	a5,-28(s0)
80003414:	20078793          	addi	a5,a5,512
80003418:	00c79793          	slli	a5,a5,0xc
8000341c:	00f707b3          	add	a5,a4,a5
80003420:	0007a023          	sw	zero,0(a5)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:146
    set_csr(mie, MIP_MEIP);
80003424:	000017b7          	lui	a5,0x1
80003428:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
8000342c:	3047a7f3          	csrrs	a5,mie,a5
80003430:	fef42023          	sw	a5,-32(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:147
}
80003434:	00000013          	nop
80003438:	01c12403          	lw	s0,28(sp)
8000343c:	02010113          	addi	sp,sp,32
80003440:	00008067          	ret

80003444 <main>:
main():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:53
Task TaskList[ MAX_LOCAL_TASKS ];

/*-----------------------------------------------------------*/

int main( void )
{
80003444:	fd010113          	addi	sp,sp,-48
80003448:	02112623          	sw	ra,44(sp)
8000344c:	02812423          	sw	s0,40(sp)
80003450:	03010413          	addi	s0,sp,48
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:55
	char str[20];
    PLIC_init();
80003454:	f21ff0ef          	jal	ra,80003374 <PLIC_init>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:61

    /**************************************************************************
    * Initialize CoreUART with its base address, baud value, and line
    * configuration.
    *************************************************************************/
    UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_115200,
80003458:	00100693          	li	a3,1
8000345c:	02c00613          	li	a2,44
80003460:	700015b7          	lui	a1,0x70001
80003464:	8001d7b7          	lui	a5,0x8001d
80003468:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
8000346c:	8f9fd0ef          	jal	ra,80000d64 <UART_init>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:67
             (DATA_8_BITS | NO_PARITY) );
    
	/**************************************************************************
    * Initialize the Chronos platform stuff
    *************************************************************************/
	UART_polled_tx_string( &g_uart, (const uint8_t *)"\n Chronos platform initializing... \n" );
80003470:	800047b7          	lui	a5,0x80004
80003474:	88078593          	addi	a1,a5,-1920 # 80003880 <__stack_top+0xfffc67e0>
80003478:	8001d7b7          	lui	a5,0x8001d
8000347c:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003480:	ab1fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:68
	Chronos_init();
80003484:	c90ff0ef          	jal	ra,80002914 <Chronos_init>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:69
	UART_polled_tx_string( &g_uart, (const uint8_t *)"\n This terminal belongs to the address: " );
80003488:	800047b7          	lui	a5,0x80004
8000348c:	8a878593          	addi	a1,a5,-1880 # 800038a8 <__stack_top+0xfffc6808>
80003490:	8001d7b7          	lui	a5,0x8001d
80003494:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003498:	a99fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:70
	myItoa(ProcessorAddr, str, 16);
8000349c:	8001d7b7          	lui	a5,0x8001d
800034a0:	0907a783          	lw	a5,144(a5) # 8001d090 <__stack_top+0xfffdfff0>
800034a4:	00078713          	mv	a4,a5
800034a8:	fdc40793          	addi	a5,s0,-36
800034ac:	01000613          	li	a2,16
800034b0:	00078593          	mv	a1,a5
800034b4:	00070513          	mv	a0,a4
800034b8:	8bdff0ef          	jal	ra,80002d74 <myItoa>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:71
    UART_polled_tx_string( &g_uart, (const uint8_t *)str); UART_polled_tx_string( &g_uart, (const uint8_t *)"\n");
800034bc:	fdc40793          	addi	a5,s0,-36
800034c0:	00078593          	mv	a1,a5
800034c4:	8001d7b7          	lui	a5,0x8001d
800034c8:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
800034cc:	a65fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
800034d0:	800047b7          	lui	a5,0x80004
800034d4:	8d478593          	addi	a1,a5,-1836 # 800038d4 <__stack_top+0xfffc6834>
800034d8:	8001d7b7          	lui	a5,0x8001d
800034dc:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
800034e0:	a51fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:75
	
	//AppsToMap = 0;
	
	if (ProcessorAddr == 0x0000){
800034e4:	8001d7b7          	lui	a5,0x8001d
800034e8:	0907a783          	lw	a5,144(a5) # 8001d090 <__stack_top+0xfffdfff0>
800034ec:	00079e63          	bnez	a5,80003508 <main+0xc4>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:76
		UART_polled_tx_string( &g_uart, (const uint8_t *)"\n This processor is the Global Master: \n" );
800034f0:	800047b7          	lui	a5,0x80004
800034f4:	8d878593          	addi	a1,a5,-1832 # 800038d8 <__stack_top+0xfffc6838>
800034f8:	8001d7b7          	lui	a5,0x8001d
800034fc:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003500:	a31fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
80003504:	0180006f          	j	8000351c <main+0xd8>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:78
	} else {
		UART_polled_tx_string( &g_uart, (const uint8_t *)"\n This processor is a Slave: \n" );
80003508:	800047b7          	lui	a5,0x80004
8000350c:	90478593          	addi	a1,a5,-1788 # 80003904 <__stack_top+0xfffc6864>
80003510:	8001d7b7          	lui	a5,0x8001d
80003514:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003518:	a19fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:82
	}

	/* Create the two test tasks. */
	xTaskCreate( vUartTestTask1, "UArt1", 1000, NULL, uartPRIMARY_PRIORITY, NULL );
8000351c:	00000893          	li	a7,0
80003520:	00000813          	li	a6,0
80003524:	00000793          	li	a5,0
80003528:	00200713          	li	a4,2
8000352c:	00000693          	li	a3,0
80003530:	3e800613          	li	a2,1000
80003534:	800045b7          	lui	a1,0x80004
80003538:	92458593          	addi	a1,a1,-1756 # 80003924 <__stack_top+0xfffc6884>
8000353c:	80003537          	lui	a0,0x80003
80003540:	5c050513          	addi	a0,a0,1472 # 800035c0 <__stack_top+0xfffc6520>
80003544:	e9cfe0ef          	jal	ra,80001be0 <xTaskGenericCreate>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:84
	//API_CreateTask();
	xTaskCreate( vUartTestTask2, "UArt2", 1000, NULL, uartPRIMARY_PRIORITY, NULL );
80003548:	00000893          	li	a7,0
8000354c:	00000813          	li	a6,0
80003550:	00000793          	li	a5,0
80003554:	00200713          	li	a4,2
80003558:	00000693          	li	a3,0
8000355c:	3e800613          	li	a2,1000
80003560:	800045b7          	lui	a1,0x80004
80003564:	92c58593          	addi	a1,a1,-1748 # 8000392c <__stack_top+0xfffc688c>
80003568:	80003537          	lui	a0,0x80003
8000356c:	61050513          	addi	a0,a0,1552 # 80003610 <__stack_top+0xfffc6570>
80003570:	e70fe0ef          	jal	ra,80001be0 <xTaskGenericCreate>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:87

	/* Start the kernel.  From here on, only tasks and interrupts will run. */
	vTaskStartScheduler();
80003574:	90dfe0ef          	jal	ra,80001e80 <vTaskStartScheduler>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:90

	/* Exit FreeRTOS */
	return 0;
80003578:	00000793          	li	a5,0
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:91
}
8000357c:	00078513          	mv	a0,a5
80003580:	02c12083          	lw	ra,44(sp)
80003584:	02812403          	lw	s0,40(sp)
80003588:	03010113          	addi	sp,sp,48
8000358c:	00008067          	ret

80003590 <vApplicationMallocFailedHook>:
vApplicationMallocFailedHook():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:96

/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
80003590:	ff010113          	addi	sp,sp,-16
80003594:	00812623          	sw	s0,12(sp)
80003598:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:107
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
8000359c:	30047073          	csrci	mstatus,8
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:108 (discriminator 1)
	for( ;; );
800035a0:	0000006f          	j	800035a0 <vApplicationMallocFailedHook+0x10>

800035a4 <vApplicationIdleHook>:
vApplicationIdleHook():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:113
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
800035a4:	ff010113          	addi	sp,sp,-16
800035a8:	00812623          	sw	s0,12(sp)
800035ac:	01010413          	addi	s0,sp,16
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:123
	specified, or call vTaskDelay()).  If the application makes use of the
	vTaskDelete() API function (as this demo application does) then it is also
	important that vApplicationIdleHook() is permitted to return to its calling
	function, because it is the responsibility of the idle task to clean up
	memory allocated by the kernel to any task that has since been deleted. */
}
800035b0:	00000013          	nop
800035b4:	00c12403          	lw	s0,12(sp)
800035b8:	01010113          	addi	sp,sp,16
800035bc:	00008067          	ret

800035c0 <vUartTestTask1>:
vUartTestTask1():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:140
	for( ;; );
}
/*-----------------------------------------------------------*/

static void vUartTestTask1( void *pvParameters )
{
800035c0:	bd010113          	addi	sp,sp,-1072
800035c4:	42112623          	sw	ra,1068(sp)
800035c8:	42812423          	sw	s0,1064(sp)
800035cc:	43010413          	addi	s0,sp,1072
800035d0:	bca42e23          	sw	a0,-1060(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:143
	( void ) pvParameters;
	Message msg1;
	sys_Testing(101, 202, 303, 404, 505, 606);
800035d4:	25e00793          	li	a5,606
800035d8:	1f900713          	li	a4,505
800035dc:	19400693          	li	a3,404
800035e0:	12f00613          	li	a2,303
800035e4:	0ca00593          	li	a1,202
800035e8:	06500513          	li	a0,101
800035ec:	b35ff0ef          	jal	ra,80003120 <sys_Testing>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:146 (discriminator 1)
	for( ;; )
	{
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 1\r\n" );
800035f0:	800047b7          	lui	a5,0x80004
800035f4:	93478593          	addi	a1,a5,-1740 # 80003934 <__stack_top+0xfffc6894>
800035f8:	8001d7b7          	lui	a5,0x8001d
800035fc:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003600:	931fd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:147 (discriminator 1)
	    vTaskDelay(2);
80003604:	00200513          	li	a0,2
80003608:	ff4fe0ef          	jal	ra,80001dfc <vTaskDelay>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:146 (discriminator 1)
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 1\r\n" );
8000360c:	fe5ff06f          	j	800035f0 <vUartTestTask1+0x30>

80003610 <vUartTestTask2>:
vUartTestTask2():
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:155


/*-----------------------------------------------------------*/

static void vUartTestTask2( void *pvParameters )
{
80003610:	fe010113          	addi	sp,sp,-32
80003614:	00112e23          	sw	ra,28(sp)
80003618:	00812c23          	sw	s0,24(sp)
8000361c:	02010413          	addi	s0,sp,32
80003620:	fea42623          	sw	a0,-20(s0)
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:161 (discriminator 1)
	( void ) pvParameters;
	//Message msg2;
	//sys_Receive(&msg2, 2);
	for( ;; )
	{
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 2\r\n" );
80003624:	800047b7          	lui	a5,0x80004
80003628:	94078593          	addi	a1,a5,-1728 # 80003940 <__stack_top+0xfffc68a0>
8000362c:	8001d7b7          	lui	a5,0x8001d
80003630:	fc078513          	addi	a0,a5,-64 # 8001cfc0 <__stack_top+0xfffdff20>
80003634:	8fdfd0ef          	jal	ra,80000f30 <UART_polled_tx_string>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:162 (discriminator 1)
	    vTaskDelay(5);
80003638:	00500513          	li	a0,5
8000363c:	fc0fe0ef          	jal	ra,80001dfc <vTaskDelay>
/home/iacana/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:161 (discriminator 1)
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 2\r\n" );
80003640:	fe5ff06f          	j	80003624 <vUartTestTask2+0x14>

80003644 <__errno>:
__errno():
80003644:	00000797          	auipc	a5,0x0
80003648:	31c78793          	addi	a5,a5,796 # 80003960 <_impure_ptr>
8000364c:	0007a503          	lw	a0,0(a5)
80003650:	00008067          	ret

80003654 <write>:
write():
80003654:	00000797          	auipc	a5,0x0
80003658:	30c78793          	addi	a5,a5,780 # 80003960 <_impure_ptr>
8000365c:	00060693          	mv	a3,a2
80003660:	00058613          	mv	a2,a1
80003664:	00050593          	mv	a1,a0
80003668:	0007a503          	lw	a0,0(a5)
8000366c:	0040006f          	j	80003670 <_write_r>

80003670 <_write_r>:
_write_r():
80003670:	ff010113          	addi	sp,sp,-16
80003674:	00812423          	sw	s0,8(sp)
80003678:	00050413          	mv	s0,a0
8000367c:	00058513          	mv	a0,a1
80003680:	00060593          	mv	a1,a2
80003684:	00068613          	mv	a2,a3
80003688:	0001a797          	auipc	a5,0x1a
8000368c:	9207aa23          	sw	zero,-1740(a5) # 8001cfbc <errno>
80003690:	00112623          	sw	ra,12(sp)
80003694:	d10fd0ef          	jal	ra,80000ba4 <_write>
80003698:	fff00793          	li	a5,-1
8000369c:	00f51c63          	bne	a0,a5,800036b4 <_write_r+0x44>
800036a0:	0001a797          	auipc	a5,0x1a
800036a4:	91c78793          	addi	a5,a5,-1764 # 8001cfbc <errno>
800036a8:	0007a783          	lw	a5,0(a5)
800036ac:	00078463          	beqz	a5,800036b4 <_write_r+0x44>
800036b0:	00f42023          	sw	a5,0(s0)
800036b4:	00c12083          	lw	ra,12(sp)
800036b8:	00812403          	lw	s0,8(sp)
800036bc:	01010113          	addi	sp,sp,16
800036c0:	00008067          	ret
	...
800036d0:	6568                	flw	fa0,76(a0)
800036d2:	6c6c                	flw	fa1,92(s0)
800036d4:	0000006f          	j	800036d4 <_write_r+0x64>
800036d8:	6e45                	lui	t3,0x11
800036da:	7274                	flw	fa3,100(a2)
800036dc:	6965                	lui	s2,0x19
800036de:	6520                	flw	fs0,72(a0)
800036e0:	206d                	jal	8000378a <_write_r+0x11a>
800036e2:	6168                	flw	fa0,68(a0)
800036e4:	646e                	flw	fs0,216(sp)
800036e6:	656c                	flw	fa1,76(a0)
800036e8:	745f 6172 0a70      	0xa706172745f
800036ee:	0000                	unimp
800036f0:	7065                	c.lui	zero,0xffff9
800036f2:	00002063          	0x2063
800036f6:	0000                	unimp
800036f8:	636d                	lui	t1,0x1b
800036fa:	7561                	lui	a0,0xffff8
800036fc:	00206573          	csrrsi	a0,frm,0
80003700:	7274                	flw	fa3,100(a2)
80003702:	7061                	c.lui	zero,0xffff8
80003704:	000a                	c.slli	zero,0x2
80003706:	0000                	unimp
80003708:	7830                	flw	fa2,112(s0)
8000370a:	0000                	unimp
8000370c:	500a                	0x500a
8000370e:	6f72                	flw	ft10,28(sp)
80003710:	206d6167          	0x206d6167
80003714:	6168                	flw	fa0,68(a0)
80003716:	78652073          	csrs	0x786,a0
8000371a:	7469                	lui	s0,0xffffa
8000371c:	6465                	lui	s0,0x19
8000371e:	7720                	flw	fs0,104(a4)
80003720:	7469                	lui	s0,0xffffa
80003722:	2068                	fld	fa0,192(s0)
80003724:	65646f63          	bltu	s0,s6,80003d82 <__sbss_end+0x2c2>
80003728:	003a                	c.slli	zero,0xe
8000372a:	0000                	unimp
8000372c:	000d                	c.nop	3
8000372e:	0000                	unimp
80003730:	4449                	li	s0,18
80003732:	454c                	lw	a1,12(a0)
80003734:	0000                	unimp
80003736:	0000                	unimp
80003738:	000a                	c.slli	zero,0x2
8000373a:	0000                	unimp
8000373c:	654d                	lui	a0,0x13
8000373e:	736e                	flw	ft6,248(sp)
80003740:	6761                	lui	a4,0x18
80003742:	6d65                	lui	s10,0x19
80003744:	6520                	flw	fs0,72(a0)
80003746:	766e                	flw	fa2,248(sp)
80003748:	6169                	addi	sp,sp,208
8000374a:	6164                	flw	fs1,68(a0)
8000374c:	0021                	c.nop	8
8000374e:	0000                	unimp
80003750:	4e49                	li	t3,18
80003752:	4554                	lw	a3,12(a0)
80003754:	5252                	lw	tp,52(sp)
80003756:	5055                	c.li	zero,-11
80003758:	4954                	lw	a3,20(a0)
8000375a:	54204e4f          	0x54204e4f
8000375e:	0a58                	addi	a4,sp,276
80003760:	0000                	unimp
80003762:	0000                	unimp
80003764:	4e49                	li	t3,18
80003766:	4554                	lw	a3,12(a0)
80003768:	5252                	lw	tp,52(sp)
8000376a:	5055                	c.li	zero,-11
8000376c:	4954                	lw	a3,20(a0)
8000376e:	52204e4f          	fnmadd.d	ft8,ft0,ft2,fa0,rmm
80003772:	0a58                	addi	a4,sp,276
80003774:	0000                	unimp
80003776:	0000                	unimp
80003778:	7266                	flw	ft4,120(sp)
8000377a:	203a6d6f          	jal	s10,800aa17c <__stack_top+0x6d0dc>
8000377e:	0000                	unimp
80003780:	736d                	lui	t1,0xffffb
80003782:	6f702067          	0x6f702067
80003786:	6e69                	lui	t3,0x1a
80003788:	6574                	flw	fa3,76(a0)
8000378a:	3a72                	fld	fs4,312(sp)
8000378c:	0020                	addi	s0,sp,8
8000378e:	0000                	unimp
80003790:	694d                	lui	s2,0x13
80003792:	686e                	flw	fa6,216(sp)
80003794:	2061                	jal	8000381c <_write_r+0x1ac>
80003796:	6174                	flw	fa3,68(a0)
80003798:	49206b73          	csrrsi	s6,0x492,0
8000379c:	3a44                	fld	fs1,176(a2)
8000379e:	0020                	addi	s0,sp,8
800037a0:	2031                	jal	800037ac <_write_r+0x13c>
800037a2:	6574                	flw	fa3,76(a0)
800037a4:	6e617473          	csrrci	s0,0x6e6,2
800037a8:	6f64                	flw	fs1,92(a4)
800037aa:	7220                	flw	fs0,96(a2)
800037ac:	6365                	lui	t1,0x19
800037ae:	6965                	lui	s2,0x19
800037b0:	6576                	flw	fa0,92(sp)
800037b2:	0a21                	addi	s4,s4,8
800037b4:	0000                	unimp
800037b6:	0000                	unimp
800037b8:	5f535953          	0x5f535953
800037bc:	4552                	lw	a0,20(sp)
800037be:	4d5f5643          	0x4d5f5643
800037c2:	00204753          	fadd.s	fa4,ft0,ft2,rmm
800037c6:	0000                	unimp
800037c8:	6461                	lui	s0,0x18
800037ca:	7264                	flw	fs1,100(a2)
800037cc:	0020                	addi	s0,sp,8
800037ce:	0000                	unimp
800037d0:	7266                	flw	ft4,120(sp)
800037d2:	00206d6f          	jal	s10,800097d4 <__global_pointer$+0x5684>
800037d6:	0000                	unimp
800037d8:	2032                	fld	ft0,264(sp)
800037da:	6574                	flw	fa3,76(a0)
800037dc:	6e617473          	csrrci	s0,0x6e6,2
800037e0:	6f64                	flw	fs1,92(a4)
800037e2:	7220                	flw	fs0,96(a2)
800037e4:	6365                	lui	t1,0x19
800037e6:	6965                	lui	s2,0x19
800037e8:	6576                	flw	fa0,92(sp)
800037ea:	0a21                	addi	s4,s4,8
800037ec:	0000                	unimp
800037ee:	0000                	unimp
800037f0:	6544                	flw	fs1,12(a0)
800037f2:	6574                	flw	fa3,76(a0)
800037f4:	69657463          	bleu	s6,a0,80003e7c <__sbss_end+0x3bc>
800037f8:	7520                	flw	fs0,104(a0)
800037fa:	616d                	addi	sp,sp,240
800037fc:	6320                	flw	fs0,64(a4)
800037fe:	6168                	flw	fa0,68(a0)
80003800:	616d                	addi	sp,sp,240
80003802:	6164                	flw	fs1,68(a0)
80003804:	7420                	flw	fs0,104(s0)
80003806:	7365                	lui	t1,0xffff9
80003808:	6574                	flw	fa3,76(a0)
8000380a:	6420                	flw	fs0,72(s0)
8000380c:	2065                	jal	800038b4 <_write_r+0x244>
8000380e:	74736973          	csrrsi	s2,0x747,6
80003812:	6d65                	lui	s10,0x19
80003814:	2161                	jal	80003c9c <__sbss_end+0x1dc>
80003816:	000a                	c.slli	zero,0x2
80003818:	7261                	lui	tp,0xffff8
8000381a:	00203067          	0x203067
8000381e:	0000                	unimp
80003820:	7261                	lui	tp,0xffff8
80003822:	00203167          	0x203167
80003826:	0000                	unimp
80003828:	7261                	lui	tp,0xffff8
8000382a:	00203267          	0x203267
8000382e:	0000                	unimp
80003830:	7261                	lui	tp,0xffff8
80003832:	00203367          	0x203367
80003836:	0000                	unimp
80003838:	7261                	lui	tp,0xffff8
8000383a:	00203467          	0x203467
8000383e:	0000                	unimp
80003840:	7974                	flw	fa3,116(a0)
80003842:	6570                	flw	fa2,76(a0)
80003844:	0020                	addi	s0,sp,8
80003846:	0000                	unimp
80003848:	74737953          	0x74737953
8000384c:	6d65                	lui	s10,0x19
8000384e:	6c6c6163          	bltu	s8,t1,80003f10 <__sbss_end+0x450>
80003852:	6e20                	flw	fs0,88(a2)
80003854:	206fa3c3          	fmadd.s	ft7,ft11,ft6,ft4,rdn
80003858:	6469                	lui	s0,0x1a
8000385a:	6e65                	lui	t3,0x19
8000385c:	6974                	flw	fa3,84(a0)
8000385e:	6966                	flw	fs2,88(sp)
80003860:	61646163          	bltu	s0,s6,80003e62 <__sbss_end+0x3a2>
80003864:	0a21                	addi	s4,s4,8
80003866:	0000                	unimp
80003868:	0a0d                	addi	s4,s4,3
8000386a:	7246                	flw	ft4,112(sp)
8000386c:	6565                	lui	a0,0x19
8000386e:	5452                	lw	s0,52(sp)
80003870:	4520534f          	0x4520534f
80003874:	6178                	flw	fa4,68(a0)
80003876:	706d                	c.lui	zero,0xffffb
80003878:	656c                	flw	fa1,76(a0)
8000387a:	0a0d                	addi	s4,s4,3
8000387c:	0000                	unimp
8000387e:	0000                	unimp
80003880:	200a                	fld	ft0,128(sp)
80003882:	6f726843          	fmadd.q	fa6,ft4,fs7,fa3,unknown
80003886:	6f6e                	flw	ft10,216(sp)
80003888:	6c702073          	csrr	zero,0x6c7
8000388c:	7461                	lui	s0,0xffff8
8000388e:	6f66                	flw	ft10,88(sp)
80003890:	6d72                	flw	fs10,28(sp)
80003892:	6920                	flw	fs0,80(a0)
80003894:	696e                	flw	fs2,216(sp)
80003896:	6974                	flw	fa3,84(a0)
80003898:	6c61                	lui	s8,0x18
8000389a:	7a69                	lui	s4,0xffffa
8000389c:	6e69                	lui	t3,0x1a
8000389e:	2e2e2e67          	0x2e2e2e67
800038a2:	0a20                	addi	s0,sp,280
800038a4:	0000                	unimp
800038a6:	0000                	unimp
800038a8:	200a                	fld	ft0,128(sp)
800038aa:	6854                	flw	fa3,20(s0)
800038ac:	7369                	lui	t1,0xffffa
800038ae:	7420                	flw	fs0,104(s0)
800038b0:	7265                	lui	tp,0xffff9
800038b2:	696d                	lui	s2,0x1b
800038b4:	616e                	flw	ft2,216(sp)
800038b6:	206c                	fld	fa1,192(s0)
800038b8:	6562                	flw	fa0,24(sp)
800038ba:	6f6c                	flw	fa1,92(a4)
800038bc:	676e                	flw	fa4,216(sp)
800038be:	6f742073          	csrs	0x6f7,s0
800038c2:	7420                	flw	fs0,104(s0)
800038c4:	6568                	flw	fa0,76(a0)
800038c6:	6120                	flw	fs0,64(a0)
800038c8:	6464                	flw	fs1,76(s0)
800038ca:	6572                	flw	fa0,28(sp)
800038cc:	203a7373          	csrrci	t1,hideleg,20
800038d0:	0000                	unimp
800038d2:	0000                	unimp
800038d4:	000a                	c.slli	zero,0x2
800038d6:	0000                	unimp
800038d8:	200a                	fld	ft0,128(sp)
800038da:	6854                	flw	fa3,20(s0)
800038dc:	7369                	lui	t1,0xffffa
800038de:	7020                	flw	fs0,96(s0)
800038e0:	6f72                	flw	ft10,28(sp)
800038e2:	73736563          	bltu	t1,s7,8000400c <__sbss_end+0x54c>
800038e6:	6920726f          	jal	tp,8000af78 <__global_pointer$+0x6e28>
800038ea:	68742073          	csrs	0x687,s0
800038ee:	2065                	jal	80003996 <__data_load+0x26>
800038f0:	626f6c47          	fmsub.d	fs8,ft10,ft6,fa2,unknown
800038f4:	6c61                	lui	s8,0x18
800038f6:	4d20                	lw	s0,88(a0)
800038f8:	7361                	lui	t1,0xffff8
800038fa:	6574                	flw	fa3,76(a0)
800038fc:	3a72                	fld	fs4,312(sp)
800038fe:	0a20                	addi	s0,sp,280
80003900:	0000                	unimp
80003902:	0000                	unimp
80003904:	200a                	fld	ft0,128(sp)
80003906:	6854                	flw	fa3,20(s0)
80003908:	7369                	lui	t1,0xffffa
8000390a:	7020                	flw	fs0,96(s0)
8000390c:	6f72                	flw	ft10,28(sp)
8000390e:	73736563          	bltu	t1,s7,80004038 <__sbss_end+0x578>
80003912:	6920726f          	jal	tp,8000afa4 <__global_pointer$+0x6e54>
80003916:	20612073          	csrs	0x206,sp
8000391a:	76616c53          	0x76616c53
8000391e:	3a65                	jal	800032d6 <handle_syscall+0x152>
80003920:	0a20                	addi	s0,sp,280
80003922:	0000                	unimp
80003924:	4155                	li	sp,21
80003926:	7472                	flw	fs0,60(sp)
80003928:	0031                	c.nop	12
8000392a:	0000                	unimp
8000392c:	4155                	li	sp,21
8000392e:	7472                	flw	fs0,60(sp)
80003930:	0032                	c.slli	zero,0xc
80003932:	0000                	unimp
80003934:	6154                	flw	fa3,4(a0)
80003936:	2d206b73          	csrrsi	s6,0x2d2,0
8000393a:	3120                	fld	fs0,96(a0)
8000393c:	0a0d                	addi	s4,s4,3
8000393e:	0000                	unimp
80003940:	6154                	flw	fa3,4(a0)
80003942:	2d206b73          	csrrsi	s6,0x2d2,0
80003946:	3220                	fld	fs0,96(a2)
80003948:	0a0d                	addi	s4,s4,3
8000394a:	0000                	unimp
8000394c:	0000                	unimp
	...
