{
  "design": {
    "design_info": {
      "boundary_crc": "0x168EE22F13FC9618",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../SsegMultiplexer.gen/sources_1/bd/MiniCPU",
      "name": "MiniCPU",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "Switches_0": "",
      "LEDS_0": "",
      "clk_wiz_0": "",
      "ssdisplay_0": "",
      "Button_0": "",
      "blk_mem_gen_0": "",
      "USOWCPU_0": ""
    },
    "ports": {
      "Button_0": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "SW_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "LED_O_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MiniCPU_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "CA_O_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "AN_O_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "resetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "Switches_0": {
        "vlnv": "xilinx.com:module_ref:Switches:1.0",
        "xci_name": "MiniCPU_Switches_0_0",
        "xci_path": "ip\\MiniCPU_Switches_0_0\\MiniCPU_Switches_0_0.xci",
        "inst_hier_path": "Switches_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Switches",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "MiniCPU_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "SW": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "SW_O": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "LEDS_0": {
        "vlnv": "xilinx.com:module_ref:LEDS:1.0",
        "xci_name": "MiniCPU_LEDS_0_0",
        "xci_path": "ip\\MiniCPU_LEDS_0_0\\MiniCPU_LEDS_0_0.xci",
        "inst_hier_path": "LEDS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LEDS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "LED_O": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "LED_I": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "MiniCPU_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "MiniCPU_clk_wiz_0_0",
        "xci_path": "ip\\MiniCPU_clk_wiz_0_0\\MiniCPU_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          }
        }
      },
      "ssdisplay_0": {
        "vlnv": "xilinx.com:module_ref:ssdisplay:1.0",
        "xci_name": "MiniCPU_ssdisplay_0_0",
        "xci_path": "ip\\MiniCPU_ssdisplay_0_0\\MiniCPU_ssdisplay_0_0.xci",
        "inst_hier_path": "ssdisplay_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ssdisplay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "disreg": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CA_O_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AN_O_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "MiniCPU_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "Button_0": {
        "vlnv": "xilinx.com:module_ref:Button:1.0",
        "xci_name": "MiniCPU_Button_0_0",
        "xci_path": "ip\\MiniCPU_Button_0_0\\MiniCPU_Button_0_0.xci",
        "inst_hier_path": "Button_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Button": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "MiniCPU_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "BTNDB_O": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "MiniCPU_blk_mem_gen_0_1",
        "xci_path": "ip\\MiniCPU_blk_mem_gen_0_1\\MiniCPU_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Disable_Collision_Warnings": {
            "value": "true"
          },
          "Disable_Out_of_Range_Warnings": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "16"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65535"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "Write_Width_B": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "USOWCPU_0": {
        "vlnv": "xilinx.com:module_ref:USOWCPU:1.0",
        "xci_name": "MiniCPU_USOWCPU_0_0",
        "xci_path": "ip\\MiniCPU_USOWCPU_0_0\\MiniCPU_USOWCPU_0_0.xci",
        "inst_hier_path": "USOWCPU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "USOWCPU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SW": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DISREG": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "MiniCPU_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "btn": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "ram_I": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ram_data_O": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ram_address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wren": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "LEDS_0/CLK",
          "Switches_0/CLK",
          "ssdisplay_0/CLK",
          "Button_0/CLK",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_0/clka",
          "USOWCPU_0/CLK"
        ]
      },
      "Button_0_1": {
        "ports": [
          "Button_0",
          "Button_0/Button"
        ]
      },
      "SW_0_1": {
        "ports": [
          "SW_0",
          "Switches_0/SW"
        ]
      },
      "LEDS_0_LED_O": {
        "ports": [
          "LEDS_0/LED_O",
          "LED_O_0"
        ]
      },
      "Switches_0_SW_O": {
        "ports": [
          "Switches_0/SW_O",
          "LEDS_0/LED_I",
          "USOWCPU_0/SW"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "ssdisplay_0_CA_O": {
        "ports": [
          "ssdisplay_0/CA_O_0",
          "CA_O_0"
        ]
      },
      "ssdisplay_0_AN_O": {
        "ports": [
          "ssdisplay_0/AN_O_0",
          "AN_O_0"
        ]
      },
      "USOWCPU_0_DISPLAYREG": {
        "ports": [
          "USOWCPU_0/DISREG",
          "ssdisplay_0/disreg"
        ]
      },
      "Button_0_BTNDB_O": {
        "ports": [
          "Button_0/BTNDB_O",
          "USOWCPU_0/btn"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn_0",
          "clk_wiz_0/resetn"
        ]
      },
      "USOWCPU_0_ram_data_O": {
        "ports": [
          "USOWCPU_0/ram_data_O",
          "blk_mem_gen_0/dina"
        ]
      },
      "USOWCPU_0_ram_address": {
        "ports": [
          "USOWCPU_0/ram_address",
          "blk_mem_gen_0/addra",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "USOWCPU_0/ram_I"
        ]
      },
      "USOWCPU_0_wren": {
        "ports": [
          "USOWCPU_0/wren",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}