#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Jan 22 16:18:38 2017
# Process ID: 12104
# Log file: C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 9 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/pa.fromHdl.tcl}
# create_project -name Spartan6_counter -dir "C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/planAhead_run_2" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Counter.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/Counter.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Counter $srcset
# add_files [list {Counter.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/Counter.vhd" into library work
Loading clock regions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/Counter.ucf]
Finished Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter/Counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c66ad512
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 654.992 ; gain = 200.535
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {count_out[3]}]]
startgroup
set_property package_pin A4 [get_ports {count_out[3]}]
endgroup
set_property package_pin "" [get_ports [list  {count_out[1]}]]
startgroup
set_property package_pin C4 [get_ports {count_out[2]}]
endgroup
startgroup
set_property package_pin C14 [get_ports {count_out[1]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {count_out[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
save_constraints
startgroup
set_property package_pin D14 [get_ports direction]
endgroup
set_property is_loc_fixed false [get_ports [list  direction]]
set_property is_loc_fixed true [get_ports [list  direction]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Andrew/Documents/ISE Projects/Spartan6_counter\planAhead_pid12104.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jan 22 16:25:14 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
