#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  2 13:34:15 2024
# Process ID: 12652
# Current directory: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19864 C:\Users\srobi18\Desktop\Final-Project\Vivado\Project\Project.xpr
# Log file: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/vivado.log
# Journal file: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/all.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Downloads/dldfall2022-main/Lab3/SV/clk_div.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/datapath.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/fsm.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/mux.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/register.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/hdmi_files/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Downloads/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/srobi18/Desktop/Final-Project/Demo/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.820 ; gain = 0.000
update_compile_order -fileset sources_1
add_files {C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/project.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:00:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:00:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:06:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:06:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
add_files {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/sub.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/console.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/project.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/adder.sv C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/glyphmap.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/top.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.sim/sim_1/behav/xsim/glbl.v C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/attributemap.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/console.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/glyphmap.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/attributemap.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
add_files -norecurse {C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/sub.sv C:/Users/srobi18/Desktop/Final-Project/SV/project.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/adder.sv C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/top.sv C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/sub.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/adder.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:26:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:26:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
add_files -norecurse {C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/sub.sv C:/Users/srobi18/Desktop/Final-Project/SV/project.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/adder.sv C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/top.sv C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/sub.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/adder.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:32:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:32:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.637 ; gain = 5.703
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24F66A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.508 ; gain = 1551.871
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:38:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:38:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210014A24F66A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24F66A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:41:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:41:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 14:44:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 14:44:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'flopr' [C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'tb' [C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'flopr()' found in library 'xil_defaultlib'
Duplicate found at line 28 of file C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv
	(Active) Duplicate found at line 2 of file C:/Users/srobi18/Desktop/Final-Project/datapath_control/flopr.sv
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'tb()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/srobi18/Desktop/Final-Project/datapath_control/silly_tb.sv
	(Active) Duplicate found at line 2 of file C:/Users/srobi18/Desktop/Final-Project/datapath_control/tb.sv
[Thu May  2 15:45:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May  2 15:47:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
add_files -norecurse {C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/project.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/project.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenrc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flop.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenl.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopenr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/flopens.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/floprc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/datapath_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 15:50:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 15:50:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3137.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3814.266 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3814.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3814.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3993.648 ; gain = 1156.008
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210014A24F66A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24F66A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210014A24F66A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24F66A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 16:08:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 16:08:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 16:20:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 16:20:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top_demo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4259.340 ; gain = 187.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Magic' [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr64' [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'lfsr64' (3#1) [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'evolve3' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'rules' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'rules' (6#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'evolve3' (7#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'evolve5' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'evolve5' (8#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'evolve8' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'evolve8' (9#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'game' (11#1) [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Magic' (12#1) [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_top' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter WAVE_RATE bound to: 480 - type: integer 
	Parameter SKIP bound to: 10 - type: integer 
	Parameter SEGMENT bound to: 50 - type: integer 
	Parameter START bound to: 270 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'hdmi_pll_xilinx' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_pll_xilinx' (16#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter BIT_WIDTH bound to: 32'sb00000000000000000000000000001011 
	Parameter BIT_HEIGHT bound to: 32'sb00000000000000000000000000001010 
	Parameter DVI_OUTPUT bound to: 1'b0 
	Parameter VIDEO_REFRESH_RATE bound to: 60.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter START_X bound to: 32'sb00000000000000000000000000000000 
	Parameter START_Y bound to: 32'sb00000000000000000000000000000000 
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'packet_picker' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter AUDIO_BIT_WIDTH_COMPARATOR bound to: 32'sb00000000000000000000000000010100 
	Parameter WORD_LENGTH bound to: 3'b100 
	Parameter WORD_LENGTH_LIMIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'audio_clock_regeneration_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter N bound to: 20'b00000001100000000000 
	Parameter CLK_AUDIO_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter CLK_AUDIO_COUNTER_END bound to: 6'b101111 
	Parameter CYCLE_TIME_STAMP_COUNTER_IDEAL bound to: 20'b00010010001000001010 
	Parameter CYCLE_TIME_STAMP_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'audio_clock_regeneration_packet' (17#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_sample_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
	Parameter GRADE bound to: 1'b0 
	Parameter SAMPLE_WORD_TYPE bound to: 1'b0 
	Parameter COPYRIGHT_NOT_ASSERTED bound to: 1'b1 
	Parameter PRE_EMPHASIS bound to: 3'b000 
	Parameter MODE bound to: 2'b00 
	Parameter CATEGORY_CODE bound to: 8'b00000000 
	Parameter SOURCE_NUMBER bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter CLOCK_ACCURACY bound to: 2'b00 
	Parameter WORD_LENGTH bound to: 4'b0010 
	Parameter ORIGINAL_SAMPLING_FREQUENCY bound to: 4'b0000 
	Parameter LAYOUT bound to: 1'b0 
	Parameter CHANNEL_STATUS_LENGTH bound to: 8'b11000000 
INFO: [Synth 8-6155] done synthesizing module 'audio_sample_packet' (18#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'auxiliary_video_information_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
	Parameter VIDEO_FORMAT bound to: 2'b00 
	Parameter ACTIVE_FORMAT_INFO_PRESENT bound to: 1'b0 
	Parameter BAR_INFO bound to: 2'b00 
	Parameter SCAN_INFO bound to: 2'b00 
	Parameter COLORIMETRY bound to: 2'b00 
	Parameter PICTURE_ASPECT_RATIO bound to: 2'b00 
	Parameter ACTIVE_FORMAT_ASPECT_RATIO bound to: 4'b1000 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter EXTENDED_COLORIMETRY bound to: 3'b000 
	Parameter RGB_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter NON_UNIFORM_PICTURE_SCALING bound to: 2'b00 
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter YCC_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter CONTENT_TYPE bound to: 2'b00 
	Parameter PIXEL_REPETITION bound to: 4'b0000 
	Parameter LENGTH bound to: 5'b01101 
	Parameter VERSION bound to: 8'b00000010 
	Parameter TYPE bound to: 7'b0000010 
INFO: [Synth 8-6155] done synthesizing module 'auxiliary_video_information_info_frame' (19#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'source_product_description_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter LENGTH bound to: 5'b11001 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000011 
INFO: [Synth 8-6155] done synthesizing module 'source_product_description_info_frame' (20#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
	Parameter AUDIO_CHANNEL_COUNT bound to: 3'b001 
	Parameter CHANNEL_ALLOCATION bound to: 8'b00000000 
	Parameter DOWN_MIX_INHIBITED bound to: 1'b0 
	Parameter LEVEL_SHIFT_VALUE bound to: 4'b0000 
	Parameter LOW_FREQUENCY_EFFECTS_PLAYBACK_LEVEL bound to: 2'b00 
	Parameter AUDIO_CODING_TYPE bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 3'b000 
	Parameter SAMPLE_SIZE bound to: 2'b00 
	Parameter LENGTH bound to: 5'b01010 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000100 
INFO: [Synth 8-6155] done synthesizing module 'audio_info_frame' (21#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'packet_picker' (22#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
INFO: [Synth 8-6157] synthesizing module 'packet_assembler' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'packet_assembler' (23#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized0' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized0' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized1' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized1' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'serializer' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6155] done synthesizing module 'serializer' (26#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (27#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
WARNING: [Synth 8-689] width (10) of port connection 'cx' does not match port width (11) of module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_top' (28#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
	Parameter DIGIT_ZERO bound to: 2'b00 
	Parameter DIGIT_ONE bound to: 2'b01 
	Parameter DIGIT_TWO bound to: 2'b10 
	Parameter DIGIT_THREE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (29#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (30#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (31#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4345.707 ; gain = 273.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4365.617 ; gain = 293.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4365.617 ; gain = 293.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4365.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'PRE_EMPHASIS' constraint because cell 'test/hdmi/true_hdmi_output.packet_picker/audio_sample_packet' is not directly connected to top level port. 'PRE_EMPHASIS' is ignored by Vivado but preserved inside the database. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:131]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4479.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4523.641 ; gain = 451.551
84 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4523.641 ; gain = 451.551
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4595.926 ; gain = 48.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Magic' [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr64' [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'lfsr64' (3#1) [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'evolve3' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'rules' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'rules' (6#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'evolve3' (7#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'evolve5' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'evolve5' (8#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'evolve8' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'evolve8' (9#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'game' (11#1) [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Magic' (12#1) [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_top' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter WAVE_RATE bound to: 480 - type: integer 
	Parameter SKIP bound to: 10 - type: integer 
	Parameter SEGMENT bound to: 50 - type: integer 
	Parameter START bound to: 270 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'hdmi_pll_xilinx' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_pll_xilinx' (16#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter BIT_WIDTH bound to: 32'sb00000000000000000000000000001011 
	Parameter BIT_HEIGHT bound to: 32'sb00000000000000000000000000001010 
	Parameter DVI_OUTPUT bound to: 1'b0 
	Parameter VIDEO_REFRESH_RATE bound to: 60.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter START_X bound to: 32'sb00000000000000000000000000000000 
	Parameter START_Y bound to: 32'sb00000000000000000000000000000000 
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'packet_picker' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter AUDIO_BIT_WIDTH_COMPARATOR bound to: 32'sb00000000000000000000000000010100 
	Parameter WORD_LENGTH bound to: 3'b100 
	Parameter WORD_LENGTH_LIMIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'audio_clock_regeneration_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter N bound to: 20'b00000001100000000000 
	Parameter CLK_AUDIO_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter CLK_AUDIO_COUNTER_END bound to: 6'b101111 
	Parameter CYCLE_TIME_STAMP_COUNTER_IDEAL bound to: 20'b00010010001000001010 
	Parameter CYCLE_TIME_STAMP_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'audio_clock_regeneration_packet' (17#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_sample_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
	Parameter GRADE bound to: 1'b0 
	Parameter SAMPLE_WORD_TYPE bound to: 1'b0 
	Parameter COPYRIGHT_NOT_ASSERTED bound to: 1'b1 
	Parameter PRE_EMPHASIS bound to: 3'b000 
	Parameter MODE bound to: 2'b00 
	Parameter CATEGORY_CODE bound to: 8'b00000000 
	Parameter SOURCE_NUMBER bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter CLOCK_ACCURACY bound to: 2'b00 
	Parameter WORD_LENGTH bound to: 4'b0010 
	Parameter ORIGINAL_SAMPLING_FREQUENCY bound to: 4'b0000 
	Parameter LAYOUT bound to: 1'b0 
	Parameter CHANNEL_STATUS_LENGTH bound to: 8'b11000000 
INFO: [Synth 8-6155] done synthesizing module 'audio_sample_packet' (18#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'auxiliary_video_information_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
	Parameter VIDEO_FORMAT bound to: 2'b00 
	Parameter ACTIVE_FORMAT_INFO_PRESENT bound to: 1'b0 
	Parameter BAR_INFO bound to: 2'b00 
	Parameter SCAN_INFO bound to: 2'b00 
	Parameter COLORIMETRY bound to: 2'b00 
	Parameter PICTURE_ASPECT_RATIO bound to: 2'b00 
	Parameter ACTIVE_FORMAT_ASPECT_RATIO bound to: 4'b1000 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter EXTENDED_COLORIMETRY bound to: 3'b000 
	Parameter RGB_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter NON_UNIFORM_PICTURE_SCALING bound to: 2'b00 
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter YCC_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter CONTENT_TYPE bound to: 2'b00 
	Parameter PIXEL_REPETITION bound to: 4'b0000 
	Parameter LENGTH bound to: 5'b01101 
	Parameter VERSION bound to: 8'b00000010 
	Parameter TYPE bound to: 7'b0000010 
INFO: [Synth 8-6155] done synthesizing module 'auxiliary_video_information_info_frame' (19#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'source_product_description_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter LENGTH bound to: 5'b11001 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000011 
INFO: [Synth 8-6155] done synthesizing module 'source_product_description_info_frame' (20#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
	Parameter AUDIO_CHANNEL_COUNT bound to: 3'b001 
	Parameter CHANNEL_ALLOCATION bound to: 8'b00000000 
	Parameter DOWN_MIX_INHIBITED bound to: 1'b0 
	Parameter LEVEL_SHIFT_VALUE bound to: 4'b0000 
	Parameter LOW_FREQUENCY_EFFECTS_PLAYBACK_LEVEL bound to: 2'b00 
	Parameter AUDIO_CODING_TYPE bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 3'b000 
	Parameter SAMPLE_SIZE bound to: 2'b00 
	Parameter LENGTH bound to: 5'b01010 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000100 
INFO: [Synth 8-6155] done synthesizing module 'audio_info_frame' (21#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'packet_picker' (22#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
INFO: [Synth 8-6157] synthesizing module 'packet_assembler' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'packet_assembler' (23#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized0' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized0' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized1' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized1' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'serializer' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6155] done synthesizing module 'serializer' (26#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (27#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
WARNING: [Synth 8-689] width (10) of port connection 'cx' does not match port width (11) of module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_top' (28#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
	Parameter DIGIT_ZERO bound to: 2'b00 
	Parameter DIGIT_ONE bound to: 2'b01 
	Parameter DIGIT_TWO bound to: 2'b10 
	Parameter DIGIT_THREE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (29#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (30#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (31#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4677.363 ; gain = 129.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4697.277 ; gain = 149.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4697.277 ; gain = 149.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4776.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'PRE_EMPHASIS' constraint because cell 'test/hdmi/true_hdmi_output.packet_picker/audio_sample_packet' is not directly connected to top level port. 'PRE_EMPHASIS' is ignored by Vivado but preserved inside the database. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:131]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4776.340 ; gain = 228.453
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 16:29:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 16:29:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  2 16:46:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 16:46:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4776.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4776.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4888.270 ; gain = 1.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Magic' [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr64' [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'lfsr64' (3#1) [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'evolve3' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'rules' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'rules' (6#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'evolve3' (7#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'evolve5' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'evolve5' (8#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'evolve8' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'evolve8' (9#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'game' (11#1) [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Magic' (12#1) [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_top' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter WAVE_RATE bound to: 480 - type: integer 
	Parameter SKIP bound to: 10 - type: integer 
	Parameter SEGMENT bound to: 50 - type: integer 
	Parameter START bound to: 270 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'hdmi_pll_xilinx' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_pll_xilinx' (16#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter BIT_WIDTH bound to: 32'sb00000000000000000000000000001011 
	Parameter BIT_HEIGHT bound to: 32'sb00000000000000000000000000001010 
	Parameter DVI_OUTPUT bound to: 1'b0 
	Parameter VIDEO_REFRESH_RATE bound to: 60.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter START_X bound to: 32'sb00000000000000000000000000000000 
	Parameter START_Y bound to: 32'sb00000000000000000000000000000000 
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'packet_picker' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter AUDIO_BIT_WIDTH_COMPARATOR bound to: 32'sb00000000000000000000000000010100 
	Parameter WORD_LENGTH bound to: 3'b100 
	Parameter WORD_LENGTH_LIMIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'audio_clock_regeneration_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter N bound to: 20'b00000001100000000000 
	Parameter CLK_AUDIO_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter CLK_AUDIO_COUNTER_END bound to: 6'b101111 
	Parameter CYCLE_TIME_STAMP_COUNTER_IDEAL bound to: 20'b00010010001000001010 
	Parameter CYCLE_TIME_STAMP_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'audio_clock_regeneration_packet' (17#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_sample_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
	Parameter GRADE bound to: 1'b0 
	Parameter SAMPLE_WORD_TYPE bound to: 1'b0 
	Parameter COPYRIGHT_NOT_ASSERTED bound to: 1'b1 
	Parameter PRE_EMPHASIS bound to: 3'b000 
	Parameter MODE bound to: 2'b00 
	Parameter CATEGORY_CODE bound to: 8'b00000000 
	Parameter SOURCE_NUMBER bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter CLOCK_ACCURACY bound to: 2'b00 
	Parameter WORD_LENGTH bound to: 4'b0010 
	Parameter ORIGINAL_SAMPLING_FREQUENCY bound to: 4'b0000 
	Parameter LAYOUT bound to: 1'b0 
	Parameter CHANNEL_STATUS_LENGTH bound to: 8'b11000000 
INFO: [Synth 8-6155] done synthesizing module 'audio_sample_packet' (18#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'auxiliary_video_information_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
	Parameter VIDEO_FORMAT bound to: 2'b00 
	Parameter ACTIVE_FORMAT_INFO_PRESENT bound to: 1'b0 
	Parameter BAR_INFO bound to: 2'b00 
	Parameter SCAN_INFO bound to: 2'b00 
	Parameter COLORIMETRY bound to: 2'b00 
	Parameter PICTURE_ASPECT_RATIO bound to: 2'b00 
	Parameter ACTIVE_FORMAT_ASPECT_RATIO bound to: 4'b1000 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter EXTENDED_COLORIMETRY bound to: 3'b000 
	Parameter RGB_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter NON_UNIFORM_PICTURE_SCALING bound to: 2'b00 
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter YCC_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter CONTENT_TYPE bound to: 2'b00 
	Parameter PIXEL_REPETITION bound to: 4'b0000 
	Parameter LENGTH bound to: 5'b01101 
	Parameter VERSION bound to: 8'b00000010 
	Parameter TYPE bound to: 7'b0000010 
INFO: [Synth 8-6155] done synthesizing module 'auxiliary_video_information_info_frame' (19#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'source_product_description_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter LENGTH bound to: 5'b11001 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000011 
INFO: [Synth 8-6155] done synthesizing module 'source_product_description_info_frame' (20#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
	Parameter AUDIO_CHANNEL_COUNT bound to: 3'b001 
	Parameter CHANNEL_ALLOCATION bound to: 8'b00000000 
	Parameter DOWN_MIX_INHIBITED bound to: 1'b0 
	Parameter LEVEL_SHIFT_VALUE bound to: 4'b0000 
	Parameter LOW_FREQUENCY_EFFECTS_PLAYBACK_LEVEL bound to: 2'b00 
	Parameter AUDIO_CODING_TYPE bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 3'b000 
	Parameter SAMPLE_SIZE bound to: 2'b00 
	Parameter LENGTH bound to: 5'b01010 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000100 
INFO: [Synth 8-6155] done synthesizing module 'audio_info_frame' (21#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'packet_picker' (22#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
INFO: [Synth 8-6157] synthesizing module 'packet_assembler' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'packet_assembler' (23#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized0' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized0' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized1' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized1' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'serializer' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6155] done synthesizing module 'serializer' (26#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (27#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
WARNING: [Synth 8-689] width (10) of port connection 'cx' does not match port width (11) of module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_top' (28#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
	Parameter DIGIT_ZERO bound to: 2'b00 
	Parameter DIGIT_ONE bound to: 2'b01 
	Parameter DIGIT_TWO bound to: 2'b10 
	Parameter DIGIT_THREE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (29#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (30#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (31#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4991.297 ; gain = 104.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4992.875 ; gain = 106.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4992.875 ; gain = 106.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 5017.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'PRE_EMPHASIS' constraint because cell 'test/hdmi/true_hdmi_output.packet_picker/audio_sample_packet' is not directly connected to top level port. 'PRE_EMPHASIS' is ignored by Vivado but preserved inside the database. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:131]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5017.309 ; gain = 130.598
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:04:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:04:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5017.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/srobi18/Desktop/Final-Project/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Magic' [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/srobi18/Desktop/Final-Project/SV/FSM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr64' [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'lfsr64' (3#1) [C:/Users/srobi18/Desktop/Final-Project/SV/lfsr.sv:22]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/srobi18/Desktop/Final-Project/SV/mux.sv:30]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/srobi18/Desktop/Final-Project/SV/flopr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'evolve3' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'rules' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'rules' (6#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'evolve3' (7#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'evolve5' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'evolve5' (8#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'evolve8' [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'evolve8' (9#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/srobi18/Desktop/Final-Project/SV/datapath.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'game' (11#1) [C:/Users/srobi18/Desktop/Final-Project/SV/project.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Magic' (12#1) [C:/Users/srobi18/Desktop/Final-Project/SV/Magic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_top' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter WAVE_RATE bound to: 480 - type: integer 
	Parameter SKIP bound to: 10 - type: integer 
	Parameter SEGMENT bound to: 50 - type: integer 
	Parameter START bound to: 270 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6157] synthesizing module 'hdmi_pll_xilinx' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_pll_xilinx' (16#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter BIT_WIDTH bound to: 32'sb00000000000000000000000000001011 
	Parameter BIT_HEIGHT bound to: 32'sb00000000000000000000000000001010 
	Parameter DVI_OUTPUT bound to: 1'b0 
	Parameter VIDEO_REFRESH_RATE bound to: 60.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter START_X bound to: 32'sb00000000000000000000000000000000 
	Parameter START_Y bound to: 32'sb00000000000000000000000000000000 
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'packet_picker' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter AUDIO_BIT_WIDTH bound to: 16 - type: integer 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter AUDIO_BIT_WIDTH_COMPARATOR bound to: 32'sb00000000000000000000000000010100 
	Parameter WORD_LENGTH bound to: 3'b100 
	Parameter WORD_LENGTH_LIMIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'audio_clock_regeneration_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
	Parameter AUDIO_RATE bound to: 48000 - type: integer 
	Parameter N bound to: 20'b00000001100000000000 
	Parameter CLK_AUDIO_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter CLK_AUDIO_COUNTER_END bound to: 6'b101111 
	Parameter CYCLE_TIME_STAMP_COUNTER_IDEAL bound to: 20'b00010010001000001010 
	Parameter CYCLE_TIME_STAMP_COUNTER_WIDTH bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'audio_clock_regeneration_packet' (17#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_sample_packet' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
	Parameter GRADE bound to: 1'b0 
	Parameter SAMPLE_WORD_TYPE bound to: 1'b0 
	Parameter COPYRIGHT_NOT_ASSERTED bound to: 1'b1 
	Parameter PRE_EMPHASIS bound to: 3'b000 
	Parameter MODE bound to: 2'b00 
	Parameter CATEGORY_CODE bound to: 8'b00000000 
	Parameter SOURCE_NUMBER bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 4'b0010 
	Parameter CLOCK_ACCURACY bound to: 2'b00 
	Parameter WORD_LENGTH bound to: 4'b0010 
	Parameter ORIGINAL_SAMPLING_FREQUENCY bound to: 4'b0000 
	Parameter LAYOUT bound to: 1'b0 
	Parameter CHANNEL_STATUS_LENGTH bound to: 8'b11000000 
INFO: [Synth 8-6155] done synthesizing module 'audio_sample_packet' (18#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'auxiliary_video_information_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
	Parameter VIDEO_FORMAT bound to: 2'b00 
	Parameter ACTIVE_FORMAT_INFO_PRESENT bound to: 1'b0 
	Parameter BAR_INFO bound to: 2'b00 
	Parameter SCAN_INFO bound to: 2'b00 
	Parameter COLORIMETRY bound to: 2'b00 
	Parameter PICTURE_ASPECT_RATIO bound to: 2'b00 
	Parameter ACTIVE_FORMAT_ASPECT_RATIO bound to: 4'b1000 
	Parameter IT_CONTENT bound to: 1'b1 
	Parameter EXTENDED_COLORIMETRY bound to: 3'b000 
	Parameter RGB_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter NON_UNIFORM_PICTURE_SCALING bound to: 2'b00 
	Parameter VIDEO_ID_CODE bound to: 32'sb00000000000000000000000000000100 
	Parameter YCC_QUANTIZATION_RANGE bound to: 2'b00 
	Parameter CONTENT_TYPE bound to: 2'b00 
	Parameter PIXEL_REPETITION bound to: 4'b0000 
	Parameter LENGTH bound to: 5'b01101 
	Parameter VERSION bound to: 8'b00000010 
	Parameter TYPE bound to: 7'b0000010 
INFO: [Synth 8-6155] done synthesizing module 'auxiliary_video_information_info_frame' (19#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'source_product_description_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
	Parameter VENDOR_NAME bound to: 64'b0101010101101110011010110110111001101111011101110110111000000000 
	Parameter PRODUCT_DESCRIPTION bound to: 128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SOURCE_DEVICE_INFORMATION bound to: 8'b00000000 
	Parameter LENGTH bound to: 5'b11001 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000011 
INFO: [Synth 8-6155] done synthesizing module 'source_product_description_info_frame' (20#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv:5]
INFO: [Synth 8-6157] synthesizing module 'audio_info_frame' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
	Parameter AUDIO_CHANNEL_COUNT bound to: 3'b001 
	Parameter CHANNEL_ALLOCATION bound to: 8'b00000000 
	Parameter DOWN_MIX_INHIBITED bound to: 1'b0 
	Parameter LEVEL_SHIFT_VALUE bound to: 4'b0000 
	Parameter LOW_FREQUENCY_EFFECTS_PLAYBACK_LEVEL bound to: 2'b00 
	Parameter AUDIO_CODING_TYPE bound to: 4'b0000 
	Parameter SAMPLING_FREQUENCY bound to: 3'b000 
	Parameter SAMPLE_SIZE bound to: 2'b00 
	Parameter LENGTH bound to: 5'b01010 
	Parameter VERSION bound to: 8'b00000001 
	Parameter TYPE bound to: 7'b0000100 
INFO: [Synth 8-6155] done synthesizing module 'audio_info_frame' (21#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'packet_picker' (22#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:4]
INFO: [Synth 8-6157] synthesizing module 'packet_assembler' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'packet_assembler' (23#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized0' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized0' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_channel__parameterized1' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
	Parameter CN bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'tmds_channel__parameterized1' (24#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'serializer' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
	Parameter NUM_CHANNELS bound to: 32'sb00000000000000000000000000000011 
	Parameter VIDEO_RATE bound to: 74250000.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6155] done synthesizing module 'serializer' (26#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (27#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:4]
WARNING: [Synth 8-689] width (10) of port connection 'cx' does not match port width (11) of module 'hdmi' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_top' (28#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
	Parameter DIGIT_ZERO bound to: 2'b00 
	Parameter DIGIT_ONE bound to: 2'b01 
	Parameter DIGIT_TWO bound to: 2'b10 
	Parameter DIGIT_THREE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (29#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (30#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (31#1) [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5017.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5031.711 ; gain = 14.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5031.711 ; gain = 14.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 5056.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'PRE_EMPHASIS' constraint because cell 'test/hdmi/true_hdmi_output.packet_picker/audio_sample_packet' is not directly connected to top level port. 'PRE_EMPHASIS' is ignored by Vivado but preserved inside the database. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv:131]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5056.602 ; gain = 39.293
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:19:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:19:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:24:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:24:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:33:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:33:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:48:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:48:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  2 17:59:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/synth_1/runme.log
[Thu May  2 17:59:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/srobi18/Desktop/Final-Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
