- name: TTBR0_EL2
  long_name: "Translation Table Base Register 0 (EL2)"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x4
        op2: 0x0
        crm: 0x0
        crn: 0x2
        operand_mnemonic: TTBR0_EL2

      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x0
        op2: 0x0
        crm: 0x0
        crn: 0x2
        operand_mnemonic: TTBR0_EL1

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x4
        op2: 0x0
        crm: 0x0
        crn: 0x2
        operand_mnemonic: TTBR0_EL2

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x0
        op2: 0x0
        crm: 0x0
        crn: 0x2
        operand_mnemonic: TTBR0_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: 0
            lsb: 0
            msb: 0
            reserved0: True

          - name: CnP
            lsb: 0
            msb: 0

          - name: BADDR
            lsb: 1
            msb: 47

          - name: 0
            lsb: 48
            msb: 63
            reserved0: True

          - name: ASID
            lsb: 48
            msb: 63
