

================================================================
== Vivado HLS Report for 'A_IO_L1_in_boundary_0_11_s'
================================================================
* Date:           Sat Jun 19 18:25:57 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.835 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       28|       28| 93.324 ns | 93.324 ns |   28|   28|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       12|       12|         2|          1|          1|    12|    yes   |
        |- Loop 2  |       12|       12|         2|          1|          1|    12|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       46|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       65|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      126|    -|
|Register             |        -|      -|      412|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      412|      237|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |kernel0_mux_124_32_1_1_U55  |kernel0_mux_124_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_153_p2               |     +    |      0|  0|   6|           4|           1|
    |c2_V_fu_225_p2                    |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln899_2_fu_147_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_219_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  46|          26|          20|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  33|          6|    1|          6|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1               |  15|          3|    1|          3|
    |ap_phi_mux_p_02_0_i2_phi_fu_139_p4    |   9|          2|    4|          8|
    |ap_phi_mux_p_031_0_i_0_phi_fu_127_p4  |   9|          2|    4|          8|
    |fifo_A_in_V_blk_n                     |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n              |   9|          2|    1|          2|
    |p_02_0_i2_reg_135                     |   9|          2|    4|          8|
    |p_031_0_i_0_reg_123                   |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 126|         26|   22|         50|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln700_reg_374        |   4|   0|    4|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |c2_V_reg_383             |   4|   0|    4|          0|
    |icmp_ln899_2_reg_370     |   1|   0|    1|          0|
    |icmp_ln899_reg_379       |   1|   0|    1|          0|
    |p_02_0_i2_reg_135        |   4|   0|    4|          0|
    |p_031_0_i_0_reg_123      |   4|   0|    4|          0|
    |tmp_1215_fu_66           |  32|   0|   32|          0|
    |tmp_1216_fu_70           |  32|   0|   32|          0|
    |tmp_1217_fu_74           |  32|   0|   32|          0|
    |tmp_1218_fu_78           |  32|   0|   32|          0|
    |tmp_1219_fu_82           |  32|   0|   32|          0|
    |tmp_1220_fu_86           |  32|   0|   32|          0|
    |tmp_1221_fu_90           |  32|   0|   32|          0|
    |tmp_1222_fu_94           |  32|   0|   32|          0|
    |tmp_1223_fu_98           |  32|   0|   32|          0|
    |tmp_1224_fu_102          |  32|   0|   32|          0|
    |tmp_1225_fu_106          |  32|   0|   32|          0|
    |tmp_fu_62                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 412|   0|  412|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | A_IO_L1_in_boundary<0, 11> | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |         fifo_A_in_V        |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |         fifo_A_in_V        |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |         fifo_A_in_V        |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  |     fifo_A_local_out_V     |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  |     fifo_A_local_out_V     |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  |     fifo_A_local_out_V     |    pointer   |
+---------------------------+-----+-----+------------+----------------------------+--------------+

