0.7
2020.2
May  7 2023
15:10:42
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.sim/sim_1/behav/xsim/glbl.v,1702529501,verilog,,,,glbl,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sim_1/new/tb_RV32I.v,1702529501,verilog,,,,tb_RV32I,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/RV32I.v,1702533639,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/addr_controller.v,,RV32I,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/addr_controller.v,1702529501,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/alu.v,,addr_controller,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/alu.v,1702529501,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/control_unit.v,,alu,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/control_unit.v,1702533050,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/data_mem.v,,control_unit,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/data_mem.v,1702533591,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/imm_gen.v,,data_mem,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/imm_gen.v,1702532311,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/instr_mem.v,,imm_gen,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/instr_mem.v,1702529501,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/reg_file.v,,instr_mem,,,,,,,,
/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sources_1/new/reg_file.v,1702529501,verilog,,/home/va/riscv-32i-fpga/riscv_32i/RISC-V_Local.srcs/sim_1/new/tb_RV32I.v,,reg_file,,,,,,,,
