Oh no...

Cycle: 8
RARS instruction number: 5	Instruction: ori x9,x0,291
Expected:	Register Write to Reg: 0x09 Val: 0x00000123
Got     :	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Incorrect write

Cycle: 9
RARS instruction number: 11	Instruction: jal x1,52
Expected:	Register Write to Reg: 0x01 Val: 0x0040003C
Got     :	Register Write to Reg: 0x09 Val: 0x00000123
Incorrect write

Cycle: 11
RARS instruction number: 12	Instruction: ori x18,x0,291
Expected:	Register Write to Reg: 0x12 Val: 0x00000123
Got     :	Register Write to Reg: 0x09 Val: 0x00000123
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


