pin,slack
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]:CLK,1936
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]:Q,1936
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]:C,1163
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]:Y,1163
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:D,174365
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:Q,174588
UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:A,171459
UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:B,169548
UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:C,172885
UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:D,172787
UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:Y,169548
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:A,174679
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:B,174631
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:C,174570
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:D,174507
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:Y,174507
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:Q,3970
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]:A,2035
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]:B,2001
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]:C,1699
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]:D,1659
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]:Y,1659
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:CLK,2421
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:Q,2421
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]:CLK,570
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]:Q,570
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:CLK,-720
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:D,3213
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:Q,-720
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_6:Y,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:Q,175379
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:A,1933
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:B,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:P,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:Y3A,2012
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:B,174965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:C,172993
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:CC,173084
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:P,172993
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:S,173084
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI54QO8[2]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:CLK,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:D,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:Q,760
Controler_0/Command_Decoder_0/AE_CMD_Data[18]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[18]:CLK,-158
Controler_0/Command_Decoder_0/AE_CMD_Data[18]:D,1258
Controler_0/Command_Decoder_0/AE_CMD_Data[18]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[18]:Q,-158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]:CLK,742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]:D,9
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]:Q,742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]:SLn,1056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:CLK,-602
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:D,2687
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:Q,-602
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9]:A,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9]:B,175427
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9]:Y,175427
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:D,1248
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:Q,3222
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]:A,2058
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]:B,2024
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]:C,1722
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]:D,1682
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]:Y,1682
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:A,170360
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:B,169548
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:C,170367
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:D,171134
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:Y,169548
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10:A,709
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10:B,672
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10:C,606
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_10:Y,561
Controler_0/Command_Decoder_0/counter_cry[20]:B,2733
Controler_0/Command_Decoder_0/counter_cry[20]:CC,2563
Controler_0/Command_Decoder_0/counter_cry[20]:P,2733
Controler_0/Command_Decoder_0/counter_cry[20]:S,2563
Controler_0/Command_Decoder_0/counter_cry[20]:Y3,
Controler_0/Command_Decoder_0/counter_cry[20]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1:CLK,3039
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1:D,2844
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1:Q,3039
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]:CLK,1978
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]:D,2101
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]:Q,1978
UART_Protocol_1/mko_0/counter_5_axb_4:A,173115
UART_Protocol_1/mko_0/counter_5_axb_4:B,173073
UART_Protocol_1/mko_0/counter_5_axb_4:C,171495
UART_Protocol_1/mko_0/counter_5_axb_4:D,169573
UART_Protocol_1/mko_0/counter_5_axb_4:Y,169573
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:CLK,1649
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:D,1875
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:Q,1649
Data_Block_0/Test_Generator_0/Test_Data_6[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_6[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_6[10]:Q,2089
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:A,175476
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:B,175439
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:D,174457
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:Y,174457
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]:CLK,173723
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]:Q,173723
Controler_0/ADI_SPI_0/data_counter[12]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[12]:CLK,-1269
Controler_0/ADI_SPI_0/data_counter[12]:D,-1124
Controler_0/ADI_SPI_0/data_counter[12]:EN,2768
Controler_0/ADI_SPI_0/data_counter[12]:Q,-1269
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]:D,2005
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]:Q,3185
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:CLK,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:Q,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:A,173222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:B,173250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:C,173090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:D,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:P,173816
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:Y,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI56QP4[0]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:A,2657
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:B,2524
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:C,2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:CC,2901
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:P,2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:S,2901
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJJVF1[0]:Y3A,2538
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:C,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:Y,172570
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_4:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_33:B,2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_33:C,2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_33:IPB,2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_33:IPC,2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_33:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:CLK,-605
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:D,3002
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:Q,-605
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:C,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:Y,258
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]:A,2000
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]:B,1966
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]:C,1664
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]:D,1624
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]:Y,1624
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:A,174681
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:B,174637
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:C,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:Y,172812
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0]:B,280
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0]:C,-1117
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0]:D,-497
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0]:Y,-1117
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10]:A,174890
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10]:B,175118
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10]:Y,174890
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:C,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:Y,327
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:D,174367
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:Q,174588
Controler_0/Command_Decoder_0/counter_cry[14]:B,2666
Controler_0/Command_Decoder_0/counter_cry[14]:CC,2616
Controler_0/Command_Decoder_0/counter_cry[14]:P,2666
Controler_0/Command_Decoder_0/counter_cry[14]:S,2616
Controler_0/Command_Decoder_0/counter_cry[14]:Y3,
Controler_0/Command_Decoder_0/counter_cry[14]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:Y,407
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:D,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:CLK,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:D,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:Q,1998
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]:CLK,2058
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]:D,1958
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]:Q,2058
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_13:B,2741
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_13:C,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_13:IPB,2741
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_13:IPC,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:CLK,173025
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:D,175343
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:EN,175182
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:Q,173025
Data_Block_0/Test_Generator_0/Test_Data_2[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_2[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_2[6]:Q,2052
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:B,700
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:CC,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:P,700
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:S,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_25:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:Y,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:CLK,173197
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:D,173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:Q,173197
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:A,173368
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:B,173324
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:C,173275
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:D,173169
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:Y,173169
Controler_0/ADI_SPI_0/wr_addr_buffer[14]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[14]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[14]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[14]:Q,3119
Controler_0/Command_Decoder_0/AE_CMD_Data[36]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[36]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[36]:D,1243
Controler_0/Command_Decoder_0/AE_CMD_Data[36]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[36]:Q,3970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:CLK,2322
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:D,2436
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:Q,2322
Data_Block_0/Test_Generator_0/Test_Data_0_1[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[3]:CLK,2058
Data_Block_0/Test_Generator_0/Test_Data_0_1[3]:D,3213
Data_Block_0/Test_Generator_0/Test_Data_0_1[3]:Q,2058
Data_Block_0/Test_Generator_0/Test_Data_0_1[3]:SLn,3472
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:A,-585
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:B,-629
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:CC,-888
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:P,-629
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:S,-888
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIAVF42[2]:Y3A,-619
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK,2135
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:D,1814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:Q,2135
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:D,1176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:Q,3222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:Y,174607
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]:CLK,173832
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]:Q,173832
Controler_0/Command_Decoder_0/state_reg_RNO[4]:A,3204
Controler_0/Command_Decoder_0/state_reg_RNO[4]:B,3127
Controler_0/Command_Decoder_0/state_reg_RNO[4]:C,1507
Controler_0/Command_Decoder_0/state_reg_RNO[4]:D,1298
Controler_0/Command_Decoder_0/state_reg_RNO[4]:Y,1298
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:B,44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:C,175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPB,44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPC,175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:B,2931
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:C,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:CC,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:P,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:S,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[14]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:Y,175202
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[10],692
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[1],1899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[2],995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[3],789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[4],738
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[5],710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[6],769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[7],723
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[8],688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:CC[9],745
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[0],1639
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[1],688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[2],769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[3],817
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[4],766
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[5],840
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[6],792
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[7],761
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[8],833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:P[9],991
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0:Y3[9],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]:C,1265
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]:Y,1265
Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]:A,1289
Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]:B,696
Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]:C,1394
Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]:D,1273
Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]:Y,696
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:C,172668
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:Y,172668
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:B,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:C,1438
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:P,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:Y,908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:A,172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:B,174915
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:P,172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3A,174988
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:B,174957
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:CC,173216
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:P,174957
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:S,173216
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKO1I2[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15]:Y,-273
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_26:A,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_26:Y,1929
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:Y,175429
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_28:A,1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_28:Y,1769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,174421
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],3513
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],3485
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],3481
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],3462
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],3441
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],3499
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],3515
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],3532
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],3522
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],3498
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],42
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],24
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:C,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:Y,172487
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:CLK,1433
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:D,2571
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:Q,1433
Controler_0/Answer_Encoder_0/periph_data_iv_0[2]:A,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0[2]:B,1394
Controler_0/Answer_Encoder_0/periph_data_iv_0[2]:C,1117
Controler_0/Answer_Encoder_0/periph_data_iv_0[2]:D,483
Controler_0/Answer_Encoder_0/periph_data_iv_0[2]:Y,-153
UART_Protocol_1/UART_TX_Protocol_0/counter_n1:A,175470
UART_Protocol_1/UART_TX_Protocol_0/counter_n1:B,175435
UART_Protocol_1/UART_TX_Protocol_0/counter_n1:Y,175435
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:A,174625
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:B,174582
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:C,173735
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:D,173687
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:Y,173687
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:D,174350
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]:Q,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]:CLK,2334
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]:Q,2334
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:B,172902
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:C,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:P,174876
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]:D,2029
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]:Q,3185
Controler_0/Command_Decoder_0/counter[7]:ALn,1695
Controler_0/Command_Decoder_0/counter[7]:CLK,-288
Controler_0/Command_Decoder_0/counter[7]:D,2700
Controler_0/Command_Decoder_0/counter[7]:Q,-288
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:C,2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPC,2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:B,175170
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:C,173214
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:CC,173067
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:P,173214
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:S,173067
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHOCVE1[7]:Y3A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:A,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:B,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:C,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:Y,2925
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:CLK,2098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:D,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:Q,2098
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11]:A,-173
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11]:B,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11]:Y,-200
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO:A,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO:Y,1889
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:Y,3169
Controler_0/ADI_SPI_0/tx_data_buffer[4]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[4]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[4]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[4]:Q,3119
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_24:Y,
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]:CLK,174997
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]:Q,174997
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:D,174365
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:Q,174588
Controler_0/ADI_SPI_0/sclk_4:A,3219
Controler_0/ADI_SPI_0/sclk_4:B,2971
Controler_0/ADI_SPI_0/sclk_4:Y,2971
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:A,173692
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:B,174495
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:Y,173692
Data_Block_0/Test_Generator_0/Test_Data_7[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_7[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_7[9]:Q,2120
Data_Block_0/Test_Generator_0/Test_Data_1[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_1[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_1[3]:Q,2064
UART_Protocol_0/UART_RX_Protocol_0/counter[11]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[11]:CLK,171263
UART_Protocol_0/UART_RX_Protocol_0/counter[11]:D,174899
UART_Protocol_0/UART_RX_Protocol_0/counter[11]:Q,171263
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:D,1840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:Q,2328
UART_Protocol_0/UART_RX_Protocol_0/counter[18]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[18]:CLK,174580
UART_Protocol_0/UART_RX_Protocol_0/counter[18]:D,174905
UART_Protocol_0/UART_RX_Protocol_0/counter[18]:Q,174580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:C,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:Y,172589
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:A,172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:B,175044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:P,172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3A,175052
Controler_0/Command_Decoder_0/AE_CMD_Data[34]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[34]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[34]:D,1254
Controler_0/Command_Decoder_0/AE_CMD_Data[34]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[34]:Q,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:CLK,794
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:D,995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:Q,794
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_10:Y,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:CLK,173980
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:Q,173980
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:A,704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:B,2755
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:P,704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3A,2755
Controler_0/Answer_Encoder_0/periph_data_buffer[15]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[15]:CLK,2774
Controler_0/Answer_Encoder_0/periph_data_buffer[15]:D,-345
Controler_0/Answer_Encoder_0/periph_data_buffer[15]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[15]:Q,2774
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2058
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2076
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:A,870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:B,2704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:P,870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3A,2718
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[10],168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[11],138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[2],1303
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[3],292
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[4],238
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[5],213
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[6],254
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[7],204
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[8],173
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:CC[9],221
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[0],2592
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[10],422
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[1],970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[2],149
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[3],198
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[4],147
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[5],220
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[6],170
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[7],138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[8],211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:P[9],368
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3A[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:A,175458
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:B,175409
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:C,174459
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:D,173476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:Y,173476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[10],174929
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[1],175227
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[2],175194
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[3],175026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[4],174975
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[5],174947
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[6],175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[7],174960
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[8],174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:CC[9],174982
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[0],174969
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[1],174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[2],174993
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[3],175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[4],175003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[5],175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[6],175029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[7],174998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[8],175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:P[9],175215
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:C,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:Y,172504
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]:D,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]:Q,2394
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]:C,1080
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]:Y,1080
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:A,-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:B,499
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:P,-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_28:Y3A,580
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_7:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]:CLK,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]:D,2005
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]:Q,1979
Controler_0/ADI_SPI_0/un1_counter_s_8:B,3080
Controler_0/ADI_SPI_0/un1_counter_s_8:CC,2665
Controler_0/ADI_SPI_0/un1_counter_s_8:P,
Controler_0/ADI_SPI_0/un1_counter_s_8:S,2665
Controler_0/ADI_SPI_0/un1_counter_s_8:Y3,
Controler_0/ADI_SPI_0/un1_counter_s_8:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:CLK,175429
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:D,174507
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:Q,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2:A,-137
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2:B,-185
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2:C,-225
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2:D,-328
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2:Y,-328
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:A,175204
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:B,175435
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:Y,175204
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:D,1255
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:Q,3222
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:B,175049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:C,173100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:CC,172970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:P,173100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:S,172970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII4K0J[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:C,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:Y,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:B,2955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:CC,2722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:P,2955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:S,2722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:B,175096
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:CC,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:P,175096
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:S,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[29]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:B,174997
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:C,2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPB,174997
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPC,2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPD,
DBGport_6_obuf/U_IOTRI:D,
DBGport_6_obuf/U_IOTRI:DOUT,
DBGport_6_obuf/U_IOTRI:EOUT,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_17:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_17:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_17:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:C,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:Y,305
UART_Protocol_0/mko_0/counter_5_cry_22_0:A,169818
UART_Protocol_0/mko_0/counter_5_cry_22_0:B,171464
UART_Protocol_0/mko_0/counter_5_cry_22_0:C,174997
UART_Protocol_0/mko_0/counter_5_cry_22_0:CC,169578
UART_Protocol_0/mko_0/counter_5_cry_22_0:P,169818
UART_Protocol_0/mko_0/counter_5_cry_22_0:S,169578
UART_Protocol_0/mko_0/counter_5_cry_22_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_22_0:Y3A,171514
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:B,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:CC,175227
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:P,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:S,175227
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:CLK,172791
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:Q,172791
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:D,174457
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[10],172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[0],173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[1],172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[2],172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[3],172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[4],172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[5],172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[6],172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[7],172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[8],172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[9],173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[0],174978
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[1],174988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[2],175057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[3],175052
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[4],175060
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[5],175122
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[6],175015
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[7],175034
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[8],175107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[9],175238
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[10],174929
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[11],174899
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[1],175227
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[2],175194
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[3],175026
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[4],174975
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[5],174947
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[6],175006
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[7],174960
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[8],174925
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CC[9],174982
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:CO,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[0],174798
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[10],174901
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[11],174949
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[1],174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[2],174822
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[3],174878
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[4],174818
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[5],174888
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[6],174866
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[7],174835
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[8],174889
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:P[9],174933
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[10],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[11],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[8],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3A[9],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[10],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[11],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[8],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12]:Y,-273
Data_Block_0/Test_Generator_0/Test_Data_5[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_5[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_5[5]:Q,2094
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:C,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:Y,412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_9:IPD,
Data_Block_0/Test_Generator_0/Test_Data_0_1[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_0_1[5]:D,2934
Data_Block_0/Test_Generator_0/Test_Data_0_1[5]:Q,2094
Data_Block_0/Test_Generator_0/Test_Data_0_1[5]:SLn,3472
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:C,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:Y,258
Data_Block_0/Test_Generator_0/Test_Data_3[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_3[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_3[7]:Q,2023
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:CLK,1974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:D,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:Q,1974
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_25:C,2763
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_25:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_25:IPC,2763
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_25:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:B,172564
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:CC,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:P,172564
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:S,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9GLD1[9]:Y3A,
Controler_0/ADI_SPI_0/addr_counter[26]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[26]:CLK,-1160
Controler_0/ADI_SPI_0/addr_counter[26]:D,-1269
Controler_0/ADI_SPI_0/addr_counter[26]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[26]:Q,-1160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:D,173334
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:Q,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:Y,175158
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:A,-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:B,1156
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:CC,-1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:P,-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:S,-1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3A,1180
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:Q,
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:B,2733
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:C,-1088
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:CC,-1322
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:P,-1088
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:S,-1322
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIEDF6R9[25]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:CLK,695
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:Q,695
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:A,-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:B,-453
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:C,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:D,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:Y,-1965
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]:A,2295
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]:B,547
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]:C,152
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]:Y,152
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]:A,1780
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]:B,1983
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]:C,42
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]:D,1581
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]:Y,42
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]:CLK,1829
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]:Q,1829
UART_Protocol_1/mko_0/counter[3]:ALn,175093
UART_Protocol_1/mko_0/counter[3]:CLK,172193
UART_Protocol_1/mko_0/counter[3]:D,169778
UART_Protocol_1/mko_0/counter[3]:Q,172193
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:B,2465
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:C,-1375
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:CC,169
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:P,-1375
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:S,-734
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIIUURM[0]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]:CLK,175091
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]:Q,175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:A,1180
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:Y,1180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:B,175340
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:CC,174929
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:S,174929
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:B,174980
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPB,174980
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPD,
UART_Protocol_0/mko_0/counter_5_cry_11:A,169757
UART_Protocol_0/mko_0/counter_5_cry_11:B,171403
UART_Protocol_0/mko_0/counter_5_cry_11:C,174934
UART_Protocol_0/mko_0/counter_5_cry_11:CC,169651
UART_Protocol_0/mko_0/counter_5_cry_11:P,169757
UART_Protocol_0/mko_0/counter_5_cry_11:S,169651
UART_Protocol_0/mko_0/counter_5_cry_11:Y3,
UART_Protocol_0/mko_0/counter_5_cry_11:Y3A,171469
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:CLK,175280
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:Q,175280
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:CLK,591
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:D,3952
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:Q,591
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
Controler_0/ADI_SPI_0/addr_counter[30]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[30]:CLK,-1033
Controler_0/ADI_SPI_0/addr_counter[30]:D,-1341
Controler_0/ADI_SPI_0/addr_counter[30]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[30]:Q,-1033
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[10],173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[11],173079
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[1],173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[2],172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[3],172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[4],172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[5],172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[6],172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[7],172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[8],172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:CC[9],172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[0],172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[10],174292
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[1],173717
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[2],173779
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[3],173840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[4],173789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[5],173847
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[6],173940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[7],173909
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[8],173972
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:P[9],174231
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0:Y3[9],
UART_Protocol_1/UART_RX_Protocol_0/counter[29]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[29]:CLK,174625
UART_Protocol_1/UART_RX_Protocol_0/counter[29]:D,174745
UART_Protocol_1/UART_RX_Protocol_0/counter[29]:Q,174625
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:CLK,174496
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:D,173476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:Q,174496
Controler_0/Command_Decoder_0/counter[1]:ALn,1695
Controler_0/Command_Decoder_0/counter[1]:CLK,-1221
Controler_0/Command_Decoder_0/counter[1]:D,2967
Controler_0/Command_Decoder_0/counter[1]:Q,-1221
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:B,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:P,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:A,173105
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:B,173062
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:C,173032
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:D,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:Y,172987
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:A,172003
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:B,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:C,171900
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:Y,171064
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:B,957
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:CC,601
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:P,957
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:S,601
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_27:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:Y,407
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:CLK,778
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:D,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:Q,778
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_9:C,2721
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_9:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_9:IPC,2721
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_9:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]:CLK,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]:D,2029
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]:Q,1979
Controler_0/Answer_Encoder_0/periph_data_iv_0[3]:A,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0[3]:B,306
Controler_0/Answer_Encoder_0/periph_data_iv_0[3]:C,3119
Controler_0/Answer_Encoder_0/periph_data_iv_0[3]:D,1229
Controler_0/Answer_Encoder_0/periph_data_iv_0[3]:Y,-186
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]:CLK,175035
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]:Q,175035
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:Q,176230
UART_Protocol_1/mko_0/counter[1]:ALn,175093
UART_Protocol_1/mko_0/counter[1]:CLK,172232
UART_Protocol_1/mko_0/counter[1]:D,169987
UART_Protocol_1/mko_0/counter[1]:Q,172232
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:CLK,173992
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:D,173005
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:Q,173992
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:B,1829
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:CC,-104
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:P,1829
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:S,-104
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_13:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:A,175446
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:B,175411
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:Y,175411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:B,750
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:CC,604
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:P,750
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:S,604
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_21:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:B,3068
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:C,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:CC,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:P,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:S,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:Y3A,
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:A,172392
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:B,172348
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:C,172299
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:D,172193
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:Y,172193
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:CLK,794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:D,995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:Q,794
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13]:A,174723
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13]:B,174667
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13]:C,173814
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13]:Y,173814
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1:A,1965
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1:B,1933
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1:C,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1:Y,1874
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:B,175037
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:CC,174880
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:P,175037
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:S,174880
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[21]:Y3A,
Controler_0/System_Controler_0/state_reg_ns_0[0]:A,2423
Controler_0/System_Controler_0/state_reg_ns_0[0]:B,2234
Controler_0/System_Controler_0/state_reg_ns_0[0]:C,3119
Controler_0/System_Controler_0/state_reg_ns_0[0]:D,3014
Controler_0/System_Controler_0/state_reg_ns_0[0]:Y,2234
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[10],2669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[1],2967
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[2],2934
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[3],2766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[4],2715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[5],2687
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[6],2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[7],2700
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[8],2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:CC[9],2722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[0],2709
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[1],2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[2],2733
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[3],2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[4],2743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[5],2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[6],2769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[7],2738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[8],2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:P[9],2955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317_CC_0:Y3[9],
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:B,2665
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:C,-1169
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:CC,-1288
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:P,-1169
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:S,-1288
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIIT4DF9[24]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:D,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:Q,175445
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]:CLK,1942
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]:D,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]:Q,1942
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:B,174957
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:CC,173216
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:P,174957
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:S,173216
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0LIS3[3]:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_8:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:B,2607
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:C,-1240
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:CC,-1109
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:P,-1240
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:S,-1109
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNITTDLD3[9]:Y3A,
UART_Protocol_1/mko_0/counter_5_cry_23_0:A,169879
UART_Protocol_1/mko_0/counter_5_cry_23_0:B,171525
UART_Protocol_1/mko_0/counter_5_cry_23_0:C,175048
UART_Protocol_1/mko_0/counter_5_cry_23_0:CC,169548
UART_Protocol_1/mko_0/counter_5_cry_23_0:P,169879
UART_Protocol_1/mko_0/counter_5_cry_23_0:S,169548
UART_Protocol_1/mko_0/counter_5_cry_23_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_23_0:Y3A,171576
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]:Y,-386
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:D,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:CLK,2000
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:D,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:Q,2000
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:CLK,174681
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:Q,174681
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:B,2058
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:P,2058
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:Y3A,2076
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:B,-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:C,174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPB,-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPC,174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]:D,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]:Q,2394
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:CLK,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:D,173669
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:Q,171583
Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]:A,736
Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]:B,2335
Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]:C,696
Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]:D,1355
Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]:Y,696
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:A,-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:B,313
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:CC,-1892
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:P,-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:S,-1892
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3A,389
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]:CLK,175025
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]:Q,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:D,1257
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:CLK,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:D,173100
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:Q,172984
Controler_0/ADI_SPI_0/data_counter[31]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[31]:CLK,617
Controler_0/ADI_SPI_0/data_counter[31]:D,-1311
Controler_0/ADI_SPI_0/data_counter[31]:EN,2768
Controler_0/ADI_SPI_0/data_counter[31]:Q,617
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[0],-1182
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[1],-1228
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[2],-1262
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[3],-1209
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[4],-1260
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[5],-1289
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[6],-1231
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[7],-1281
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CC[8],-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:CI,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[0],-1132
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[1],-1182
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[2],-1101
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[3],-1053
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[4],-1104
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[5],-1030
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[6],-909
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[7],-857
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:P[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3A[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:D,1174
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]:CLK,-1147
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]:Q,-1147
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_26:Y,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17:A,-938
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17:B,-980
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17:C,-1029
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17:D,-1135
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17:Y,-1135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2:A,637
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2:B,593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2:C,422
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2:D,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2:Y,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:A,-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:B,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:P,-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_9:Y3A,615
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:C,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:Y,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:B,175000
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPB,175000
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:C,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]:Y,327
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:CLK,174637
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:Q,174637
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_13:B,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_13:C,2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_13:IPB,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_13:IPC,2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_13:IPD,
Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2:A,1406
Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2:B,1399
Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2:Y,1399
UART_Protocol_0/UART_RX_Protocol_0/state_reg[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[1]:CLK,170412
UART_Protocol_0/UART_RX_Protocol_0/state_reg[1]:D,175321
UART_Protocol_0/UART_RX_Protocol_0/state_reg[1]:Q,170412
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]:CLK,175000
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]:Q,175000
Controler_0/Command_Decoder_0/AE_CMD_Data[17]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[17]:CLK,-185
Controler_0/Command_Decoder_0/AE_CMD_Data[17]:D,1261
Controler_0/Command_Decoder_0/AE_CMD_Data[17]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[17]:Q,-185
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:B,2631
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:C,-1191
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:CC,-1218
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:P,-1191
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:S,-1218
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIA1OMD5[13]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:B,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:C,2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPB,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPC,2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]:C,1163
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]:Y,1163
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:CLK,937
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:D,769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:Q,937
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:B,2607
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:C,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:CC,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:P,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:S,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNTF4[7]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[8]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[8]:CLK,171226
UART_Protocol_1/UART_RX_Protocol_0/counter[8]:D,174925
UART_Protocol_1/UART_RX_Protocol_0/counter[8]:Q,171226
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:A,-565
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:B,-606
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:CC,-1078
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:P,-606
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:S,-1078
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIA1BS2[4]:Y3A,-550
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:C,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:Y,172487
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:A,-1522
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:B,-1776
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:C,-1892
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:D,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:Y,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:B,2743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:CC,2715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:P,2743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:S,2715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0]:A,173711
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0]:B,173674
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0]:C,173608
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0]:D,173563
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0]:Y,173563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_33:IPD,
Controler_0/Command_Decoder_0/AE_CMD_Data[12]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[12]:CLK,1128
Controler_0/Command_Decoder_0/AE_CMD_Data[12]:D,1260
Controler_0/Command_Decoder_0/AE_CMD_Data[12]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[12]:Q,1128
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10:Q,3970
UART_Protocol_1/UART_RX_Protocol_0/counter[5]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[5]:CLK,171218
UART_Protocol_1/UART_RX_Protocol_0/counter[5]:D,174947
UART_Protocol_1/UART_RX_Protocol_0/counter[5]:Q,171218
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:CLK,2058
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:D,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:Q,2058
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK,778
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:D,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:Q,778
Controler_0/Command_Decoder_0/AE_CMD_Data[2]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[2]:CLK,1196
Controler_0/Command_Decoder_0/AE_CMD_Data[2]:D,1111
Controler_0/Command_Decoder_0/AE_CMD_Data[2]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[2]:Q,1196
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:Y,174607
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:D,173514
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:Q,175482
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]:CLK,174998
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]:Q,174998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:B,-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPB,-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:A,575
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:B,531
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:CC,-110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:P,531
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:S,-110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIMCMO8[9]:Y3A,581
Controler_0/Command_Decoder_0/AE_CMD_Data[0]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[0]:CLK,1242
Controler_0/Command_Decoder_0/AE_CMD_Data[0]:D,982
Controler_0/Command_Decoder_0/AE_CMD_Data[0]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[0]:Q,1242
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2]:A,175464
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2]:B,175415
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2]:C,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2]:Y,175338
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:D,173434
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[0],2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[10],2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[11],2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[1],2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[2],2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[3],2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[4],2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[5],2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[6],2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[7],2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[8],2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CC[9],2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CI,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:CO,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[0],2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[10],2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[11],2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[1],2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[2],2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[3],2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[4],2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[5],2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[6],2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[7],2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[8],2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:P[9],2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1:Y3[9],
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_21:C,2752
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_21:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_21:IPC,2752
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_21:IPD,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]:D,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]:Q,2468
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_11:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]:D,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]:Y,-1110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:B,2731
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:C,766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:CC,738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:P,766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:S,738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF4CP8[3]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:Y,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:CLK,175429
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:D,174507
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]:Q,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:CLK,171845
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:D,174959
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:Q,171845
Data_Block_0/Test_Generator_0/Test_Data_6[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_6[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_6[7]:Q,2023
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:B,43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:C,175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPB,43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPC,175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:D,174270
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:Q,174588
Controler_0/Command_Decoder_0/counter_cry[7]:B,2575
Controler_0/Command_Decoder_0/counter_cry[7]:CC,2700
Controler_0/Command_Decoder_0/counter_cry[7]:P,2575
Controler_0/Command_Decoder_0/counter_cry[7]:S,2700
Controler_0/Command_Decoder_0/counter_cry[7]:Y3,
Controler_0/Command_Decoder_0/counter_cry[7]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_18:A,169752
UART_Protocol_0/mko_0/counter_5_cry_18:B,171398
UART_Protocol_0/mko_0/counter_5_cry_18:C,174931
UART_Protocol_0/mko_0/counter_5_cry_18:CC,169657
UART_Protocol_0/mko_0/counter_5_cry_18:P,169752
UART_Protocol_0/mko_0/counter_5_cry_18:S,169657
UART_Protocol_0/mko_0/counter_5_cry_18:Y3,
UART_Protocol_0/mko_0/counter_5_cry_18:Y3A,171413
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:CLK,171588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:D,174941
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:Q,171588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:D,1252
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:B,2742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:C,2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:CC,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:P,2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:S,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[20]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]:A,1839
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]:B,2042
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]:C,-62
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]:D,1640
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]:Y,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:D,173412
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:CLK,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:D,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:Q,716
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:A,172835
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:B,172791
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:CC,172206
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:P,172791
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:S,172206
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIF5T06[9]:Y3A,172841
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_1:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:CLK,831
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:D,710
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:Q,831
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:A,175330
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:B,174397
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:C,173563
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:Y,173563
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:A,2359
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:B,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:C,2211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:D,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:Y,2048
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:A,3216
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:B,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:C,3119
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:Y,552
UART_Protocol_0/UART_RX_Protocol_0/counter[0]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[0]:CLK,171064
UART_Protocol_0/UART_RX_Protocol_0/counter[0]:D,175473
UART_Protocol_0/UART_RX_Protocol_0/counter[0]:Q,171064
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:CLK,709
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:D,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:Q,709
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:D,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[10],171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[1],172527
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[2],171641
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[3],171384
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[4],171268
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[5],171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[6],173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[7],172966
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[8],172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[9],172130
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[0],171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[1],171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[2],171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[3],171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[4],171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[5],172043
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[6],171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[7],171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[8],172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[9],172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[0],172367
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[1],172371
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[2],172449
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[3],172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[4],172649
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[5],173324
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[6],173217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[7],173236
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[8],173309
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[9],173440
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:D,174204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:B,-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:C,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPB,-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPC,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:CLK,2030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:D,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:Q,2030
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_6:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:D,1165
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:CLK,712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:D,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:Q,712
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:CLK,3086
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:D,3952
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:Q,3086
Controler_0/ADI_SPI_0/rx_data_buffer[0]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[0]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[0]:D,
Controler_0/ADI_SPI_0/rx_data_buffer[0]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[0]:Q,3964
Controler_0/Answer_Encoder_0/periph_data_buffer[8]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[8]:CLK,2738
Controler_0/Answer_Encoder_0/periph_data_buffer[8]:D,-200
Controler_0/Answer_Encoder_0/periph_data_buffer[8]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[8]:Q,2738
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:B,2742
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:C,-1105
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:CC,-1150
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:P,-1105
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:S,-1150
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIDG9CP6[20]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:B,749
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:CC,-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:P,749
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:S,-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMPL78[21]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:B,173682
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:C,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:P,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:Y,173166
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]:CLK,1855
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]:Q,1855
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CC[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:CO,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[0],1875
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[10],1976
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[11],2037
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[1],1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[2],1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[3],1951
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[4],1891
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[5],1981
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[6],1939
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[7],1910
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[8],1977
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:P[9],2011
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:CLK,1030
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:D,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:Q,1030
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:Q,3970
Controler_0/ADI_SPI_0/wr_addr_buffer[10]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[10]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[10]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[10]:Q,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:B,54
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:C,175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPB,54
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPC,175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPD,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:B,174889
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:CC,174925
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:P,174889
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:S,174925
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:B,175030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:C,2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPB,175030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPC,2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_33:IPD,
UART_Protocol_0/UART_TX_Protocol_0/counter[0]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/counter[0]:CLK,174539
UART_Protocol_0/UART_TX_Protocol_0/counter[0]:D,175473
UART_Protocol_0/UART_TX_Protocol_0/counter[0]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/counter[0]:Q,174539
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:D,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:Q,175482
UART_Protocol_0/UART_RX_Protocol_0/counter[26]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[26]:CLK,173671
UART_Protocol_0/UART_RX_Protocol_0/counter[26]:D,174772
UART_Protocol_0/UART_RX_Protocol_0/counter[26]:Q,173671
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:B,2536
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:C,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:CC,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:P,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:S,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[3]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[10]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[10]:CLK,174578
UART_Protocol_1/UART_TX_Protocol_0/state_reg[10]:D,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg[10]:Q,174578
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]:CLK,2150
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]:Q,2150
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:C,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:Y,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:B,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPB,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:B,173909
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:CC,172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:P,173909
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:S,172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIL3GU2[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_35:IPD,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_10:Y,
UART_Protocol_0/OR2_0/U0:A,169548
UART_Protocol_0/OR2_0/U0:B,171183
UART_Protocol_0/OR2_0/U0:Y,169548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:B,2937
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:C,2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:CC,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:P,2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:S,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI5K1QM[29]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:B,-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPB,-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPD,
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:B,2647
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:C,-1187
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:CC,-1237
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:P,-1187
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:S,-1237
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIMB7L87[18]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:CLK,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:D,1123
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:Q,688
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_28:Y,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9:A,2473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9:B,2429
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9:C,2380
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9:D,2274
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9:Y,2274
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect:CLK,-1431
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect:D,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect:Q,-1431
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:Q,176230
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:B,2711
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:C,-1136
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:CC,-1204
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:P,-1136
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:S,-1204
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNILJL537[21]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8]:A,175420
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8]:B,175439
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8]:Y,175420
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]:D,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]:Q,2394
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:B,2761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:C,754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:CC,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:P,754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:S,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:CLK,1676
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:D,1925
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:EN,1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:Q,1676
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:B,175009
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:CC,174852
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:P,175009
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:S,174852
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[24]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:B,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:C,2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPB,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPC,2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:Y,
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect:CLK,173666
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect:D,173702
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect:Q,173666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1]:B,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1]:C,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1]:D,-316
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1]:Y,-316
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]:CLK,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]:D,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]:Q,1580
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_5:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_5:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_5:IPD,
Controler_0/Answer_Encoder_0/periph_data_buffer[2]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[2]:CLK,2844
Controler_0/Answer_Encoder_0/periph_data_buffer[2]:D,-153
Controler_0/Answer_Encoder_0/periph_data_buffer[2]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[2]:Q,2844
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]:A,3186
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]:Y,-171
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i:A,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i:B,78
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i:C,-1145
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i:Y,-1819
Controler_0/ADI_SPI_0/wr_addr_buffer[2]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[2]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[2]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[2]:Q,3119
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:D,174287
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:Q,174588
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:Q,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[10],638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[0],870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[1],789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[2],762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[3],760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[4],681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[5],797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[6],704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[7],638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[8],768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[9],871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[0],2718
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[1],2728
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[2],2797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[3],2792
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[4],2800
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[5],2862
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[6],2755
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[7],2774
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[8],2847
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[9],2978
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[9],
Data_Block_0/Test_Generator_0/Test_Data_4[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_4[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_4[10]:Q,2089
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:C,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:Y,172587
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]:A,1792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]:B,1995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]:C,54
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]:D,1593
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]:Y,54
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_s_10:Y3A,
Controler_0/ADI_SPI_0/counter[4]:ALn,2833
Controler_0/ADI_SPI_0/counter[4]:CLK,1566
Controler_0/ADI_SPI_0/counter[4]:D,2715
Controler_0/ADI_SPI_0/counter[4]:Q,1566
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:CLK,175214
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:Q,175214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[12],407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[13],410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[14],401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[15],403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[16],390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[17],408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[18],405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[19],405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,2111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],175773
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],175745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],175741
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],175722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],175701
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],175759
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],175775
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],175792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],175782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],175758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],173166
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],175038
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],175031
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],174994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],174998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],174980
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
Controler_0/ADI_SPI_0/rx_data_buffer[5]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[5]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[5]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[5]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[5]:Q,3964
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:D,1105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0]:A,173238
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0]:B,173201
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0]:C,173135
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0]:D,173090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0]:Y,173090
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:B,-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:C,175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPB,-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPC,175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:A,174395
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:B,174171
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:C,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:Y,173038
UART_Protocol_0/UART_TX_Protocol_0/state_reg[2]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[2]:CLK,173687
UART_Protocol_0/UART_TX_Protocol_0/state_reg[2]:D,176218
UART_Protocol_0/UART_TX_Protocol_0/state_reg[2]:Q,173687
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:Y,175202
Controler_0/Answer_Encoder_0/periph_data_buffer[3]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[3]:CLK,2842
Controler_0/Answer_Encoder_0/periph_data_buffer[3]:D,-186
Controler_0/Answer_Encoder_0/periph_data_buffer[3]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[3]:Q,2842
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:B,1936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:CC,-115
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:P,1936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:S,-115
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_11:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4]:A,1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4]:B,986
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4]:C,937
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4]:D,831
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4]:Y,831
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:B,2743
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:CC,2715
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:P,2743
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:S,2715
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_4:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23:A,-1013
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23:B,-267
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23:C,-1269
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23:D,-1311
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23:Y,-1311
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]:D,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]:Q,2394
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]:C,1180
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]:Y,1180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:B,36
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:C,175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPB,36
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPC,175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPD,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]:A,3168
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]:B,673
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]:C,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]:D,-345
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]:Y,-345
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:Y,174607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_8:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]:D,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]:Q,2394
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:A,3216
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:C,2155
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:Y,2155
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:B,3074
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:C,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:CC,2375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:P,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:S,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:B,690
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:CC,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:P,690
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:S,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_15:Y3A,
Controler_0/System_Controler_0/state_reg[1]:ALn,2833
Controler_0/System_Controler_0/state_reg[1]:CLK,1298
Controler_0/System_Controler_0/state_reg[1]:D,3171
Controler_0/System_Controler_0/state_reg[1]:Q,1298
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_3:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:Q,3970
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:CLK,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:D,2971
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:Q,1946
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:B,2743
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:C,2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:CC,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:P,2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:S,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[27]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:D,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:A,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:B,485
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:P,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_7:Y3A,546
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_25:B,1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_25:C,2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_25:IPB,1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_25:IPC,2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_25:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:B,175008
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:CC,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:P,175008
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:S,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI36M52[2]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1996
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],2015
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:Y,3169
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]:CLK,175091
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]:Q,175091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]:Y,-386
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:D,2005
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:Q,2328
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:B,-984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:C,1240
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:CC,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:S,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:B,2563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:C,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:CC,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:P,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:S,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NG38[12]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:D,1237
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:CLK,1980
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:D,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:Q,1980
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:B,2943
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:C,991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:CC,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:P,991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:S,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI97IO2[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:CLK,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:D,1123
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:Q,688
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX1[0]:A,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX1[0]:Y,1929
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_8:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_8:A,2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_8:Y,2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:B,2593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:C,2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:CC,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:P,2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:S,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[4]:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_7:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:CLK,173789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:D,174100
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:Q,173789
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]:A,2098
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]:B,2064
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]:C,1762
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]:D,1722
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]:Y,1722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:C,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]:Y,412
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:A,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:B,1732
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:C,1683
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:CC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:P,1639
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:Y,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]:Y3A,
Controler_0/ADI_SPI_0/counter[7]:ALn,2833
Controler_0/ADI_SPI_0/counter[7]:CLK,2457
Controler_0/ADI_SPI_0/counter[7]:D,2700
Controler_0/ADI_SPI_0/counter[7]:Q,2457
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:A,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:B,173186
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:CC,172966
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:P,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:S,172966
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3A,173236
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:D,174372
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:Q,174588
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2]:A,3110
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2]:B,3127
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2]:Y,3110
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_9:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:D,176218
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:C,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:Y,410
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:B,2563
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:C,-1271
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:CC,-1184
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:P,-1271
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:S,-1184
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIHLET15[12]:Y3A,
Controler_0/Command_Decoder_0/Has_Answer_2.m1:A,1376
Controler_0/Command_Decoder_0/Has_Answer_2.m1:B,1345
Controler_0/Command_Decoder_0/Has_Answer_2.m1:Y,1345
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK,-1984
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:D,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:Q,-1984
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:A,743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:B,695
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:C,652
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:D,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:Y,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:B,175016
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:C,173044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:CC,173138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:P,173044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:S,173138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUL1H6[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0:A,1094
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0:C,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0:D,-1075
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0_0:Y,-1819
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:D,174265
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]:B,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]:C,3113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]:D,399
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]:Y,-1237
UART_Protocol_0/mko_0/counter_5_axb_4:A,173115
UART_Protocol_0/mko_0/counter_5_axb_4:B,173073
UART_Protocol_0/mko_0/counter_5_axb_4:C,171495
UART_Protocol_0/mko_0/counter_5_axb_4:D,169573
UART_Protocol_0/mko_0/counter_5_axb_4:Y,169573
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:D,172668
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:A,174516
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:Y,174516
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0:Y3[8],
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:CLK,173943
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:Q,173943
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]:Y,-1176
Data_Block_0/FIFOs_Reader_0/state_reg_ns[0]:A,1528
Data_Block_0/FIFOs_Reader_0/state_reg_ns[0]:B,3169
Data_Block_0/FIFOs_Reader_0/state_reg_ns[0]:C,2206
Data_Block_0/FIFOs_Reader_0/state_reg_ns[0]:D,2016
Data_Block_0/FIFOs_Reader_0/state_reg_ns[0]:Y,1528
UART_Protocol_0/UART_TX_Protocol_0/state_reg[7]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[7]:CLK,173735
UART_Protocol_0/UART_TX_Protocol_0/state_reg[7]:D,175947
UART_Protocol_0/UART_TX_Protocol_0/state_reg[7]:Q,173735
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:C,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:Y,329
Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]:A,2323
Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]:B,3098
Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]:C,3024
Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]:D,2931
Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]:Y,2323
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]:A,2019
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]:B,1985
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]:C,1683
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]:D,1643
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]:Y,1643
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:D,174270
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:Q,174588
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_25:B,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_25:C,2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_25:IPB,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_25:IPC,2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_25:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:CLK,1680
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:D,1921
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:Q,1680
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_31:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1:A,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1:B,2818
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1:Y,1508
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1:A,612
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1:B,529
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1:C,483
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1:D,280
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_1:Y,280
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]:B,3137
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]:Y,3012
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:A,171501
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:B,171459
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:Y,171459
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:CLK,172987
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:Q,172987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]:CLK,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]:D,137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]:Q,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]:SLn,1056
Controler_0/Command_Decoder_0/AE_CMD_Data[16]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[16]:CLK,-330
Controler_0/Command_Decoder_0/AE_CMD_Data[16]:D,1243
Controler_0/Command_Decoder_0/AE_CMD_Data[16]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[16]:Q,-330
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:Y,3169
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]:C,1158
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]:Y,1158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1:A,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1:B,2818
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1:Y,1508
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:CLK,173743
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:Q,173743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1:A,286
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1:B,249
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1:C,183
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1:D,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1:Y,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:CLK,835
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:D,168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:Q,835
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14:A,-1070
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14:B,-1114
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14:C,-1163
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14:D,-1269
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14:Y,-1269
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16:A,-1004
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16:B,-1047
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16:C,-1096
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16:D,-1202
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16:Y,-1202
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[0],-1242
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[1],-1288
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[2],-1322
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[3],-1269
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[4],-1320
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[5],-1349
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[6],-1293
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[7],-1341
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CC[8],-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:CI,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[0],-1119
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[1],-1169
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[2],-1088
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[3],-1040
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[4],-1091
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[5],-1017
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[6],-896
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[7],-844
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:P[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3A[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2:Y3[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:B,2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:C,2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:IPB,2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:IPC,2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_21:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]:D,2110
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]:Q,3185
Controler_0/Command_Decoder_0/counter_cry[1]:B,2485
Controler_0/Command_Decoder_0/counter_cry[1]:CC,2967
Controler_0/Command_Decoder_0/counter_cry[1]:P,2485
Controler_0/Command_Decoder_0/counter_cry[1]:S,2967
Controler_0/Command_Decoder_0/counter_cry[1]:Y3,
Controler_0/Command_Decoder_0/counter_cry[1]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:A,174715
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:B,174677
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:C,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:D,174516
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:Y,173708
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:C,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:Y,390
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_26:A,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_26:Y,1929
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:Q,175439
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:B,173669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:C,175373
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:D,175280
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:Y,173669
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:CLK,937
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:D,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:Q,937
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK,174395
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:D,174011
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:Q,174395
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]:A,2030
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]:B,1996
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]:C,1694
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]:D,1654
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]:Y,1654
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:CLK,831
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:D,710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:Q,831
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]:A,2014
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]:B,1980
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]:C,1678
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]:D,1638
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]:Y,1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:B,2789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:C,840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:CC,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:P,840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:S,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI23AGE[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:B,-415
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:CC,-1684
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:P,-112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:S,-1684
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4REL[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]:CLK,470
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]:Q,470
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[10],2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[11],2516
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[1],2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[2],2849
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[3],2643
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[4],2592
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[5],2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[6],2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[7],2577
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[8],2542
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CC[9],2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:CO,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[0],2583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[10],2624
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[11],2683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[1],2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[2],2563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[3],2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[4],2539
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[5],2629
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[6],2587
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[7],2558
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[8],2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:P[9],2659
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[10],2770
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[11],2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[1],2636
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[2],2714
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[3],2708
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[4],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[5],2780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[6],2683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[7],2706
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[8],2777
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3A[9],2749
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:Y,407
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:CLK,843
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:D,789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:Q,843
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5]:A,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5]:B,175433
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5]:Y,175428
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:A,174425
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:B,174379
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:Y,174379
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:CLK,805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:D,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:Q,805
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[10],172952
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[1],174159
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[2],173255
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[3],173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[4],172998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[5],172970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[6],173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[7],172983
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[8],172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:CC[9],173005
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[0],173899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[1],172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[2],173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[3],173077
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[4],173026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[5],173100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[6],173052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[7],173021
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[8],173093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:P[9],173251
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:Y,405
RX_1_ibuf/U_IOPAD:PAD,
RX_1_ibuf/U_IOPAD:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:B,532
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:C,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:P,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:Y,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:B,2943
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:C,991
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:CC,745
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:P,991
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:S,745
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIPAIAA[8]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_buffer[21]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[21]:CLK,2834
Controler_0/Answer_Encoder_0/periph_data_buffer[21]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[21]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[21]:Q,2834
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]:CLK,173748
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]:Q,173748
Controler_0/ADI_SPI_0/data_counter[4]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[4]:CLK,-1311
Controler_0/ADI_SPI_0/data_counter[4]:D,-1064
Controler_0/ADI_SPI_0/data_counter[4]:EN,2768
Controler_0/ADI_SPI_0/data_counter[4]:Q,-1311
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO:A,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO:Y,1931
Controler_0/Communication_ANW_MUX_0/communication_vote_vector6:A,494
Controler_0/Communication_ANW_MUX_0/communication_vote_vector6:B,450
Controler_0/Communication_ANW_MUX_0/communication_vote_vector6:C,413
Controler_0/Communication_ANW_MUX_0/communication_vote_vector6:D,353
Controler_0/Communication_ANW_MUX_0/communication_vote_vector6:Y,353
Controler_0/ADI_SPI_0/rx_data_buffer[4]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[4]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[4]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[4]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[4]:Q,3964
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:B,2653
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:C,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:CC,1899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:P,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:S,1123
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQNO47[0]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[3]:A,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[3]:B,1538
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[3]:Y,-108
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]:A,3174
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]:B,447
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]:C,-300
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]:Y,-300
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]:CLK,1875
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]:Q,1875
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:D,173436
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:Q,175482
UART_Protocol_1/mko_0/counter_5_s_25:B,171020
UART_Protocol_1/mko_0/counter_5_s_25:C,170014
UART_Protocol_1/mko_0/counter_5_s_25:CC,169558
UART_Protocol_1/mko_0/counter_5_s_25:D,175185
UART_Protocol_1/mko_0/counter_5_s_25:P,
UART_Protocol_1/mko_0/counter_5_s_25:S,169558
UART_Protocol_1/mko_0/counter_5_s_25:Y3,
UART_Protocol_1/mko_0/counter_5_s_25:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_3:B,1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_3:IPB,1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_3:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_3:IPD,
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:A,170411
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:B,170367
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:Y,170367
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_9:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]:CLK,908
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]:Q,908
Controler_0/Command_Decoder_0/AE_CMD_Data[14]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[14]:CLK,1272
Controler_0/Command_Decoder_0/AE_CMD_Data[14]:D,1254
Controler_0/Command_Decoder_0/AE_CMD_Data[14]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[14]:Q,1272
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_3:D,2598
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_3:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_3:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_3:IPD,2598
Controler_0/System_Controler_0/un4_read_signal_0_a3:A,3148
Controler_0/System_Controler_0/un4_read_signal_0_a3:B,3157
Controler_0/System_Controler_0/un4_read_signal_0_a3:C,2047
Controler_0/System_Controler_0/un4_read_signal_0_a3:D,2262
Controler_0/System_Controler_0/un4_read_signal_0_a3:Y,2047
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:B,720
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:CC,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:P,720
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:S,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_17:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:D,2027
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:Q,2328
Controler_0/ADI_SPI_0/data_counter[18]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[18]:CLK,-1091
Controler_0/ADI_SPI_0/data_counter[18]:D,-1177
Controler_0/ADI_SPI_0/data_counter[18]:EN,2768
Controler_0/ADI_SPI_0/data_counter[18]:Q,-1091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_6:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_25:B,1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_25:C,2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_25:IPB,1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_25:IPC,2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_25:IPD,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]:A,2096
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]:B,2062
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]:C,1760
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]:D,1720
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]:Y,1720
Controler_0/ADI_SPI_0/data_counter[16]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[16]:CLK,-1244
Controler_0/ADI_SPI_0/data_counter[16]:D,-1185
Controler_0/ADI_SPI_0/data_counter[16]:EN,2768
Controler_0/ADI_SPI_0/data_counter[16]:Q,-1244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:CLK,172912
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:Q,172912
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:D,1074
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[10],172206
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[11],172140
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[1],173108
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[2],171578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[3],171428
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[4],171313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[5],171238
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[6],171388
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[7],171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[8],171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:CC[9],171217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[0],171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[10],172791
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[1],171502
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[2],171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[3],171631
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[4],171580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[5],171654
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[6],171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[7],171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[8],171655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:P[9],172737
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[10],172841
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[1],171575
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[2],171644
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[3],171641
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[4],171647
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[5],171710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[6],171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[7],171633
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[8],171706
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3A[9],172760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]:CLK,2801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]:D,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]:Q,2801
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:B,672
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:CC,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:P,672
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:S,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_11:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:D,2112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:B,175346
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:C,173079
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:CC,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:S,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:C,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:Y,408
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]:B,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]:C,3113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]:D,399
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]:Y,-1237
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:CLK,173509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:D,174385
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:Q,173509
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_26:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:B,1906
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:CC,-32
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:P,1906
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:S,-32
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_9:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:CLK,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:D,2901
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:Q,2211
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0:A,173832
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0:B,173795
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0:C,173723
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0:D,173639
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0:Y,173639
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]:D,2010
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]:Q,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]:Y,-1192
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]:D,1958
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]:Q,3185
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:CLK,174681
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:Q,174681
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:B,175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPB,175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPD,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:A,172987
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:B,173810
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:C,173780
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:D,173735
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:Y,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:CLK,173609
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:D,176212
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:Q,173609
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:B,174849
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:CC,174910
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:P,174849
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:S,174910
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[13]:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15:A,-1176
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15:B,-1220
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15:C,-1269
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15:D,-1375
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15:Y,-1375
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:CLK,173313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:D,174964
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:EN,174082
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:Q,173313
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:D,2090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]:D,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]:Y,-1007
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]:CLK,-136
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]:D,2592
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]:Q,-136
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:B,1457
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:CC,870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:P,1457
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:S,870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIV1LG[0]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[0],169708
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[10],169578
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[11],169548
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[1],169662
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[2],169628
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[3],169681
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[4],169630
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[5],169601
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[6],169657
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[7],169609
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[8],169575
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CC[9],169632
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CI,169548
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CO,169558
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[0],169701
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[10],169818
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[11],169879
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[1],169651
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[2],169731
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[3],169780
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[4],169729
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[5],169798
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[6],169752
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[7],169720
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[8],169793
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[9],169849
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[0],171361
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[10],171514
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[11],171576
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[1],171369
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[2],171439
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[3],171434
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[4],171454
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[5],171504
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[6],171413
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[7],171416
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[8],171490
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3A[9],171491
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[0],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[10],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[11],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[1],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[2],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[3],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[4],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[5],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[6],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[7],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[8],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:Y3[9],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:CLK,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:D,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:Q,172807
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:CLK,173715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:Q,173715
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:CLK,872
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:D,221
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:Q,872
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:B,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:P,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:D,2103
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:D,1237
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:CLK,174292
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:D,174040
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:Q,174292
Controler_0/ADI_SPI_0/state_reg[3]:ALn,2833
Controler_0/ADI_SPI_0/state_reg[3]:CLK,1165
Controler_0/ADI_SPI_0/state_reg[3]:D,-453
Controler_0/ADI_SPI_0/state_reg[3]:Q,1165
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:CLK,1363
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:Q,1363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:B,172176
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:C,173500
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:CC,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:S,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:Q,3970
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:CLK,174915
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:D,173669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:Q,174915
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:CLK,1683
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:D,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:Q,1683
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:CLK,171675
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:D,175194
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:Q,171675
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:C,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:Y,310
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]:CLK,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]:Q,3119
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:A,175470
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:B,175423
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:C,174507
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:Y,174507
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:D,2027
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:Q,2328
UART_Protocol_0/mko_0/counter[8]:ALn,175093
UART_Protocol_0/mko_0/counter[8]:CLK,172283
UART_Protocol_0/mko_0/counter[8]:D,169677
UART_Protocol_0/mko_0/counter[8]:Q,172283
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]:CLK,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]:D,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]:Q,2262
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:A,174596
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:B,174571
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:C,174493
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:Y,174493
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_17:B,2720
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_17:IPB,2720
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_17:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_17:IPD,
Controler_0/ADI_SPI_0/addr_counter[10]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[10]:CLK,-1232
Controler_0/ADI_SPI_0/addr_counter[10]:D,-1195
Controler_0/ADI_SPI_0/addr_counter[10]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[10]:Q,-1232
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK,1982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:D,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:Q,1982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:CLK,173909
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:D,174072
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:Q,173909
UART_Protocol_0/UART_TX_Protocol_0/state_reg[3]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[3]:CLK,173608
UART_Protocol_0/UART_TX_Protocol_0/state_reg[3]:D,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg[3]:Q,173608
UART_Protocol_1/UART_TX_Protocol_0/counter[4]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/counter[4]:CLK,174377
UART_Protocol_1/UART_TX_Protocol_0/counter[4]:D,174632
UART_Protocol_1/UART_TX_Protocol_0/counter[4]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/counter[4]:Q,174377
UART_Protocol_0/mko_0/counter[22]:ALn,175093
UART_Protocol_0/mko_0/counter[22]:CLK,173040
UART_Protocol_0/mko_0/counter[22]:D,169578
UART_Protocol_0/mko_0/counter[22]:Q,173040
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:D,1829
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:Q,2328
Data_Block_0/Test_Generator_0/Test_Data_0_1[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_0_1[4]:D,2967
Data_Block_0/Test_Generator_0/Test_Data_0_1[4]:Q,2004
Data_Block_0/Test_Generator_0/Test_Data_0_1[4]:SLn,3472
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:CLK,2784
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:D,1450
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:Q,2784
Data_Block_0/Test_Generator_0/Test_Data_5[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_5[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_5[11]:Q,2150
Controler_0/Command_Decoder_0/state_reg[1]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[1]:CLK,2211
Controler_0/Command_Decoder_0/state_reg[1]:D,3101
Controler_0/Command_Decoder_0/state_reg[1]:Q,2211
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_6:A,1626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_6:B,1582
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_6:Y,1582
Data_Block_0/Test_Generator_0/Test_Data_3[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_3[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_3[3]:Q,2064
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:A,175479
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:B,174643
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:D,173747
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:Y,173747
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:D,173514
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:CLK,174964
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:D,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:Q,174964
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:A,175357
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:B,175317
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:Y,175317
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:D,172670
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:Q,175482
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_CLK_GATING_AND2:A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_CLK_GATING_AND2:B,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_CLK_GATING_AND2:Y,
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:A,175479
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:B,175435
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:D,174457
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:Y,174457
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]:CLK,-942
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]:Q,-942
UART_Protocol_1/mko_0/counter[10]:ALn,175093
UART_Protocol_1/mko_0/counter[10]:CLK,172333
UART_Protocol_1/mko_0/counter[10]:D,169681
UART_Protocol_1/mko_0/counter[10]:Q,172333
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[0],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[10],173157
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[11],173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[1],174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[2],174137
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[3],173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[4],173216
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[5],173190
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[6],173234
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[7],173188
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[8],173153
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CC[9],173210
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:CO,173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[0],173885
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[10],175046
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[11],175107
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[1],174879
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[2],173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[3],175008
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[4],174957
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[5],175030
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[6],174980
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[7],174948
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[8],175021
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:P[9],175077
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[0],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[10],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[11],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[1],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[2],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[3],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[4],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[5],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[6],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[7],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[8],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3A[9],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[0],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[10],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[11],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[1],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[2],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[3],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[4],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[5],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[6],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[7],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[8],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0]:A,887
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0]:B,843
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0]:C,794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0]:D,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0]:Y,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:B,173717
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:CC,173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:P,173717
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:S,173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIENQ9[0]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:D,2027
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]:Q,2328
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]:CLK,173871
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]:Q,173871
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:D,1944
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:B,2691
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:C,2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:CC,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:P,2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:S,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOQQ9[14]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:CLK,2044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:D,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:Q,2044
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:B,2613
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:C,2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:CC,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:P,2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:S,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIQNR77[11]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:D,1252
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:Q,3222
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:B,175029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:CC,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:P,175029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:S,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_27:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:B,175340
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:CC,173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:P,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:S,173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:Y3A,
Controler_0/Command_Decoder_0/counter[28]:ALn,1695
Controler_0/Command_Decoder_0/counter[28]:CLK,2217
Controler_0/Command_Decoder_0/counter[28]:D,2514
Controler_0/Command_Decoder_0/counter[28]:Q,2217
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:D,1176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:Q,3222
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]:Y,3012
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:CLK,3086
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:D,3952
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:Q,3086
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:CLK,174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:D,173197
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:Q,174171
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:A,743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:B,695
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:C,652
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:D,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:Y,552
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]:CLK,2274
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]:D,2340
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]:Q,2274
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]:A,2437
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]:B,2318
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]:C,547
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]:D,447
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]:Y,447
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_6:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:A,173003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:B,172955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:C,172912
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:D,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:Y,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:C,2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPC,2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:D,174457
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:C,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:Y,410
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]:CLK,682
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]:D,178
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]:Q,682
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]:SLn,1056
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_13:C,2758
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_13:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_13:IPC,2758
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_13:IPD,
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:B,2638
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:C,-1209
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:CC,-1056
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:P,-1209
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:S,-1056
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIV10L33[8]:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]:D,1840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]:Q,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]:CLK,1974
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]:D,2110
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]:Q,1974
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:B,3080
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:C,2649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:CC,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:S,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_s[31]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:CLK,173806
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:Q,173806
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]:A,1789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]:B,1992
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]:C,56
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]:D,1590
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]:Y,56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:C,172668
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:Y,172668
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:A,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:B,1937
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:P,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:Y3A,2024
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,173805
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:C,173675
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,173002
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:Y,175202
Controler_0/REGISTERS_0/state_reg[0]:ALn,2833
Controler_0/REGISTERS_0/state_reg[0]:CLK,3185
Controler_0/REGISTERS_0/state_reg[0]:D,3173
Controler_0/REGISTERS_0/state_reg[0]:Q,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]:CLK,1952
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]:D,2010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]:Q,1952
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]:A,-286
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]:B,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]:C,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]:D,2175
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]:Y,-341
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:CLK,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:D,1123
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:Q,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:C,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:Y,329
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_7:Y3A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]:CLK,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]:Q,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]:CLK,2058
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]:D,1958
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]:Q,2058
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:B,171224
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:CC,171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:P,171224
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:S,171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI028S[0]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_10:Y,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:Q,175379
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[10],2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[11],2329
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[1],2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[2],2662
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[3],2456
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[4],2405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[5],2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[6],2436
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[7],2390
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[8],2355
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CC[9],2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:CO,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[0],2583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[10],2437
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[11],2498
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[1],2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[2],2376
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[3],2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[4],2352
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[5],2442
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[6],2400
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[7],2371
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[8],2438
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:P[9],2472
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[10],2503
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[11],2565
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[1],2378
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[2],2447
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[3],2442
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[4],2449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[5],2512
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[6],2421
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[7],2440
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[8],2513
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3A[9],2480
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:CLK,174536
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:Q,174536
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:A,171658
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:B,171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:CC,171388
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:P,171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:S,171388
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIVC504[5]:Y3A,171614
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:CLK,1363
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:Q,1363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:CLK,172652
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:D,174852
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:Q,172652
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:B,639
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:C,591
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:CC,-176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:S,-176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:A,2587
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:B,2683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:CC,2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:P,2587
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:S,2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI45G44[5]:Y3A,2683
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:A,175342
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:B,174397
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:C,175245
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:Y,174397
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_13:B,2717
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_13:C,2710
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_13:IPB,2717
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_13:IPC,2710
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_13:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:B,175044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:C,2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPB,175044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPC,2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPD,
Controler_0/Answer_Encoder_0/periph_data35_0_a2:A,785
Controler_0/Answer_Encoder_0/periph_data35_0_a2:B,695
Controler_0/Answer_Encoder_0/periph_data35_0_a2:C,-99
Controler_0/Answer_Encoder_0/periph_data35_0_a2:D,-190
Controler_0/Answer_Encoder_0/periph_data35_0_a2:Y,-190
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:A,-216
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:B,1754
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:C,-1054
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:D,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:Y,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:A,1735
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:B,3045
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:Y,1735
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:CLK,2167
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:D,2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:Q,2167
Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0:A,1575
Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0:B,1532
Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0:C,1478
Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0:D,1385
Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0:Y,1385
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:CLK,174430
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:Q,174430
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:A,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:B,175409
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:C,174509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:Y,174509
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:B,2794
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:CC,2766
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:P,2794
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:S,2766
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_3:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:B,-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:C,-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPB,-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPC,-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]:C,-136
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]:Y,-1045
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:B,175340
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:CC,174753
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:P,
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:S,174753
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_s[31]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:C,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:Y,412
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]:CLK,898
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]:D,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]:Q,898
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]:CLK,175096
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]:Q,175096
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:B,43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:C,60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPB,43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPC,60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:CLK,171631
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:D,173601
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:Q,171631
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:B,1097
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:CC,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:P,1097
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:S,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_9:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:B,2757
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:C,792
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:CC,769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:P,792
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:S,769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8URP[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:C,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]:Y,318
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:A,171699
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:B,171655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:CC,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:P,171655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:S,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIG4325[7]:Y3A,171706
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:D,2105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:Q,2328
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:A,175458
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:B,175417
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:Y,175417
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:A,173708
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:B,175399
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:C,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:D,173692
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:Y,172995
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_11:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:B,-80
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:CC,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:P,-80
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:S,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIDN3N[7]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]:CLK,174269
UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]:D,175367
UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]:Q,174269
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]:Y,174607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:C,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:Y,408
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[15]:CLK,-80
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[15]:D,2495
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[15]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[15]:Q,-80
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1:A,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1:B,2938
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1:C,2743
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un2_we_i_1:Y,1978
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:C,2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPC,2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_1:IPD,
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:B,2691
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:C,-1143
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:CC,-1165
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:P,-1143
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:S,-1165
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI4E1GP5[14]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:D,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:Q,175445
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:B,2607
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:C,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:CC,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:P,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:S,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[7]:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1988
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],2019
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],2003
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],2012
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],2081
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:CLK,1958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:D,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:Q,1958
Controler_0/ADI_SPI_0/state_reg[4]:ALn,2833
Controler_0/ADI_SPI_0/state_reg[4]:CLK,1938
Controler_0/ADI_SPI_0/state_reg[4]:D,2366
Controler_0/ADI_SPI_0/state_reg[4]:Q,1938
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:D,2029
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:Q,2328
UART_Protocol_1/UART_RX_Protocol_0/counter[31]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[31]:CLK,173729
UART_Protocol_1/UART_RX_Protocol_0/counter[31]:D,174753
UART_Protocol_1/UART_RX_Protocol_0/counter[31]:Q,173729
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:CLK,173324
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:D,173157
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:Q,173324
UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:CLK,169548
UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:D,174559
UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:Q,169548
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]:CLK,175031
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]:Q,175031
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:A,-216
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:B,1754
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:C,-1054
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:D,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:Y,-1112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_23:B,2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_23:C,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_23:IPB,2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_23:IPC,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_28:Y,1695
Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3]:A,3213
Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3]:Y,3213
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_7:Y3A,
UART_Protocol_1/mko_0/counter[11]:ALn,175093
UART_Protocol_1/mko_0/counter[11]:CLK,171501
UART_Protocol_1/mko_0/counter[11]:D,169651
UART_Protocol_1/mko_0/counter[11]:Q,171501
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_11:B,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_11:C,2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_11:IPB,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_11:IPC,2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_11:IPD,
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]:CLK,175025
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]:Q,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:C,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:Y,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317:B,2709
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317:P,2709
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_317:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:C,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]:Y,258
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i:A,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i:B,27
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i:C,-1145
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i:Y,-1819
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_1:B,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_1:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_1:P,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_1:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_1:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:A,175476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:C,175361
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:Y,175361
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]:A,871
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]:B,831
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]:C,747
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]:D,685
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]:Y,685
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:B,175017
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:C,173052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:CC,173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:P,173052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:S,173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE03T2[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:B,2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:CC,871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:P,2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:S,871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI3AEQ[9]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:A,1433
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:B,1391
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:C,1342
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:D,1236
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:Y,1236
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:CLK,175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:D,173710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:Q,175044
UART_Protocol_0/UART_RX_Protocol_0/state_reg[9]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[9]:CLK,169715
UART_Protocol_0/UART_RX_Protocol_0/state_reg[9]:D,175391
UART_Protocol_0/UART_RX_Protocol_0/state_reg[9]:Q,169715
UART_Protocol_1/UART_TX_Protocol_0/counter_n3:A,175464
UART_Protocol_1/UART_TX_Protocol_0/counter_n3:B,174632
UART_Protocol_1/UART_TX_Protocol_0/counter_n3:C,175367
UART_Protocol_1/UART_TX_Protocol_0/counter_n3:Y,174632
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:CLK,-324
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:D,2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:Q,-324
Controler_0/Answer_Encoder_0/cmd_CDb:ALn,2833
Controler_0/Answer_Encoder_0/cmd_CDb:CLK,2771
Controler_0/Answer_Encoder_0/cmd_CDb:D,3095
Controler_0/Answer_Encoder_0/cmd_CDb:EN,2872
Controler_0/Answer_Encoder_0/cmd_CDb:Q,2771
UART_Protocol_0/mko_0/counter_5_cry_15_0:A,169780
UART_Protocol_0/mko_0/counter_5_cry_15_0:B,171426
UART_Protocol_0/mko_0/counter_5_cry_15_0:C,174959
UART_Protocol_0/mko_0/counter_5_cry_15_0:CC,169681
UART_Protocol_0/mko_0/counter_5_cry_15_0:P,169780
UART_Protocol_0/mko_0/counter_5_cry_15_0:S,169681
UART_Protocol_0/mko_0/counter_5_cry_15_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_15_0:Y3A,171434
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]:CLK,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]:D,1840
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]:Q,2048
UART_Protocol_1/mko_0/counter_5_cry_5_0:A,169695
UART_Protocol_1/mko_0/counter_5_cry_5_0:B,171344
UART_Protocol_1/mko_0/counter_5_cry_5_0:C,174864
UART_Protocol_1/mko_0/counter_5_cry_5_0:CC,169699
UART_Protocol_1/mko_0/counter_5_cry_5_0:P,169695
UART_Protocol_1/mko_0/counter_5_cry_5_0:S,169699
UART_Protocol_1/mko_0/counter_5_cry_5_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_5_0:Y3A,171401
UART_Protocol_0/UART_RX_Protocol_0/state_reg[4]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[4]:CLK,170360
UART_Protocol_0/UART_RX_Protocol_0/state_reg[4]:D,173639
UART_Protocol_0/UART_RX_Protocol_0/state_reg[4]:Q,170360
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]:D,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]:Q,2431
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY1[0]:A,1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY1[0]:Y,1926
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:B,174993
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:CC,174823
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:P,174993
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:S,174823
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[20]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:C,753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:CC,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:P,753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:S,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[13]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]:Y,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:B,174986
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:C,173021
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:CC,172983
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:P,173021
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:S,172983
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJ8KEP[6]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:Q,175379
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:B,2647
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:C,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:CC,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:P,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:S,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[18]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_20_0:A,169793
UART_Protocol_0/mko_0/counter_5_cry_20_0:B,171439
UART_Protocol_0/mko_0/counter_5_cry_20_0:C,174966
UART_Protocol_0/mko_0/counter_5_cry_20_0:CC,169575
UART_Protocol_0/mko_0/counter_5_cry_20_0:P,169793
UART_Protocol_0/mko_0/counter_5_cry_20_0:S,169575
UART_Protocol_0/mko_0/counter_5_cry_20_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_20_0:Y3A,171490
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8:A,-1002
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8:B,-1044
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8:C,-1090
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8:D,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8:Y,-1189
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:Y,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:Y,175158
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND:A,1712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND:B,1659
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND:C,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND:Y,1607
Controler_0/Command_Decoder_0/decode_vector_6_0dflt:A,2387
Controler_0/Command_Decoder_0/decode_vector_6_0dflt:B,2192
Controler_0/Command_Decoder_0/decode_vector_6_0dflt:C,2317
Controler_0/Command_Decoder_0/decode_vector_6_0dflt:Y,2192
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:D,174361
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]:D,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]:Q,2394
Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable:A,-1965
Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable:B,-1784
Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable:Y,-1965
Controler_0/Command_Decoder_0/counter[10]:ALn,1695
Controler_0/Command_Decoder_0/counter[10]:CLK,-360
Controler_0/Command_Decoder_0/counter[10]:D,2669
Controler_0/Command_Decoder_0/counter[10]:Q,-360
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:A,831
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:B,1732
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:C,1683
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:D,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:P,1639
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:Y,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:D,2101
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:D,1165
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:Q,3222
UART_Protocol_0/UART_RX_Protocol_0/counter[1]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[1]:CLK,171115
UART_Protocol_0/UART_RX_Protocol_0/counter[1]:D,175227
UART_Protocol_0/UART_RX_Protocol_0/counter[1]:Q,171115
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:C,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:Y,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:D,172650
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:CLK,173201
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:D,173084
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:Q,173201
UART_Protocol_1/mko_0/counter_5_cry_19_0:A,169720
UART_Protocol_1/mko_0/counter_5_cry_19_0:B,171366
UART_Protocol_1/mko_0/counter_5_cry_19_0:C,174899
UART_Protocol_1/mko_0/counter_5_cry_19_0:CC,169609
UART_Protocol_1/mko_0/counter_5_cry_19_0:P,169720
UART_Protocol_1/mko_0/counter_5_cry_19_0:S,169609
UART_Protocol_1/mko_0/counter_5_cry_19_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_19_0:Y3A,171416
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:B,175203
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:C,173251
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:CC,173005
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:P,173251
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:S,173005
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIOGKSV[8]:Y3A,
UART_Protocol_0/mko_0/counter[10]:ALn,175093
UART_Protocol_0/mko_0/counter[10]:CLK,172333
UART_Protocol_0/mko_0/counter[10]:D,169681
UART_Protocol_0/mko_0/counter[10]:Q,172333
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:B,-959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:CC,-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:P,-959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:S,-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIUE5I[1]:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:B,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:CC,171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:P,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:S,171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIK3MS1[6]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]:A,-75
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]:B,2400
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]:C,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]:D,447
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]:Y,-200
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:B,175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:C,2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPB,175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPC,2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:B,175215
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:CC,174982
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:P,175215
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:S,174982
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:C,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:Y,172570
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:A,172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:B,175056
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:P,172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3A,175107
Data_Block_0/Test_Generator_0/Test_Data_0_1[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_0_1[6]:D,2766
Data_Block_0/Test_Generator_0/Test_Data_0_1[6]:Q,2052
Data_Block_0/Test_Generator_0/Test_Data_0_1[6]:SLn,3472
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:CLK,794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:D,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]:Q,794
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:Y,175158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:A,-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:B,-453
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:C,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:D,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:Y,-1965
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:C,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:Y,172587
Data_Block_0/Test_Generator_0/Test_Data_5[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_5[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_5[4]:Q,2004
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]:A,2044
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]:B,2010
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]:C,1708
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]:D,1668
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]:Y,1668
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]:D,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]:Q,2394
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:CLK,1030
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:D,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:Q,1030
Controler_0/Command_Decoder_0/counter[23]:ALn,1695
Controler_0/Command_Decoder_0/counter[23]:CLK,1366
Controler_0/Command_Decoder_0/counter[23]:D,2536
Controler_0/Command_Decoder_0/counter[23]:Q,1366
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]:B,3155
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]:Y,3012
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]:CLK,564
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]:Q,564
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:A,173626
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:B,175269
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:Y,173626
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:CLK,2091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:D,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:Q,2091
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5:A,-1135
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5:B,-1179
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5:C,-1228
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5:D,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5:Y,-1334
UART_Protocol_1/UART_RX_Protocol_0/state_reg[12]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[12]:CLK,170503
UART_Protocol_1/UART_RX_Protocol_0/state_reg[12]:D,173666
UART_Protocol_1/UART_RX_Protocol_0/state_reg[12]:Q,170503
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:A,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:B,174521
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:C,173569
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:Y,173569
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:D,173512
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]:Y,-1176
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_6:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:B,-80
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:CC,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:P,-80
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:S,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI38I12[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]:CLK,-328
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]:Q,-328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:B,174994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPB,174994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:B,3080
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:CC,2669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:S,2669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[0],549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[1],453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[2],500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[3],601
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[4],499
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[5],544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[6],721
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[7],726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CC[8],801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:CI,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[0],764
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[1],700
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[2],800
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[3],957
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[4],1005
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[5],1078
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[6],1204
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[7],1332
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:P[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_6:A,2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_6:Y,2676
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:B,2135
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:CC,882
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:S,882
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUA531[10]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:Q,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_33:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_33:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_33:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:A,175476
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:C,175361
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:Y,175361
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:CLK,172955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:Q,172955
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:CLK,172899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:D,174929
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:Q,172899
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:CLK,1963
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:D,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:Q,1963
Data_Block_0/FIFOs_Reader_0/state_reg[3]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[3]:CLK,2370
Data_Block_0/FIFOs_Reader_0/state_reg[3]:D,2309
Data_Block_0/FIFOs_Reader_0/state_reg[3]:Q,2370
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:D,1105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:Q,3222
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:A,171218
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:B,171181
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:C,171115
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:D,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:Y,171064
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:CLK,174292
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:D,174040
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:Q,174292
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:CLK,672
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:D,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:Q,672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:C,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:Y,172589
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:A,174498
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:B,173793
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:C,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:D,175262
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:Y,173793
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_11:B,2037
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_11:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_11:P,2037
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_11:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_11:Y3A,
UART_Protocol_1/mko_0/counter_5_cry_1_0:A,169548
UART_Protocol_1/mko_0/counter_5_cry_1_0:B,171194
UART_Protocol_1/mko_0/counter_5_cry_1_0:C,174727
UART_Protocol_1/mko_0/counter_5_cry_1_0:CC,169987
UART_Protocol_1/mko_0/counter_5_cry_1_0:P,169548
UART_Protocol_1/mko_0/counter_5_cry_1_0:S,169987
UART_Protocol_1/mko_0/counter_5_cry_1_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_1_0:Y3A,171267
Data_Block_0/Test_Generator_0/Test_Data_3[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_3[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_3[4]:Q,2004
Data_Block_0/Test_Generator_0/Test_Data_1[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_1[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_1[5]:Q,2094
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:B,2757
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:C,792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:CC,769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:P,792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:S,769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQK0CC[5]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[2]:CLK,170448
UART_Protocol_1/UART_RX_Protocol_0/state_reg[2]:D,175263
UART_Protocol_1/UART_RX_Protocol_0/state_reg[2]:Q,170448
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[10],614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[11],584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[1],1856
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[2],917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[3],711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[4],660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[5],632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[6],691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[7],645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[8],610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CC[9],667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:CO,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[0],1560
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[10],719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[11],780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[1],561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[2],657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[3],694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[4],634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[5],724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[6],682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[7],653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[8],720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:P[9],754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:A,870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:B,2704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:P,870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3A,2718
Controler_0/Command_Decoder_0/counter[3]:ALn,1695
Controler_0/Command_Decoder_0/counter[3]:CLK,-1228
Controler_0/Command_Decoder_0/counter[3]:D,2766
Controler_0/Command_Decoder_0/counter[3]:Q,-1228
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:B,3086
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:C,882
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:CC,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:S,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_9:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_29:B,1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_29:C,1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_29:IPB,1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_29:IPC,1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8:A,882
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8:B,845
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8:C,761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8:D,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_8:Y,716
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:B,174982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPB,174982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:CLK,171532
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:D,174991
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:Q,171532
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:Q,175439
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]:CLK,409
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]:D,3916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]:Q,409
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_1:B,2777
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_1:IPB,2777
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_1:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_1:IPD,
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:B,2563
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:C,-1284
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:CC,-1124
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:P,-1284
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:S,-1124
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNII1F1B4[12]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:CLK,173368
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:D,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:Q,173368
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:CLK,171614
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:D,174415
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:Q,171614
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]:D,2103
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]:Q,3185
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4:A,-1177
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4:B,-1221
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4:C,-1276
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4:Y,-1276
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]:A,1789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]:B,1992
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]:C,56
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]:D,1590
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]:Y,56
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8]:A,175470
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8]:B,175433
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8]:C,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8]:Y,175338
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:D,174367
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:A,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:B,172573
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:CC,171268
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:P,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:S,171268
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3A,172649
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:A,-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:B,313
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:CC,-1892
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:P,-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:S,-1892
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3A,389
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:B,2756
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:C,198
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:CC,292
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:P,198
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:S,292
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:A,175370
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:B,175429
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:Y,175370
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:CLK,2064
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:D,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:Q,2064
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]:CLK,-1080
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]:Q,-1080
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:A,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:B,2802
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:C,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:Y,363
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:B,175435
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:Y,175435
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:Y,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:CLK,-80
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:D,1718
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:Q,-80
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_3:B,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_3:IPB,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_3:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:Y,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:A,2256
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:Y,2256
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:C,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:Y,172578
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:B,1078
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:CC,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:P,1078
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:S,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_29:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]:D,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]:Q,2328
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3:A,173980
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3:B,173943
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3:C,173871
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3:D,173782
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3:Y,173782
Controler_0/Answer_Encoder_0/periph_data_buffer[10]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[10]:CLK,2778
Controler_0/Answer_Encoder_0/periph_data_buffer[10]:D,-190
Controler_0/Answer_Encoder_0/periph_data_buffer[10]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[10]:Q,2778
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:D,174457
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:CLK,173682
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:D,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:Q,173682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:B,2652
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:C,2583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:P,2583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0:Y3A,
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0:A,
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0:Y,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:B,174922
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:CC,174878
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:P,174922
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:S,174878
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[16]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:A,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:B,175399
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:C,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:D,173692
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:Y,172995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:Y,407
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1:A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1:Y,-4975
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:A,2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:B,2661
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:CC,2527
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:P,2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:S,2527
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIL2RO8[12]:Y3A,2739
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:B,175032
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:C,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPB,175032
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPC,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[0],551
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[10],519
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[11],550
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[1],455
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[2],501
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[3],602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[4],500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[5],544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[6],566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[7],487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[8],525
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CC[9],604
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CI,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:CO,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[0],620
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[10],715
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[11],776
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[1],557
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[2],652
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[3],690
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[4],630
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[5],720
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[6],678
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[7],649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[8],716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:P[9],750
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1:Y3[9],
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]:A,175464
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]:B,175439
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]:C,174493
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]:D,175221
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]:Y,174493
UART_Protocol_0/mko_0/counter[11]:ALn,175093
UART_Protocol_0/mko_0/counter[11]:CLK,171501
UART_Protocol_0/mko_0/counter[11]:D,169651
UART_Protocol_0/mko_0/counter[11]:Q,171501
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_13:B,1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_13:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_13:P,1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_13:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_13:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:A,-1522
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:B,-1776
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:C,-1892
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:D,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:Y,-1965
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:CLK,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:D,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:Q,831
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:B,683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:CC,-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:P,683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:S,-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI4GIC7[18]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:B,174947
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:CC,174806
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:P,174947
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:S,174806
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[25]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:D,173706
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:D,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:Q,175445
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:A,174663
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:B,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:C,174566
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:Y,173002
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:B,2653
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:C,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:CC,1899
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:P,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:S,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIC90M4[0]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[11]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[11]:CLK,171263
UART_Protocol_1/UART_RX_Protocol_0/counter[11]:D,174899
UART_Protocol_1/UART_RX_Protocol_0/counter[11]:Q,171263
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:C,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:Y,172400
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]:Q,2437
UART_Protocol_0/UART_RX_Protocol_0/counter[15]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[15]:CLK,172907
UART_Protocol_0/UART_RX_Protocol_0/counter[15]:D,174929
UART_Protocol_0/UART_RX_Protocol_0/counter[15]:Q,172907
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:B,175328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:C,173376
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:CC,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:S,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:A,175476
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:C,175361
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:Y,175361
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:Q,175379
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]:CLK,1811
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]:Q,1811
Controler_0/Command_Decoder_0/Has_Answer_2.m7_0:A,2288
Controler_0/Command_Decoder_0/Has_Answer_2.m7_0:B,2244
Controler_0/Command_Decoder_0/Has_Answer_2.m7_0:C,2189
Controler_0/Command_Decoder_0/Has_Answer_2.m7_0:D,1345
Controler_0/Command_Decoder_0/Has_Answer_2.m7_0:Y,1345
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]:A,175470
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]:B,175439
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]:C,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]:D,175310
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]:Y,175310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:D,1927
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:Q,2328
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:A,172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:B,175065
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:P,172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3A,175122
UART_Protocol_1/UART_RX_Protocol_0/counter[12]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[12]:CLK,172862
UART_Protocol_1/UART_RX_Protocol_0/counter[12]:D,174956
UART_Protocol_1/UART_RX_Protocol_0/counter[12]:Q,172862
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]:C,1080
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]:Y,1080
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:C,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]:Y,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK,986
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:D,723
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:Q,986
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:Y,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:C,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:Y,172518
Controler_0/Command_Decoder_0/Not_Decode_Value:ALn,2833
Controler_0/Command_Decoder_0/Not_Decode_Value:CLK,699
Controler_0/Command_Decoder_0/Not_Decode_Value:D,1385
Controler_0/Command_Decoder_0/Not_Decode_Value:Q,699
Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2:A,1374
Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2:B,2138
Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2:Y,1374
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[15]:CLK,882
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[15]:D,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[15]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[15]:Q,882
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:B,174993
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:CC,175194
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:P,174993
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:S,175194
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:D,174265
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:C,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:Y,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:Q,176230
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]:D,982
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]:Y,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22:A,608
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22:B,564
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22:C,515
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22:D,409
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22:Y,409
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,174421
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],3513
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],3485
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],3481
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],3462
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],3441
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],3499
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],3515
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],3532
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],3522
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],3498
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],908
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],42
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],24
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:CLK,171936
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:D,174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:Q,171936
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:D,173436
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:Q,175482
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:A,173105
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:B,173062
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:C,173032
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:D,172987
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_1:Y,172987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]:CLK,1983
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]:Q,1983
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:CLK,2421
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]:Q,2421
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8]:Y,-273
UART_Protocol_1/mko_0/counter[14]:ALn,175093
UART_Protocol_1/mko_0/counter[14]:CLK,172787
UART_Protocol_1/mko_0/counter[14]:D,169628
UART_Protocol_1/mko_0/counter[14]:Q,172787
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:CLK,172955
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:Q,172955
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:Y,175429
Controler_0/Answer_Encoder_0/state_reg[4]:ALn,2833
Controler_0/Answer_Encoder_0/state_reg[4]:CLK,3120
Controler_0/Answer_Encoder_0/state_reg[4]:D,2211
Controler_0/Answer_Encoder_0/state_reg[4]:Q,3120
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:CLK,1994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:D,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:Q,1994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:D,1152
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:B,175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:C,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPB,175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPC,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_1:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[10],173014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[11],172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[2],174149
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[3],173138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[4],173084
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[5],173059
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[6],173100
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[7],173050
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[8],173019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[9],173067
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[0],174876
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[10],173268
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[1],173816
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[2],172995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[3],173044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[4],172993
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[5],173066
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[6],173016
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[7],172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[8],173057
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[9],173214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[9],
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3]:A,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3]:B,175433
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3]:Y,175428
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:D,174457
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:Q,176230
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:A,3204
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2:A,659
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2:B,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2:C,468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2:D,-1117
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2:Y,-1117
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:CLK,173715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:Q,173715
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:CLK,887
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:D,738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:Q,887
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:A,174578
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:B,174269
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:C,173651
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:D,173609
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:Y,173609
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]:D,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]:Q,2394
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:B,764
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:CC,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:P,764
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:S,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_24:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:B,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:C,-1037
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:P,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:Y,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_1:IPD,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]:A,2025
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]:B,1991
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]:C,1689
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]:D,1649
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]:Y,1649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset:CLK,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset:D,3581
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset:Q,2033
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:CLK,695
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:Q,695
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]:A,-286
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]:B,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]:C,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]:D,2175
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]:Y,-341
UART_Protocol_0/UART_RX_Protocol_0/counter[20]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[20]:CLK,174477
UART_Protocol_0/UART_RX_Protocol_0/counter[20]:D,174823
UART_Protocol_0/UART_RX_Protocol_0/counter[20]:Q,174477
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:A,1996
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:B,1994
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:P,1994
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:Y3A,2009
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[0],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[1],2967
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[2],2934
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[3],2766
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[4],2715
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[5],2687
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[6],2746
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[7],2700
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[8],2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:CC[9],2722
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[0],2709
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[1],2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[2],2733
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[3],2794
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[4],2743
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[5],2801
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[6],2822
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[7],2791
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[8],2854
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:P[9],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[0],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[1],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[2],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[3],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[4],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[5],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[6],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[7],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[8],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3A[9],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[0],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[1],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[2],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[3],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[4],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[5],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[6],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[7],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[8],
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237_CC_0:Y3[9],
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK:A,686
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK:B,1446
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK:Y,686
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2]:A,175288
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2]:B,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2]:C,175203
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2]:Y,175163
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:C,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:Y,401
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[16]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[16]:CLK,1397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[16]:D,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[16]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[16]:Q,1397
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:Q,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[30]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[30]:CLK,2259
Controler_0/Command_Decoder_0/AE_CMD_Data[30]:D,1265
Controler_0/Command_Decoder_0/AE_CMD_Data[30]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[30]:Q,2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]:CLK,476
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]:Q,476
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:B,2794
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:C,2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:CC,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:P,2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:S,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[26]:Y3A,
Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]:ALn,2833
Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]:CLK,638
Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]:D,2323
Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]:Q,638
Controler_0/Command_Decoder_0/AE_CMD_Data[9]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[9]:CLK,1211
Controler_0/Command_Decoder_0/AE_CMD_Data[9]:D,1180
Controler_0/Command_Decoder_0/AE_CMD_Data[9]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[9]:Q,1211
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:A,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:B,321
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:Y,-2043
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:B,171588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:CC,171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:P,171588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:S,171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQI121[3]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:A,175357
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:B,175317
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5:Y,175317
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]:D,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]:Q,2468
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:B,175328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:C,173383
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:CC,172952
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:S,172952
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3A,
Controler_0/Command_Decoder_0/AE_CMD_Data[33]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[33]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[33]:D,1263
Controler_0/Command_Decoder_0/AE_CMD_Data[33]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[33]:Q,3970
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:CLK,173032
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:Q,173032
Data_Block_0/Test_Generator_0/Test_Data_4[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_4[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_4[5]:Q,2094
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:CLK,-80
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:D,1718
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:Q,-80
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:D,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:A,175464
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:Y,175429
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable:CLK,1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable:D,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable:Q,1288
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:B,2794
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:CC,2766
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:P,2794
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:S,2766
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:CLK,531
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:Q,531
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:Q,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_29:B,1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_29:C,1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_29:IPB,1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_29:IPC,1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_29:IPD,
Controler_0/Command_Decoder_0/counter_cry[21]:B,2777
Controler_0/Command_Decoder_0/counter_cry[21]:CC,2620
Controler_0/Command_Decoder_0/counter_cry[21]:P,2777
Controler_0/Command_Decoder_0/counter_cry[21]:S,2620
Controler_0/Command_Decoder_0/counter_cry[21]:Y3,
Controler_0/Command_Decoder_0/counter_cry[21]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:D,2018
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:Q,2328
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]:A,175464
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]:B,174546
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]:C,173666
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]:D,174475
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]:Y,173666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:D,1829
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:Q,2328
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]:A,1749
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]:B,1952
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]:C,-86
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]:D,1550
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]:Y,-86
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:A,173795
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:B,173758
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:C,172907
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:D,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:Y,171064
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:B,2593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:C,2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:CC,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:P,2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:S,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIFOVU2[4]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:CLK,174477
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:D,175370
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:Q,174477
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:CLK,1992
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:D,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:Q,1992
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:D,1254
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a2:A,-1046
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a2:B,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a2:C,-1122
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a2:Y,-1919
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:B,3175
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:Y,3175
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:D,173247
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:Y,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:CLK,171272
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:Q,171272
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:B,2640
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:C,-1207
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:CC,-1156
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:P,-1207
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:S,-1156
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIGEGD85[15]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:A,171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:B,173217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:CC,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:P,171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:S,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3A,173217
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]:A,2028
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]:B,1994
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]:C,1692
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]:D,1652
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]:Y,1652
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:A,175476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:B,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:C,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:Y,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:B,2731
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:C,766
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:CC,738
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:P,766
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:S,738
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI7O8CI[3]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_6:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:A,171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:B,172346
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:P,171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y,172709
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3A,172367
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:CLK,-775
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:D,2607
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:EN,901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:Q,-775
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:D,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:EN,174397
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_15:IPD,
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]:B,3137
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]:Y,3012
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:C,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:Y,172587
UART_Protocol_0/mko_0/counter_5_cry_16:A,169729
UART_Protocol_0/mko_0/counter_5_cry_16:B,171375
UART_Protocol_0/mko_0/counter_5_cry_16:C,174908
UART_Protocol_0/mko_0/counter_5_cry_16:CC,169630
UART_Protocol_0/mko_0/counter_5_cry_16:P,169729
UART_Protocol_0/mko_0/counter_5_cry_16:S,169630
UART_Protocol_0/mko_0/counter_5_cry_16:Y3,
UART_Protocol_0/mko_0/counter_5_cry_16:Y3A,171454
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_3:B,2786
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_3:IPB,2786
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_3:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_3:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:D,174289
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:Q,174588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:D,2018
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:Q,2328
UART_Protocol_0/UART_TX_Protocol_0/state_reg[4]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[4]:CLK,173651
UART_Protocol_0/UART_TX_Protocol_0/state_reg[4]:D,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg[4]:Q,173651
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]:A,3213
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]:Y,3213
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:B,2794
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:C,-1040
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:CC,-1269
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:P,-1040
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:S,-1269
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIBUPV6A[26]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:CLK,887
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:D,738
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:Q,887
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:C,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:Y,172504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:B,-708
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:C,-775
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:D,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:P,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:Y,938
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0]:A,173147
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0]:B,173103
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0]:C,173054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0]:D,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0]:Y,172948
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:D,2108
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:Q,2328
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]:A,175440
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]:B,175427
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]:C,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]:D,175244
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]:Y,174552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:D,173436
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:CLK,2796
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:D,3101
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:Q,2796
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:C,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]:Y,329
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:Q,
Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]:A,2899
Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]:B,2805
Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]:Y,2805
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:D,1252
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:Q,3222
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:Y,175158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:A,171936
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:B,171892
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:CC,171217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:P,172737
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:S,171217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJAKJ5[8]:Y3A,172760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:C,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:Y,390
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:A,175461
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:B,175405
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:C,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:Y,172950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:D,173236
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17:A,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17:B,518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17:C,469
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17:D,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17:Y,363
Controler_0/Command_Decoder_0/counter_s_847:B,2538
Controler_0/Command_Decoder_0/counter_s_847:CC,
Controler_0/Command_Decoder_0/counter_s_847:P,2538
Controler_0/Command_Decoder_0/counter_s_847:Y3,
Controler_0/Command_Decoder_0/counter_s_847:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]:CLK,174731
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]:Q,174731
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:Q,175379
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:A,173700
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:B,173660
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:C,173603
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:Y,173603
TX_0_obuf/U_IOTRI:D,
TX_0_obuf/U_IOTRI:DOUT,
TX_0_obuf/U_IOTRI:EOUT,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:B,1382
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:CC,-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:S,-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3R62B[31]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:A,-633
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:B,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:CC,-1011
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:P,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:S,-1011
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIIB6K3[6]:Y3A,-627
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_28:A,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_28:Y,1695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:CLK,171558
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:D,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:Q,171558
Controler_0/Answer_Encoder_0/state_reg_Z[3]:ALn,2833
Controler_0/Answer_Encoder_0/state_reg_Z[3]:CLK,1355
Controler_0/Answer_Encoder_0/state_reg_Z[3]:D,3038
Controler_0/Answer_Encoder_0/state_reg_Z[3]:Q,1355
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:B,716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:CC,525
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:P,716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:S,525
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_20:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:B,174992
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:C,2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPB,174992
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPC,2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:C,172668
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:Y,172668
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:B,175340
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:CC,174929
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:S,174929
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:B,-959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:CC,-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:P,-959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:S,-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQJ4O[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14]:A,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14]:B,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14]:Y,-1237
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:Y,405
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]:C,-67
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]:Y,-1045
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:Y,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:B,3068
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:C,1123
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:CC,692
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:S,692
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]:A,1030
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]:B,986
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]:C,937
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]:D,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]:Y,831
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:A,173713
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:B,173687
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:Y,173687
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]:CLK,174998
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]:Q,174998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:Y,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:B,175082
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPB,175082
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPD,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]:CLK,2101
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]:Q,2101
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:B,174988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPB,174988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPD,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
Controler_0/ADI_SPI_0/addr_counter[23]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[23]:CLK,-1178
Controler_0/ADI_SPI_0/addr_counter[23]:D,-1242
Controler_0/ADI_SPI_0/addr_counter[23]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[23]:Q,-1178
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_13:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]:CLK,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]:D,183
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]:Q,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]:SLn,1056
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]:CLK,175014
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]:Q,175014
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:A,175479
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:B,175435
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:D,174457
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:Y,174457
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]:CLK,175030
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]:Q,175030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:Y,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:B,175346
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:C,173079
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:CC,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:S,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]:CLK,-185
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]:D,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]:Q,-185
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:A,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:B,174984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:P,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3A,175034
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]:B,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]:C,3113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]:D,399
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]:Y,-1237
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:A,3216
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:B,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:C,3119
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:Y,552
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12:A,1338
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12:B,1298
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12:C,1196
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12:Y,1196
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:B,2757
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:C,792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:CC,769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:P,792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:S,769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6B8RT[5]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:Q,175379
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:B,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:P,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:CLK,173731
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:EN,173626
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:Q,173731
Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2:A,3064
Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2:B,2847
Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2:C,3003
Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2:Y,2847
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:D,2110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:CLK,3020
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:Q,3020
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:CLK,1732
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:D,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:Q,1732
UART_Protocol_0/mko_0/counter[14]:ALn,175093
UART_Protocol_0/mko_0/counter[14]:CLK,172787
UART_Protocol_0/mko_0/counter[14]:D,169628
UART_Protocol_0/mko_0/counter[14]:Q,172787
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:B,1587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:CC,681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:P,1587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:S,681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNILT2C1[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:CLK,175280
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:Q,175280
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]:B,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]:Y,-1110
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:A,175242
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:B,175281
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:Y,175242
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:B,2711
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:C,-1114
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:CC,-1271
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:P,-1114
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:S,-1271
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNILTGEK7[19]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:B,2665
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:C,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:CC,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:P,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:S,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI9KIFI[24]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:A,174625
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:B,174588
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:C,173626
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:D,173626
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:Y,173626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10:A,2439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10:B,2395
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10:C,2346
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10:D,2240
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10:Y,2240
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:B,2607
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:C,2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:CC,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:P,2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:S,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[9]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:B,3068
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:C,1123
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:CC,692
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:P,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:S,692
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNO[9]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/counter[3]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/counter[3]:CLK,175239
UART_Protocol_1/UART_TX_Protocol_0/counter[3]:D,174632
UART_Protocol_1/UART_TX_Protocol_0/counter[3]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/counter[3]:Q,175239
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:D,2112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:B,171588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:CC,171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:P,171588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:S,171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIKSRE1[3]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:B,175232
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:CC,174801
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:P,175232
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:S,174801
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[30]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:A,174679
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:B,174631
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:C,174570
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:D,174507
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]:Y,174507
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:CLK,173840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:D,174150
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:Q,173840
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]:D,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]:Q,2431
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:CLK,843
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:D,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:Q,843
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]:A,1853
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]:B,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]:C,-65
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]:D,1654
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]:Y,-65
Controler_0/Command_Decoder_0/counter[11]:ALn,1695
Controler_0/Command_Decoder_0/counter[11]:CLK,-315
Controler_0/Command_Decoder_0/counter[11]:D,2639
Controler_0/Command_Decoder_0/counter[11]:Q,-315
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:C,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:Y,172565
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:A,3010
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:B,2877
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:C,2814
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:CC,2494
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:P,2814
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:S,2494
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICTE6B[9]:Y3A,2861
Controler_0/ADI_SPI_0/addr_counter[18]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[18]:CLK,-220
Controler_0/ADI_SPI_0/addr_counter[18]:D,-1237
Controler_0/ADI_SPI_0/addr_counter[18]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[18]:Q,-220
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_0:A,2462
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_0:B,-964
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_0:C,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_0:Y,-1819
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:C,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:Y,305
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]:A,1997
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]:B,1963
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]:C,1661
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]:D,1621
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]:Y,1621
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:A,170360
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:B,170503
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:C,170448
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:Y,170360
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:D,174367
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:Q,174588
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:D,2103
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:Q,2328
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:B,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:CC,171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:P,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:S,171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITCR71[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:B,2631
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:C,2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:CC,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:P,2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:S,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N5V8[13]:Y3A,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]:CLK,2743
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]:D,2715
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]:Q,2743
Controler_0/ADI_SPI_0/addr_counter[24]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[24]:CLK,-1134
Controler_0/ADI_SPI_0/addr_counter[24]:D,-1288
Controler_0/ADI_SPI_0/addr_counter[24]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[24]:Q,-1134
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:A,2659
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:B,2749
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:CC,2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:P,2659
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:S,2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAIFR5[8]:Y3A,2749
Controler_0/Command_Decoder_0/counter[30]:ALn,1695
Controler_0/Command_Decoder_0/counter[30]:CLK,2328
Controler_0/Command_Decoder_0/counter[30]:D,2541
Controler_0/Command_Decoder_0/counter[30]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]:Y,-1192
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_6:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:D,1157
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CC[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CO,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[0],-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[10],-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[11],-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[1],-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[2],-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[3],-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[4],-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[5],-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[6],-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[7],-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[8],-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[9],-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[0],1763
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[10],582
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[11],619
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[1],753
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[2],800
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[3],622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[4],573
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[5],615
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[6],577
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[7],546
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[8],590
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3A[9],615
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:Y3[9],
Controler_0/Answer_Encoder_0/periph_data_buffer[17]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[17]:CLK,2790
Controler_0/Answer_Encoder_0/periph_data_buffer[17]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[17]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[17]:Q,2790
Data_Block_0/FIFOs_Reader_0/state_reg_ns[1]:A,3216
Data_Block_0/FIFOs_Reader_0/state_reg_ns[1]:B,3179
Data_Block_0/FIFOs_Reader_0/state_reg_ns[1]:C,2343
Data_Block_0/FIFOs_Reader_0/state_reg_ns[1]:D,2233
Data_Block_0/FIFOs_Reader_0/state_reg_ns[1]:Y,2233
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:D,987
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:Q,3222
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_19:B,2778
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_19:C,2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_19:IPB,2778
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_19:IPC,2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:D,174204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]:Q,174588
UART_Protocol_1/UART_RX_Protocol_0/counter[9]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[9]:CLK,172048
UART_Protocol_1/UART_RX_Protocol_0/counter[9]:D,174982
UART_Protocol_1/UART_RX_Protocol_0/counter[9]:Q,172048
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_3:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]:CLK,1976
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]:D,2103
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]:Q,1976
UART_Protocol_0/UART_TX_Protocol_0/counter_n2:A,174673
UART_Protocol_0/UART_TX_Protocol_0/counter_n2:B,175423
UART_Protocol_0/UART_TX_Protocol_0/counter_n2:Y,174673
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:CLK,1683
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:D,692
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:Q,1683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:CLK,2286
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:D,2456
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:Q,2286
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]:CLK,174546
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]:Q,174546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_19:IPD,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]:CLK,175098
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]:Q,175098
Data_Block_0/Test_Generator_0/Test_Data_7[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_7[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_7[6]:Q,2052
Data_Block_0/Test_Generator_0/Test_Data_4[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_4[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_4[3]:Q,2064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_28:Y,1695
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:CLK,174477
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:D,175370
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]:Q,174477
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:A,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:B,938
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:C,792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:Y,-1112
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:Q,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:CLK,173051
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:D,172895
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:Q,173051
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK,2135
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:D,1814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:Q,2135
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]:CLK,2674
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]:D,2722
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]:Q,2674
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CC[0],169604
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CC[1],169558
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CI,169558
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:P[0],169987
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:P[1],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:Y3A[0],171679
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:Y3A[1],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:Y3[0],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:C,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:Y,408
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:B,174866
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:CC,175006
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:P,174866
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:S,175006
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[6]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:Q,175379
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_7:B,1910
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_7:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_7:P,1910
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_7:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_7:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_8:Y,
Data_Block_0/Test_Generator_0/Test_Data_4[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_4[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_4[6]:Q,2052
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:A,174496
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:B,174459
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:Y,174459
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],1265
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[12],1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[13],1263
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[14],1254
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[15],1256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[16],1243
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[17],1261
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[18],1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[19],1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],993
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],1111
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],1080
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],1097
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],1171
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],1158
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],1182
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],1163
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],1180
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,2513
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],3513
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],3485
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],3481
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],3462
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],3441
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],3499
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],3515
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],3532
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],3522
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],3498
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_0/UART_RX_Protocol_0/counter[13]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[13]:CLK,172899
UART_Protocol_0/UART_RX_Protocol_0/counter[13]:D,174910
UART_Protocol_0/UART_RX_Protocol_0/counter[13]:Q,172899
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:CLK,1030
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:Q,1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:CLK,2421
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:Q,2421
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r:CLK,1226
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r:D,2945
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r:EN,461
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r:Q,1226
Controler_0/ADI_SPI_0/data_counter[8]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[8]:CLK,-1101
Controler_0/ADI_SPI_0/data_counter[8]:D,-1056
Controler_0/ADI_SPI_0/data_counter[8]:EN,2768
Controler_0/ADI_SPI_0/data_counter[8]:Q,-1101
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:A,3216
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:C,3101
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:Y,3101
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:B,174981
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:C,173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:CC,173255
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:P,173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:S,173255
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI87671[1]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]:CLK,175435
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]:Q,175435
Controler_0/REGISTERS_0/state_reg_RNO[5]:A,3219
Controler_0/REGISTERS_0/state_reg_RNO[5]:B,3185
Controler_0/REGISTERS_0/state_reg_RNO[5]:C,2263
Controler_0/REGISTERS_0/state_reg_RNO[5]:D,2229
Controler_0/REGISTERS_0/state_reg_RNO[5]:Y,2229
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:A,831
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:B,1732
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:C,1683
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:CC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:D,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:P,1639
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:Y,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:B,2794
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:C,-1053
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:CC,-1209
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:P,-1053
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:S,-1209
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNICJI4K8[26]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]:Y,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:Q,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[4]:Y,175202
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1:CLK,1532
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1:D,3026
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1:Q,1532
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:B,1409
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:C,3113
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:D,3020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:Y,1409
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:D,173747
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:Q,176230
Controler_0/ADI_SPI_0/data_counter[27]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[27]:CLK,-946
Controler_0/ADI_SPI_0/data_counter[27]:D,-1260
Controler_0/ADI_SPI_0/data_counter[27]:EN,2768
Controler_0/ADI_SPI_0/data_counter[27]:Q,-946
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:A,171675
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:B,171631
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:CC,171428
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:P,171631
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:S,171428
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI88KF2[2]:Y3A,171641
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:Q,3970
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:CLK,2366
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:D,2547
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:Q,2366
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:CLK,173780
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:Q,173780
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:CLK,174995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:D,173601
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:Q,174995
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_33:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:B,2772
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:C,780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:CC,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:P,780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:S,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[10]:Y3A,
Controler_0/ADI_SPI_0/addr_counter[6]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[6]:CLK,-1269
Controler_0/ADI_SPI_0/addr_counter[6]:D,-1134
Controler_0/ADI_SPI_0/addr_counter[6]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[6]:Q,-1269
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:A,2629
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:B,2726
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:CC,2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:P,2629
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:S,2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4O5I3[4]:Y3A,2780
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:CLK,2733
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:D,2198
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:Q,2733
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:CLK,171627
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:D,175227
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:Q,171627
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:CLK,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:D,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:Q,561
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]:D,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]:Q,2394
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16:B,2193
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16:P,2193
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2:A,2284
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2:B,-409
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2:C,2213
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2:Y,-409
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
Data_Block_0/Test_Generator_0/Test_Data_7[0]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[0]:CLK,1925
Data_Block_0/Test_Generator_0/Test_Data_7[0]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_7[0]:Q,1925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:C,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:Y,172389
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:CLK,173805
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:Q,173805
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:C,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:Y,172578
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]:CLK,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]:Q,-1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20:A,2165
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20:B,2123
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20:C,1128
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20:D,1211
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20:Y,1128
Controler_0/Command_Decoder_0/decode_vector[2]:ALn,2833
Controler_0/Command_Decoder_0/decode_vector[2]:CLK,1399
Controler_0/Command_Decoder_0/decode_vector[2]:D,2175
Controler_0/Command_Decoder_0/decode_vector[2]:Q,1399
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:A,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:B,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:C,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:P,1560
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:Y,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:A,174625
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:B,174582
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:C,173735
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:D,173687
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]:Y,173687
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:B,174939
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:CC,174857
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:P,174939
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:S,174857
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[19]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:A,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:B,1732
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:C,1683
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:CC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:P,1639
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:Y,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]:Y3A,
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]:A,3171
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]:B,3167
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]:C,3101
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]:Y,3101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:CLK,1455
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:Q,1455
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:Q,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:CLK,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:D,2482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:Q,2277
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]:CLK,175476
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]:Q,175476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:B,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:C,1438
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:P,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:Y,908
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:CLK,2057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:D,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:Q,2057
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:A,172206
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:B,172140
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:C,171238
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:D,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:Y,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:D,173434
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:Q,175482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:B,3068
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:C,530
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:CC,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:P,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:S,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:B,2459
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:C,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:CC,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:P,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:S,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7OT[0]:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19:A,-1115
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19:B,-1157
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19:C,-1205
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19:D,-1311
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19:Y,-1311
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]:Q,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]:A,-1710
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]:B,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]:C,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]:Y,-1919
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1994
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],2009
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],2018
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]:A,-25
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]:B,2437
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]:C,-141
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]:D,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]:Y,-153
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:B,2607
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:C,-1218
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:CC,-1169
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:P,-1218
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:S,-1169
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIHIAG73[7]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]:CLK,174980
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]:Q,174980
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:A,173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:B,175214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:P,173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3A,175238
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:B,174198
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:CC,172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:P,174231
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:S,172965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIRHN1[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1:CLK,2167
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1:D,3817
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1:Q,2167
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:A,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:B,2724
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:P,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3A,2774
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]:A,174559
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]:B,175246
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]:C,175367
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]:D,175221
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]:Y,174559
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:B,1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:P,1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:B,1835
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:C,1769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:CC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:D,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:P,2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:Y,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_4:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:CLK,2098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:D,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:Q,2098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:A,173710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:Y,173710
UART_Protocol_1/UART_RX_Protocol_0/counter[18]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[18]:CLK,174580
UART_Protocol_1/UART_RX_Protocol_0/counter[18]:D,174905
UART_Protocol_1/UART_RX_Protocol_0/counter[18]:Q,174580
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_6:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]:CLK,520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]:Q,520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset:CLK,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset:D,3195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset:EN,1839
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset:Q,2007
Controler_0/ADI_SPI_0/un1_state_reg_11_i_0:A,2884
Controler_0/ADI_SPI_0/un1_state_reg_11_i_0:B,3061
Controler_0/ADI_SPI_0/un1_state_reg_11_i_0:C,3003
Controler_0/ADI_SPI_0/un1_state_reg_11_i_0:D,2916
Controler_0/ADI_SPI_0/un1_state_reg_11_i_0:Y,2884
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]:A,956
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]:B,919
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]:C,14
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]:D,-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]:Y,-76
Controler_0/Command_Decoder_0/AE_CMD_Data[22]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[22]:CLK,-1873
Controler_0/Command_Decoder_0/AE_CMD_Data[22]:D,1111
Controler_0/Command_Decoder_0/AE_CMD_Data[22]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[22]:Q,-1873
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:CLK,815
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:D,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:Q,815
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:A,175476
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:C,174415
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:Y,174415
ADC_sdio_iobuf/U_IOPAD:D,
ADC_sdio_iobuf/U_IOPAD:E,
ADC_sdio_iobuf/U_IOPAD:PAD,
ADC_sdio_iobuf/U_IOPAD:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:B,2731
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:C,766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:CC,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:P,766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:S,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIHPRB1[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]:D,986
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]:Y,-1007
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_9:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:B,2801
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:C,-1030
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:CC,-1289
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:P,-1030
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:S,-1289
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI97BN79[28]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:Y,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:CLK,1940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:D,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:Q,1940
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:CLK,171695
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:D,174975
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:Q,171695
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:A,173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:B,174964
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:P,173069
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3A,174978
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:D,174287
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:D,174218
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:B,649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:CC,487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:P,649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:S,487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_19:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:CLK,171272
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:Q,171272
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:B,2712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:C,720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:CC,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:P,720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:S,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:B,173779
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:CC,172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:P,173779
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:S,172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGAU21[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:B,1580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:CC,762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:P,1580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:S,762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIJSBE[2]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:A,173166
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:Y,173166
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:CLK,2377
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:Q,2377
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:A,171627
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:B,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:CC,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:P,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:S,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIF0IG4[6]:Y3A,171633
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]:D,2090
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]:Q,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]:C,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]:Y,-1045
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:C,2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPC,2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]:CLK,2439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]:D,2386
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]:Q,2439
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:CLK,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:D,2256
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:Q,-677
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:CLK,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:D,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]:Q,688
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_27:C,2730
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_27:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_27:IPC,2730
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_27:IPD,
UART_Protocol_1/UART_RX_Protocol_0/counter[25]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[25]:CLK,173626
UART_Protocol_1/UART_RX_Protocol_0/counter[25]:D,174806
UART_Protocol_1/UART_RX_Protocol_0/counter[25]:Q,173626
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:CLK,171497
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:D,174917
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:EN,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:Q,171497
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]:Y,-1192
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:A,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:B,2548
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:C,2479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:CC,2662
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:D,2376
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:P,2376
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:S,2662
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIOICN1[1]:Y3A,2447
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:CLK,2032
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:D,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:Q,2032
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1:A,
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]:Y,-386
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]:Y,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:Y,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:C,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:Y,412
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:B,737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:CC,-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:P,737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:S,-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIF2JL7[19]:Y3A,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]:A,2082
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]:B,2048
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]:C,1746
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]:D,1706
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]:Y,1706
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:A,908
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:Y,908
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:CLK,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:D,1123
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:Q,688
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect:CLK,-1327
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect:D,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect:Q,-1327
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:A,681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:B,2733
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:P,681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3A,2800
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:C,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:Y,172518
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]:D,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]:Q,1411
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r[0]:CLK,2272
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r[0]:D,3958
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r[0]:EN,3689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/fwft_Q_r[0]:Q,2272
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:CLK,1985
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:D,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:Q,1985
DBGport_5_obuf/U_IOTRI:DOUT,
DBGport_5_obuf/U_IOTRI:EOUT,
DBGport_1_obuf/U_IOTRI:D,
DBGport_1_obuf/U_IOTRI:DOUT,
DBGport_1_obuf/U_IOTRI:EOUT,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]:Y,-386
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:CLK,2001
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:D,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:Q,2001
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:Y,3169
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:B,2715
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:C,-1132
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:CC,-1182
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:P,-1132
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:S,-1182
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI8TDOM7[23]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:A,1450
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:Y,1450
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]:CLK,175435
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]:Q,175435
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:A,175446
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:B,175411
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:C,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:D,175250
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:Y,172807
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:D,3958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:Q,
Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]:A,3116
Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]:B,3072
Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]:Y,3072
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]:Q,3970
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:B,2653
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:C,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:CC,1899
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:P,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:S,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNILT1H[0]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:C,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]:Y,305
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:Y,174607
Controler_0/ADI_SPI_0/wr_addr_buffer[9]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[9]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[9]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[9]:Q,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:B,-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPB,-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPD,
Controler_0/ADI_SPI_0/tx_data_buffer[3]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[3]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[3]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[3]:Q,3119
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:B,2730
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:C,723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:CC,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:P,723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:S,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[11]:Y3A,
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1:A,
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1:Y,175093
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]:D,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]:Q,1411
Controler_0/Command_Decoder_0/counter[2]:ALn,1695
Controler_0/Command_Decoder_0/counter[2]:CLK,-1334
Controler_0/Command_Decoder_0/counter[2]:D,2934
Controler_0/Command_Decoder_0/counter[2]:Q,-1334
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:C,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]:Y,172518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:D,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:Q,1411
Controler_0/REGISTERS_0/state_reg[4]:ALn,2833
Controler_0/REGISTERS_0/state_reg[4]:CLK,3219
Controler_0/REGISTERS_0/state_reg[4]:D,2425
Controler_0/REGISTERS_0/state_reg[4]:Q,3219
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]:C,993
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]:Y,993
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:CLK,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:Q,172812
Controler_0/Command_Decoder_0/counter[16]:ALn,1695
Controler_0/Command_Decoder_0/counter[16]:CLK,-183
Controler_0/Command_Decoder_0/counter[16]:D,2618
Controler_0/Command_Decoder_0/counter[16]:Q,-183
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:B,-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:C,-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPB,-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPC,-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPD,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_15:C,2750
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_15:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_15:IPC,2750
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_15:IPD,
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]:CLK,175035
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]:Q,175035
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:D,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:Q,175482
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17:A,1332
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17:B,1325
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17:C,1283
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17:D,1068
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17:Y,1068
Data_Block_0/Test_Generator_0/Test_Data_0_1[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_0_1[10]:D,2700
Data_Block_0/Test_Generator_0/Test_Data_0_1[10]:Q,2089
Data_Block_0/Test_Generator_0/Test_Data_0_1[10]:SLn,3472
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:CLK,171497
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:D,174917
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:EN,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:Q,171497
DBGport_4_obuf/U_IOPAD:D,
DBGport_4_obuf/U_IOPAD:E,
DBGport_4_obuf/U_IOPAD:PAD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_1:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]:D,2108
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]:Q,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:B,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:CC,1453
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:P,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:S,1453
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_1:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:B,652
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:CC,501
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:P,652
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:S,501
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_14:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]:CLK,175028
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]:Q,175028
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:B,-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPB,-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:C,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:Y,403
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7]:A,175420
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7]:B,175391
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7]:Y,175391
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:A,-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:B,501
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:P,-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_14:Y3A,588
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]:Y,3012
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]:Y,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:A,-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:B,551
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:P,-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_12:Y3A,586
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2:A,-385
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2:B,-419
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2:C,-1375
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2:D,-1308
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2:Y,-1375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_26:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:B,174991
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:C,173026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:CC,172998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:P,173026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:S,172998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI34KPF[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]:CLK,2126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]:D,3916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]:Q,2126
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_5:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314:B,2709
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314:P,2709
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:D,2107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:Q,2328
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:A,173469
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:B,173425
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:C,173376
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:D,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:Y,173270
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:A,2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:B,2019
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:P,2019
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:Y3A,2081
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:Q,3970
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:Y,175158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:Q,176230
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]:C,1254
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]:Y,1254
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13:A,-186
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13:B,-230
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13:C,-279
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13:D,-385
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13:Y,-385
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]:D,2005
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]:Q,3185
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_17:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_17:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_17:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:A,174498
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:B,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:C,175367
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:D,175268
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:Y,173002
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:B,2613
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:C,-1221
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:CC,-1138
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:P,-1221
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:S,-1138
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIPA54M4[11]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:D,1958
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:C,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]:Y,172589
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:B,1910
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:CC,-138
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:P,1910
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:S,-138
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_14:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]:D,2010
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]:Q,3185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:D,174187
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:Q,174588
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]:A,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]:B,561
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]:C,2219
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]:D,2113
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]:Y,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[13]:A,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[13]:B,2334
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[13]:Y,525
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]:CLK,173782
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]:Q,173782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:CLK,1966
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:D,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:Q,1966
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:A,172899
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:B,172862
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:C,171115
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:D,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:Y,171064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:CLK,1580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:D,1953
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:Q,1580
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_6:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:B,1101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:CC,1094
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:P,1101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:S,1094
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_14:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_6[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_6[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_6[6]:Q,2052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:A,173091
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:B,173992
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:C,173943
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:D,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:P,173899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:Y,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]:Y3A,
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:B,2937
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:C,-896
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:CC,-1293
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:P,-896
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:S,-1293
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI8NPBAB[29]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:CLK,2655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:D,1409
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:Q,2655
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:A,173695
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:B,173651
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:Y,173651
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:B,172902
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:C,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:P,174876
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy:Y3A,
DBGport_7_obuf/U_IOTRI:D,
DBGport_7_obuf/U_IOTRI:DOUT,
DBGport_7_obuf/U_IOTRI:EOUT,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_3:B,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_3:IPB,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_3:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_3:IPD,
DBGport_7_obuf/U_IOPAD:D,
DBGport_7_obuf/U_IOPAD:E,
DBGport_7_obuf/U_IOPAD:PAD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:B,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:CC,2766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:P,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:S,2766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:C,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:Y,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:C,2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPC,2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:D,2010
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:Q,2328
UART_Protocol_0/mko_0/counter_5_cry_12_0:A,169701
UART_Protocol_0/mko_0/counter_5_cry_12_0:B,171347
UART_Protocol_0/mko_0/counter_5_cry_12_0:C,174880
UART_Protocol_0/mko_0/counter_5_cry_12_0:CC,169708
UART_Protocol_0/mko_0/counter_5_cry_12_0:P,169701
UART_Protocol_0/mko_0/counter_5_cry_12_0:S,169708
UART_Protocol_0/mko_0/counter_5_cry_12_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_12_0:Y3A,171361
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:CLK,2025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:D,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:Q,2025
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:B,1457
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:CC,870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:P,1457
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:S,870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNISOTA[0]:Y3A,
Controler_0/Command_Decoder_0/decode_vector[3]:ALn,2833
Controler_0/Command_Decoder_0/decode_vector[3]:CLK,1483
Controler_0/Command_Decoder_0/decode_vector[3]:D,2169
Controler_0/Command_Decoder_0/decode_vector[3]:Q,1483
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_1:B,2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_1:IPB,2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_1:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_1:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:A,-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:B,487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:P,-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_19:Y3A,546
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:B,1907
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:CC,-136
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:P,1907
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:S,-136
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_16:Y3A,
DBGport_6_obuf/U_IOPAD:D,
DBGport_6_obuf/U_IOPAD:E,
DBGport_6_obuf/U_IOPAD:PAD,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0:Y3[8],
Controler_0/ADI_SPI_0/op_eq.divider_enable38:A,2457
Controler_0/ADI_SPI_0/op_eq.divider_enable38:B,2413
Controler_0/ADI_SPI_0/op_eq.divider_enable38:C,1411
Controler_0/ADI_SPI_0/op_eq.divider_enable38:D,1469
Controler_0/ADI_SPI_0/op_eq.divider_enable38:Y,1411
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:B,2931
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:C,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:CC,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:P,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:S,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[14]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte:CLK,175435
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte:EN,174377
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte:Q,175435
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:A,2421
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:B,2377
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:C,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:Y,552
Data_Block_0/Test_Generator_0/Test_Data_2[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_2[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_2[5]:Q,2094
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:B,2543
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:C,-1291
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:CC,-1134
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:P,-1291
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:S,-1134
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI5HMVR2[6]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:CLK,-2043
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:D,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:Q,-2043
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]:CLK,2051
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]:D,1829
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]:Q,2051
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:CLK,1992
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:D,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:Q,1992
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:CLK,171624
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:D,175026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:Q,171624
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:Q,3970
UART_Protocol_0/mko_0/counter_5_s_25:B,171020
UART_Protocol_0/mko_0/counter_5_s_25:C,170014
UART_Protocol_0/mko_0/counter_5_s_25:CC,169558
UART_Protocol_0/mko_0/counter_5_s_25:D,175185
UART_Protocol_0/mko_0/counter_5_s_25:P,
UART_Protocol_0/mko_0/counter_5_s_25:S,169558
UART_Protocol_0/mko_0/counter_5_s_25:Y3,
UART_Protocol_0/mko_0/counter_5_s_25:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:B,175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPB,175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:A,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:B,174051
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:Y,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:C,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]:Y,172587
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:CLK,2024
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:D,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:Q,2024
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:B,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:C,170
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:CC,254
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:P,170
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:S,254
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]:CLK,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]:D,2090
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]:Q,2018
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]:D,973
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]:Y,-1007
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:CLK,1030
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:Q,1030
Controler_0/ADI_SPI_0/addr_counter[17]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[17]:CLK,-264
Controler_0/ADI_SPI_0/addr_counter[17]:D,-1189
Controler_0/ADI_SPI_0/addr_counter[17]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[17]:Q,-264
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:CLK,174625
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:D,174219
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:EN,174082
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:Q,174625
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:A,175476
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:B,175439
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:D,174457
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:Y,174457
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2:A,173943
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2:B,173906
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2:C,173834
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2:D,173748
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2:Y,173748
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]:A,1731
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]:B,1934
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]:C,-87
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]:D,1532
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]:Y,-87
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:D,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:Q,175439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_14:B,2013
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_14:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_14:P,2013
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_14:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_14:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:C,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]:Y,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:C,172668
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:Y,172668
Controler_0/Command_Decoder_0/AE_CMD_Data[10]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[10]:CLK,2229
Controler_0/Command_Decoder_0/AE_CMD_Data[10]:D,1265
Controler_0/Command_Decoder_0/AE_CMD_Data[10]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[10]:Q,2229
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:B,174888
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:CC,174947
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:P,174888
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:S,174947
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[5]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:CLK,173906
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:D,176212
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:Q,173906
CFG0_GND_INST:Y,
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]:CLK,173840
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]:Q,173840
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]:CLK,175019
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]:Q,175019
Controler_0/Command_Decoder_0/AE_CMD_Data[13]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[13]:CLK,1196
Controler_0/Command_Decoder_0/AE_CMD_Data[13]:D,1263
Controler_0/Command_Decoder_0/AE_CMD_Data[13]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[13]:Q,1196
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:CLK,175015
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:D,174516
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:Q,175015
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:Y,172667
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:B,611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:CC,518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:P,611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:S,518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_10:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_9:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]:CLK,175088
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]:Q,175088
Controler_0/ADI_SPI_0/data_counter_RNO[31]:B,3080
Controler_0/ADI_SPI_0/data_counter_RNO[31]:C,-747
Controler_0/ADI_SPI_0/data_counter_RNO[31]:CC,-1311
Controler_0/ADI_SPI_0/data_counter_RNO[31]:P,
Controler_0/ADI_SPI_0/data_counter_RNO[31]:S,-1311
Controler_0/ADI_SPI_0/data_counter_RNO[31]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNO[31]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]:A,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]:Y,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]:CLK,984
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]:D,33
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]:Q,984
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]:SLn,1056
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:D,174089
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:Q,174588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:D,1248
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:Q,3222
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_8:Y,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:D,174519
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:Q,175439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:B,1409
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:C,3113
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:D,3020
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:Y,1409
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:A,1996
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:B,2000
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:P,1996
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:Y3A,2015
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]:A,2091
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]:B,2057
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]:C,1755
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]:D,1715
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]:Y,1715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK,173095
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:D,173019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:Q,173095
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]:A,2019
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]:B,1985
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]:C,1683
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]:D,1643
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]:Y,1643
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N:A,173706
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N:B,173897
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N:Y,173706
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1:A,173877
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1:B,173840
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1:C,173768
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1:D,173681
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1:Y,173681
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]:D,2112
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]:Q,3185
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]:A,2474
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]:B,-62
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]:C,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]:D,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]:Y,-186
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:Y,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:CLK,1030
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:D,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:Q,1030
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:Q,
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]:CLK,175476
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]:Q,175476
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2:A,2365
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2:B,2328
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2:C,2262
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2:D,2217
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2:Y,2217
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14:A,-220
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14:B,-264
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14:C,-313
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14:D,-419
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14:Y,-419
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:A,169592
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:B,169548
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:Y,169548
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:C,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:Y,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:A,175464
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:Y,175429
Controler_0/Command_Decoder_0/state_reg[4]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[4]:CLK,1337
Controler_0/Command_Decoder_0/state_reg[4]:D,1298
Controler_0/Command_Decoder_0/state_reg[4]:Q,1337
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:CLK,172851
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:D,176212
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:Q,172851
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:B,175028
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:C,175058
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPB,175028
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPC,175058
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_BLK_EN[0],1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_BLK_EN[1],2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_CLK,-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:A_DOUT[0],-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_BLK_EN[0],1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_BLK_EN[1],2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/INST_RAM1K20_IP:ECC_EN,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11]:A,-186
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11]:B,-175
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11]:Y,-186
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:B,174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:CC,175227
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:P,174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:S,175227
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3A,
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2[2]:A,2309
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2[2]:B,3173
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2[2]:Y,2309
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_35:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]:A,1845
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]:B,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]:C,-160
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]:D,1646
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]:Y,-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:D,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:Q,175445
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:CLK,175227
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:D,174643
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:EN,173729
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:Q,175227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:B,3175
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:Y,3175
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]:D,2105
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]:Q,3185
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:A,-633
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:B,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:CC,-738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:P,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:S,-738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6SLE2[1]:Y3A,-616
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:Q,
UART_Protocol_0/UART_RX_Protocol_0/counter[27]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[27]:CLK,173737
UART_Protocol_0/UART_RX_Protocol_0/counter[27]:D,174825
UART_Protocol_0/UART_RX_Protocol_0/counter[27]:Q,173737
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:D,173497
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:Q,175482
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2_0[0]:A,1593
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2_0[0]:B,1582
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2_0[0]:Y,1582
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:D,2029
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:B,714
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:CC,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:P,714
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:S,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQUH37[17]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:C,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:Y,140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:B,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:CC,538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:P,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:S,538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_5:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]:CLK,2004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]:D,2108
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]:Q,2004
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:B,14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:C,174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPB,14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPC,174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPD,
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]:CLK,173639
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]:Q,173639
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]:CLK,175082
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]:Q,175082
UART_Protocol_1/mko_0/counter[25]:ALn,175093
UART_Protocol_1/mko_0/counter[25]:CLK,172325
UART_Protocol_1/mko_0/counter[25]:D,169558
UART_Protocol_1/mko_0/counter[25]:Q,172325
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_9:Y3A,
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:B,2575
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:C,-1259
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:CC,-1088
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:P,-1259
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:S,-1088
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIQG2FG2[5]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:B,175340
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:CC,174753
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:P,
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:S,174753
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_s[31]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_13:IPD,
Controler_0/Command_Decoder_0/decode_vector[1]:ALn,2833
Controler_0/Command_Decoder_0/decode_vector[1]:CLK,1390
Controler_0/Command_Decoder_0/decode_vector[1]:D,2169
Controler_0/Command_Decoder_0/decode_vector[1]:Q,1390
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_1:B,1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_1:IPB,1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_1:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_1:IPD,
LED_2_obuf/U_IOPAD:D,
LED_2_obuf/U_IOPAD:E,
LED_2_obuf/U_IOPAD:PAD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:A,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:B,174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:C,173169
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:CC,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:D,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:P,173885
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:Y,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_4:B,169594
UART_Protocol_0/mko_0/counter_5_cry_4:C,169573
UART_Protocol_0/mko_0/counter_5_cry_4:CC,169727
UART_Protocol_0/mko_0/counter_5_cry_4:P,169573
UART_Protocol_0/mko_0/counter_5_cry_4:S,169727
UART_Protocol_0/mko_0/counter_5_cry_4:Y3,
UART_Protocol_0/mko_0/counter_5_cry_4:Y3A,169659
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:B,1258
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:CC,1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:P,1258
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:S,1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_15:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:A,173700
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:B,173660
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:C,173603
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:Y,173603
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:B,175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:C,2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPB,175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPC,2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPD,
Controler_0/Command_Decoder_0/counter[31]:ALn,1695
Controler_0/Command_Decoder_0/counter[31]:CLK,2365
Controler_0/Command_Decoder_0/counter[31]:D,2493
Controler_0/Command_Decoder_0/counter[31]:Q,2365
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]:A,1776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]:B,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]:C,-64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]:D,1577
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]:Y,-64
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:CLK,1683
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:D,692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:Q,1683
UART_Protocol_1/mko_0/counter_5_cry_7_0:A,169632
UART_Protocol_1/mko_0/counter_5_cry_7_0:B,171278
UART_Protocol_1/mko_0/counter_5_cry_7_0:C,174811
UART_Protocol_1/mko_0/counter_5_cry_7_0:CC,169712
UART_Protocol_1/mko_0/counter_5_cry_7_0:P,169632
UART_Protocol_1/mko_0/counter_5_cry_7_0:S,169712
UART_Protocol_1/mko_0/counter_5_cry_7_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_7_0:Y3A,171329
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:B,2789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:C,840
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:CC,710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:P,840
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:S,710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOF34M[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:D,2107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:CLK,175065
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:D,174415
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:Q,175065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21:A,566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21:B,522
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21:C,473
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21:D,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21:Y,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]:CLK,2937
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]:D,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]:Q,2937
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:A,172325
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:B,172281
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:C,172232
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:D,172126
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:Y,172126
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:D,175435
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_17:IPD,
Data_Block_0/Test_Generator_0/Test_Data_6[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_6[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_6[5]:Q,2094
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:B,2593
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:C,-1225
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:CC,-1147
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:P,-1225
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:S,-1147
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIGHEU42[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:B,2543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:C,2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:CC,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:P,2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:S,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0NJV3[6]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:A,3010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:B,2895
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:C,2831
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:CC,2405
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:D,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:P,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:S,2405
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVV93H[9]:Y3A,2838
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:B,2711
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:C,-1127
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:CC,-1207
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:P,-1127
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:S,-1207
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI6ETIF6[19]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:CLK,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:D,1409
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:Q,-677
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:D,174100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[10],172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[11],172176
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[1],171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[2],171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[3],171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[4],171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[5],171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[6],171476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[7],171950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[8],171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:CC[9],172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[0],171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[10],172564
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[1],171224
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[2],171301
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[3],171568
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[4],171588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[5],171647
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[6],172148
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[7],172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[8],172180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:P[9],172439
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:B,693
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:CC,-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:P,693
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:S,-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIG2F45[10]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:A,173897
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:B,174378
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:C,174600
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:D,174228
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:Y,173897
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:CLK,173238
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:D,173059
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:Q,173238
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:B,2943
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:C,991
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:CC,745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:P,991
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:S,745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2LVNH[8]:Y3A,
Controler_0/Command_Decoder_0/AE_CMD_Data[24]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[24]:CLK,1345
Controler_0/Command_Decoder_0/AE_CMD_Data[24]:D,1097
Controler_0/Command_Decoder_0/AE_CMD_Data[24]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[24]:Q,1345
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:C,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:Y,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:C,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:Y,244
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_19:C,2806
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_19:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_19:IPC,2806
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:B,175020
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:C,173057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:CC,173019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:P,173057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:S,173019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIKAMM91[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:A,3216
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:C,3101
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]:Y,3101
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]:CLK,175031
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]:Q,175031
TX_0_obuf/U_IOPAD:D,
TX_0_obuf/U_IOPAD:E,
TX_0_obuf/U_IOPAD:PAD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]:CLK,2334
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]:D,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]:Q,2334
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4]:A,175420
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4]:B,175391
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4]:Y,175391
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:D,2105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_3:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert:A,1241
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert:B,1367
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert:Y,1241
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND[12]:A,171183
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND[12]:Y,171183
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:Y,175202
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]:D,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]:Q,2394
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:CLK,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:D,174516
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:Q,171583
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:B,175234
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:C,173268
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:CC,173014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:P,173268
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:S,173014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIF738K1[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:A,2806
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:B,2643
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:C,2584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:CC,2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:D,2472
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:P,2472
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:S,2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPT9A5[8]:Y3A,2480
Controler_0/ADI_SPI_0/rx_data_frame[1]:CLK,2371
Controler_0/ADI_SPI_0/rx_data_frame[1]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[1]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[1]:Q,2371
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:A,172527
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:B,172709
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:C,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:D,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:Y,171195
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:A,173657
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:B,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:C,174492
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:D,174397
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:Y,172995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:CLK,-606
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:D,2198
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:Q,-606
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]:B,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]:Y,-1110
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0:Y3[8],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]:Y,174607
Controler_0/Command_Decoder_0/cmd_ID[1]:ALn,2833
Controler_0/Command_Decoder_0/cmd_ID[1]:CLK,1532
Controler_0/Command_Decoder_0/cmd_ID[1]:D,1171
Controler_0/Command_Decoder_0/cmd_ID[1]:EN,3598
Controler_0/Command_Decoder_0/cmd_ID[1]:Q,1532
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]:CLK,-82
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]:D,2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]:Q,-82
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:CLK,173756
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:Q,173756
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:A,173166
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:Y,173166
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:D,174372
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:Q,174588
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]:CLK,173877
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]:Q,173877
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:CLK,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:Q,3119
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:CLK,887
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:D,738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:Q,887
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:CLK,173135
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:D,173138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:Q,173135
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:A,1851
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:B,135
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:CC,283
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:P,135
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:S,283
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_2:Y3A,197
Controler_0/ADI_SPI_0/data_counter[0]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[0]:CLK,2465
Controler_0/ADI_SPI_0/data_counter[0]:D,151
Controler_0/ADI_SPI_0/data_counter[0]:EN,2768
Controler_0/ADI_SPI_0/data_counter[0]:Q,2465
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:CLK,887
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:D,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:Q,887
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:B,17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPB,17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:CLK,3175
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:D,1180
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:EN,1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:Q,3175
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:A,173773
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:B,173729
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:C,173686
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:D,173574
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:Y,173574
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:Y,175429
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:CLK,173698
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:Q,173698
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:D,173417
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:CLK,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:Q,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:B,-984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:C,1240
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:CC,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:S,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:B,2761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:C,754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:CC,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:P,754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:S,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:CLK,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:D,1123
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:Q,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:C,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:Y,410
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:D,174451
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:Q,3970
UART_Protocol_1/UART_RX_Protocol_0/counter[14]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[14]:CLK,172944
UART_Protocol_1/UART_RX_Protocol_0/counter[14]:D,174876
UART_Protocol_1/UART_RX_Protocol_0/counter[14]:Q,172944
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[10],-1109
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[11],-1139
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[1],151
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[2],117
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[3],-985
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[4],-1039
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[5],-1064
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[6],-1023
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[7],-1073
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[8],-1104
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CC[9],-1056
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:CO,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[0],-315
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[10],-1240
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[11],-1179
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[1],-323
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[2],-1308
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[3],-1260
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[4],-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[5],-1238
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[6],-1272
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[7],-1304
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[8],-1231
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:P[9],-1209
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[10],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[11],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3A[9],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[10],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[11],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:B,174974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPB,174974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:D,174414
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]:Q,175439
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:Y,175158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:D,173365
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:B,174986
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:C,173021
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:CC,172983
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:P,173021
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:S,172983
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA9IA3[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:B,-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPB,-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_25:B,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_25:C,2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_25:IPB,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_25:IPC,2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_25:IPD,
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]:B,3108
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]:Y,3012
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_24:Y,
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:A,172048
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:B,171115
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:C,171945
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:Y,171115
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:CLK,173619
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:D,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:Q,173619
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_BLK_EN[0],1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_BLK_EN[1],2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_CLK,-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:A_DOUT[0],-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_BLK_EN[0],1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_BLK_EN[1],2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:B,-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPB,-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:C,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]:Y,310
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0]:A,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0]:B,175421
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0]:Y,175421
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:D,2108
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3:A,-136
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3:B,-170
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3:C,-82
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3:D,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3:Y,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_31:IPD,
UART_Protocol_0/UART_RX_Protocol_0/counter[21]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[21]:CLK,175037
UART_Protocol_0/UART_RX_Protocol_0/counter[21]:D,174880
UART_Protocol_0/UART_RX_Protocol_0/counter[21]:Q,175037
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_27:IPD,
UART_Protocol_0/UART_RX_Protocol_0/counter[28]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[28]:CLK,173774
UART_Protocol_0/UART_RX_Protocol_0/counter[28]:D,174774
UART_Protocol_0/UART_RX_Protocol_0/counter[28]:Q,173774
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]:Y,-1110
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:B,2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:C,2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:IPB,2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:IPC,2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_21:Y,
Controler_0/ADI_SPI_0/data_counter[14]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[14]:CLK,-1114
Controler_0/ADI_SPI_0/data_counter[14]:D,-1105
Controler_0/ADI_SPI_0/data_counter[14]:EN,2768
Controler_0/ADI_SPI_0/data_counter[14]:Q,-1114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:A,-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:B,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:P,-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_24:Y3A,585
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:A,-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:B,519
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:P,-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_22:Y3A,582
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:B,-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPB,-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPD,
Controler_0/Answer_Encoder_0/state_reg_ns_0[2]:A,3204
Controler_0/Answer_Encoder_0/state_reg_ns_0[2]:B,3167
Controler_0/Answer_Encoder_0/state_reg_ns_0[2]:C,3101
Controler_0/Answer_Encoder_0/state_reg_ns_0[2]:Y,3101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:B,175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:C,2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPB,175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPC,2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPD,
UART_Protocol_0/UART_TX_Protocol_0/state_reg[5]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[5]:CLK,173651
UART_Protocol_0/UART_TX_Protocol_0/state_reg[5]:D,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg[5]:Q,173651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:A,2683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:B,2782
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:CC,2516
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:P,2683
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:S,2516
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIQCQ67[10]:Y3A,2834
UART_Protocol_0/UART_RX_Protocol_0/state_reg[12]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[12]:CLK,170503
UART_Protocol_0/UART_RX_Protocol_0/state_reg[12]:D,173666
UART_Protocol_0/UART_RX_Protocol_0/state_reg[12]:Q,170503
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r:CLK,3094
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r:D,3946
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r:Q,3094
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:C,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:Y,258
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:Q,3970
Controler_0/ADI_SPI_0/addr_counter[31]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[31]:CLK,1421
Controler_0/ADI_SPI_0/addr_counter[31]:D,-1375
Controler_0/ADI_SPI_0/addr_counter[31]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[31]:Q,1421
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:CLK,172912
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:Q,172912
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:B,-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:C,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPB,-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPC,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:B,2135
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:CC,882
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:S,882
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBDKG2[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:CLK,175015
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:D,174516
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:Q,175015
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:A,-110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:B,-176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:C,-1078
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:D,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:Y,-1112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:B,2721
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:C,769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:CC,995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:P,769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:S,995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8V3JB[1]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[9]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[9]:CLK,173711
UART_Protocol_1/UART_TX_Protocol_0/state_reg[9]:D,175427
UART_Protocol_1/UART_TX_Protocol_0/state_reg[9]:Q,173711
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:D,173519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:Q,175482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:CLK,937
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:D,769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:Q,937
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:Q,175379
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:CLK,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:D,2797
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:Q,2211
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:A,174681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:B,174637
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:C,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:Y,172812
UART_Protocol_0/mko_0/counter_5_cry_24_0:A,169987
UART_Protocol_0/mko_0/counter_5_cry_24_0:B,171633
UART_Protocol_0/mko_0/counter_5_cry_24_0:C,175166
UART_Protocol_0/mko_0/counter_5_cry_24_0:CC,169604
UART_Protocol_0/mko_0/counter_5_cry_24_0:P,169987
UART_Protocol_0/mko_0/counter_5_cry_24_0:S,169604
UART_Protocol_0/mko_0/counter_5_cry_24_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_24_0:Y3A,171679
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:CLK,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:D,173569
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:Q,175476
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_5:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]:CLK,174694
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]:Q,174694
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3]:A,174561
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3]:B,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3]:Y,174552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:Y,405
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:D,174457
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]:Q,176230
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:B,2761
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:C,220
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:CC,213
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:P,220
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:S,213
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:Y3A,
Controler_0/Answer_Encoder_0/state_reg_Z[0]:ALn,2833
Controler_0/Answer_Encoder_0/state_reg_Z[0]:CLK,1835
Controler_0/Answer_Encoder_0/state_reg_Z[0]:D,3095
Controler_0/Answer_Encoder_0/state_reg_Z[0]:Q,1835
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[10],172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[11],172176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[1],171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[2],171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[3],171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[4],171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[5],171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[6],171476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[7],171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[8],171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:CC[9],172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[0],171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[10],172564
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[1],171224
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[2],171301
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[3],171568
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[4],171588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[5],171647
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[6],172148
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[7],172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[8],172180
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:P[9],172439
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0:A,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0:B,-99
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0:C,-1145
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_18_0_0:Y,-1819
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:B,44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:C,175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPB,44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPC,175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:C,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:Y,258
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:D,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:CLK,171540
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:D,175473
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:Q,171540
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]:Y,-1110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:CLK,174995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:D,173601
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:Q,174995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:B,56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:C,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPB,56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPC,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPD,
UART_Protocol_0/mko_0/counter[20]:ALn,175093
UART_Protocol_0/mko_0/counter[20]:CLK,172885
UART_Protocol_0/mko_0/counter[20]:D,169575
UART_Protocol_0/mko_0/counter[20]:Q,172885
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:CLK,639
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:D,2669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:Q,639
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:B,1680
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:CC,797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:P,1680
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:S,797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI5FUI1[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[10],-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[11],-984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[1],-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[2],-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[3],-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[4],-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[5],-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[6],-1684
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[7],-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[8],-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:CC[9],-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[0],-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[10],304
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[1],-1036
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[2],-959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[3],-692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[4],-672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[5],-613
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[6],-112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[7],-143
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[8],-80
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:P[9],179
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0:Y3[9],
Controler_0/Command_Decoder_0/cmd_status_err:ALn,2833
Controler_0/Command_Decoder_0/cmd_status_err:CLK,833
Controler_0/Command_Decoder_0/cmd_status_err:D,1258
Controler_0/Command_Decoder_0/cmd_status_err:EN,3598
Controler_0/Command_Decoder_0/cmd_status_err:Q,833
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:A,174485
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:B,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:C,175227
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:D,175052
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:Y,173676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:B,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:C,682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:CC,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:P,682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:S,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:CLK,2755
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:D,2256
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:Q,2755
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:A,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:B,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:P,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_29:Y3A,621
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:C,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]:Y,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:B,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPB,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:CLK,173132
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:D,173067
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:Q,173132
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]:Y,-386
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_26:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_23:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:CLK,2014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:D,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:Q,2014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:B,43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:C,60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPB,43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPC,60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:D,174367
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]:D,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]:Q,2394
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_10:Y,1607
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:B,1409
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:C,3113
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:D,3020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:Y,1409
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_31:C,2674
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_31:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_31:IPC,2674
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_31:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:B,173682
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:C,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:P,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:Y,173166
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:B,2987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:C,2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:CC,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:P,2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:S,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBLOLN[30]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_6_0:A,169664
UART_Protocol_0/mko_0/counter_5_cry_6_0:B,171310
UART_Protocol_0/mko_0/counter_5_cry_6_0:C,174841
UART_Protocol_0/mko_0/counter_5_cry_6_0:CC,169758
UART_Protocol_0/mko_0/counter_5_cry_6_0:P,169664
UART_Protocol_0/mko_0/counter_5_cry_6_0:S,169758
UART_Protocol_0/mko_0/counter_5_cry_6_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_6_0:Y3A,171310
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]:Y,-1176
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:A,175458
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:B,175445
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:C,173574
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:D,175262
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:Y,173574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:B,2607
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:C,2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:CC,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:P,2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:S,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHSHG5[9]:Y3A,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_26:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:Y,405
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:D,174368
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:Q,174588
Controler_0/Command_Decoder_0/counter[29]:ALn,1695
Controler_0/Command_Decoder_0/counter[29]:CLK,2262
Controler_0/Command_Decoder_0/counter[29]:D,2485
Controler_0/Command_Decoder_0/counter[29]:Q,2262
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]:C,1182
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]:Y,1182
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_6:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:A,2990
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:B,2938
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:C,2902
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:D,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:Y,206
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:Q,175379
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:CLK,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:D,2788
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:Q,2277
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:CLK,1938
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:D,1898
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:Q,1938
Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6]:A,1343
Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6]:B,1337
Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6]:Y,1337
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:B,174849
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:CC,174910
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:P,174849
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:S,174910
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[13]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:CLK,173619
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:D,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]:Q,173619
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]:CLK,175025
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]:Q,175025
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:B,-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:C,175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPB,-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPC,175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:C,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:Y,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:D,1254
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]:Q,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:B,2563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:C,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:CC,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:P,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:S,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[12]:Y3A,
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2:A,-212
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2:B,-249
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2:C,-315
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2:D,-360
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2:Y,-360
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]:CLK,585
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]:Q,585
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:B,175053
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:CC,174796
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:P,175053
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:S,174796
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[23]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]:Q,175379
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_26:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]:C,-8
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:B,801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:CC,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:S,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:Y3A,
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]:A,3174
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]:B,447
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]:C,-300
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]:Y,-300
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:B,174933
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:CC,174982
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:P,174933
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:S,174982
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[9]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:A,175342
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:B,174397
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:C,175245
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO:Y,174397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en:A,2985
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en:B,2932
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en:C,1918
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en:D,998
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en:Y,998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:B,1938
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:CC,768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:P,1971
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:S,768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIR9H72[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]:CLK,608
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]:Q,608
UART_Protocol_1/mko_0/counter_5_cry_15_0:A,169780
UART_Protocol_1/mko_0/counter_5_cry_15_0:B,171426
UART_Protocol_1/mko_0/counter_5_cry_15_0:C,174959
UART_Protocol_1/mko_0/counter_5_cry_15_0:CC,169681
UART_Protocol_1/mko_0/counter_5_cry_15_0:P,169780
UART_Protocol_1/mko_0/counter_5_cry_15_0:S,169681
UART_Protocol_1/mko_0/counter_5_cry_15_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_15_0:Y3A,171434
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12:A,2330
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12:B,2286
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12:C,2237
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12:D,1397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_12:Y,1397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_27:IPD,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_15:C,2804
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_15:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_15:IPC,2804
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_15:IPD,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:Y,175158
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:B,174822
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:CC,175194
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:P,174822
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:S,175194
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[2]:Y3A,
UART_Protocol_1/mko_0/counter[4]:ALn,175093
UART_Protocol_1/mko_0/counter[4]:CLK,173092
UART_Protocol_1/mko_0/counter[4]:D,169727
UART_Protocol_1/mko_0/counter[4]:Q,173092
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:B,715
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:CC,519
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:P,715
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:S,519
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_22:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_2_0:A,169628
UART_Protocol_0/mko_0/counter_5_cry_2_0:B,171274
UART_Protocol_0/mko_0/counter_5_cry_2_0:C,174798
UART_Protocol_0/mko_0/counter_5_cry_2_0:CC,169953
UART_Protocol_0/mko_0/counter_5_cry_2_0:P,169628
UART_Protocol_0/mko_0/counter_5_cry_2_0:S,169953
UART_Protocol_0/mko_0/counter_5_cry_2_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_2_0:Y3A,171336
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:B,175038
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:C,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPB,175038
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPC,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:A,173657
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:B,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:C,174492
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:D,174397
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:Y,172995
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_6:A,2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_6:Y,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:B,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:C,817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:CC,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:P,817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:S,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI545J9[2]:Y3A,
UART_Protocol_1/OR2_0/U0:A,169548
UART_Protocol_1/OR2_0/U0:B,171183
UART_Protocol_1/OR2_0/U0:Y,169548
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]:CLK,1992
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]:D,2112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]:Q,1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]:D,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]:Y,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]:Y,-1192
Data_Block_0/Test_Generator_0/Test_Data_7[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_7[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_7[4]:Q,2004
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:CLK,174499
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:D,174509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:EN,175182
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:Q,174499
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]:CLK,175439
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]:Q,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:A,173757
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:B,173726
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:C,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:D,173609
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:Y,172807
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]:CLK,175098
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]:Q,175098
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]:Y,-1110
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:B,2638
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:C,-1196
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:CC,-1112
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:P,-1196
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:S,-1112
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIUKU0J3[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:C,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]:Y,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:C,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:Y,244
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:B,2738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:CC,2700
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:P,2738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:S,2700
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3A,
DBGport_4_obuf/U_IOTRI:DOUT,
DBGport_4_obuf/U_IOTRI:EOUT,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_1:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:B,174879
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:CC,174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:P,174879
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:S,174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNRI1[0]:Y3A,
Controler_0/ADI_SPI_0/rx_data_buffer[3]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[3]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[3]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[3]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[3]:Q,3964
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]:Y,-1192
Controler_0/Command_Decoder_0/state_reg[0]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[0]:CLK,2314
Controler_0/Command_Decoder_0/state_reg[0]:D,3916
Controler_0/Command_Decoder_0/state_reg[0]:Q,2314
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO:A,2970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO:B,3045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO:C,2850
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO:D,2788
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO:Y,2788
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]:C,993
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]:Y,993
Controler_0/Answer_Encoder_0/periph_data_buffer[4]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[4]:CLK,2828
Controler_0/Answer_Encoder_0/periph_data_buffer[4]:D,-62
Controler_0/Answer_Encoder_0/periph_data_buffer[4]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[4]:Q,2828
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:A,173863
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:B,173807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:C,173759
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:D,173708
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:Y,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:CLK,173169
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:D,174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:Q,173169
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]:CLK,1960
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]:D,2105
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]:Q,1960
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_9:B,1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_9:IPB,1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_9:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_9:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:A,171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:B,172346
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:P,171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y,172709
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3A,172367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable:CLK,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable:D,3125
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable:EN,465
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable:Q,645
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:Y,175202
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:CLK,171699
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:D,174960
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:Q,171699
UART_Protocol_0/mko_0/counter[21]:ALn,175093
UART_Protocol_0/mko_0/counter[21]:CLK,172991
UART_Protocol_0/mko_0/counter[21]:D,169632
UART_Protocol_0/mko_0/counter[21]:Q,172991
Data_Block_0/Test_Generator_0/Test_Data_7[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_7[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_7[8]:Q,2090
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:D,173510
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:Q,175482
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_s_11:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]:A,1855
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]:B,2058
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]:C,-32
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]:D,1656
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]:Y,-32
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]:A,2032
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]:B,1998
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]:C,1696
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]:D,1656
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]:Y,1656
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]:A,3145
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]:Y,-171
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:B,-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:C,-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPB,-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPC,-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:A,169548
UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:B,173092
UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:Y,169548
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:CLK,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:D,173100
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:Q,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:CLK,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:D,841
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:EN,946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:Q,-1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:B,2691
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:C,2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:CC,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:P,2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:S,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[14]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15]:A,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15]:B,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15]:Y,-1237
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:B,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:C,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPB,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPC,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]:Y,407
UART_Protocol_0/UART_TX_Protocol_0/state_reg[11]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[11]:CLK,171195
UART_Protocol_0/UART_TX_Protocol_0/state_reg[11]:D,175204
UART_Protocol_0/UART_TX_Protocol_0/state_reg[11]:Q,171195
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:D,1840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:Q,2328
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:Y,175158
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:A,175242
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:B,175281
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]:Y,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:CLK,173943
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:D,172952
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:Q,173943
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:CLK,172406
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:D,174936
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:Q,172406
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:A,831
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:B,1732
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:C,1683
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:D,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:P,1639
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:Y,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:A,174485
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:B,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:C,175227
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:D,175052
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa:Y,173676
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:D,2090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:Q,2328
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_19:C,2752
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_19:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_19:IPC,2752
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_19:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[2]:Y,175202
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:CLK,2954
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:Q,2954
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_23:B,1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_23:C,2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_23:IPB,1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_23:IPC,2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_23:IPD,
UART_Protocol_1/mko_0/counter[23]:ALn,175093
UART_Protocol_1/mko_0/counter[23]:CLK,173084
UART_Protocol_1/mko_0/counter[23]:D,169548
UART_Protocol_1/mko_0/counter[23]:Q,173084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:Y,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:CLK,2088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:D,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:Q,2088
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]:CLK,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]:D,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]:Q,1580
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_17:B,1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_17:IPB,1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_17:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_17:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:CLK,908
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:D,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]:Q,908
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]:A,721
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]:B,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]:C,3059
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]:D,1343
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]:Y,-200
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:Y,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:CLK,175280
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:Q,175280
Controler_0/Command_Decoder_0/state_reg[5]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[5]:CLK,696
Controler_0/Command_Decoder_0/state_reg[5]:D,1298
Controler_0/Command_Decoder_0/state_reg[5]:Q,696
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:CLK,172180
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:D,174878
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:Q,172180
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]:D,2105
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]:Q,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]:C,1254
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]:Y,1254
UART_Protocol_1/mko_0/counter[7]:ALn,175093
UART_Protocol_1/mko_0/counter[7]:CLK,172392
UART_Protocol_1/mko_0/counter[7]:D,169712
UART_Protocol_1/mko_0/counter[7]:Q,172392
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:B,304
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:CC,-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:P,304
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:S,-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQNOO[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:D,1152
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:Q,3222
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]:D,2107
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]:Q,3185
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:D,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:EN,174397
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:A,171675
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:B,171631
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:CC,171428
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:P,171631
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:S,171428
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIV4EA2[2]:Y3A,171641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:B,2568
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:C,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:CC,1856
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:P,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:S,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO:A,2199
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO:B,3161
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO:Y,2199
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:D,174204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:Q,174588
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:CLK,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:Q,172995
UART_Protocol_0/mko_0/counter[0]:ALn,175093
UART_Protocol_0/mko_0/counter[0]:CLK,172126
UART_Protocol_0/mko_0/counter[0]:D,170204
UART_Protocol_0/mko_0/counter[0]:Q,172126
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:A,171388
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:B,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:C,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:D,171217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:Y,171204
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_middle:A,2039
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_middle:B,1996
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_middle:C,998
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_middle:Y,998
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_23:C,2774
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_23:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_23:IPC,2774
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]:CLK,1771
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]:Q,1771
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:Y,175158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]:Y,172667
UART_Protocol_0/mko_0/counter[2]:ALn,175093
UART_Protocol_0/mko_0/counter[2]:CLK,172281
UART_Protocol_0/mko_0/counter[2]:D,169953
UART_Protocol_0/mko_0/counter[2]:Q,172281
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:CLK,173313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:D,174964
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:EN,174082
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:Q,173313
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_23:B,2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_23:C,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_23:IPB,2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_23:IPC,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]:Y,-386
UART_Protocol_1/UART_RX_Protocol_0/counter[30]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[30]:CLK,174588
UART_Protocol_1/UART_RX_Protocol_0/counter[30]:D,174801
UART_Protocol_1/UART_RX_Protocol_0/counter[30]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:A,-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:B,1729
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:P,-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0:Y3A,1763
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:B,174901
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:CC,174929
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:P,174901
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:S,174929
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[10]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:A,174416
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:B,174368
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:C,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:Y,174222
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:A,174219
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:Y,174219
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:B,1981
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:CC,-99
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:P,1981
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:S,-99
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_17:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]:A,1566
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]:B,581
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]:Y,-171
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:D,1252
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:Q,3222
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:CLK,171627
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:D,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:Q,171627
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:CLK,2173
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:D,2390
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:Q,2173
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:CLK,172899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:D,174929
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:Q,172899
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]:Y,175158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:CLK,392
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:D,1692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:Q,392
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:CLK,171224
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:D,175137
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:Q,171224
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12]:A,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12]:B,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12]:Y,-1237
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:CLK,175317
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:D,173737
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:Q,175317
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_26:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:A,172130
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:B,172079
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:Y,172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:C,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]:Y,172400
Controler_0/Command_Decoder_0/decode_vector_6_2dflt:A,3168
Controler_0/Command_Decoder_0/decode_vector_6_2dflt:B,3139
Controler_0/Command_Decoder_0/decode_vector_6_2dflt:C,2317
Controler_0/Command_Decoder_0/decode_vector_6_2dflt:D,2175
Controler_0/Command_Decoder_0/decode_vector_6_2dflt:Y,2175
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO:A,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO:Y,1889
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:B,173789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:CC,172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:P,173789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:S,172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFHOQ1[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:CLK,-1037
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:Q,-1037
Data_Block_0/Test_Generator_0/Test_Data_5[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_5[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_5[10]:Q,2089
Controler_0/Answer_Encoder_0/cmd_status_dummy[0]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_dummy[0]:CLK,2804
Controler_0/Answer_Encoder_0/cmd_status_dummy[0]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_dummy[0]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_dummy[0]:Q,2804
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:C,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:Y,172578
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]:Y,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]:CLK,1390
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]:Q,1390
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:B,656
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:CC,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:P,656
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:S,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIJCFD5[11]:Y3A,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_8:Y,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:CLK,171183
UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:D,173609
UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:Q,171183
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:Y,175429
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4:A,338
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4:B,327
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4:C,163
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4:D,54
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4:Y,54
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:Y,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:Q,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:C,172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:Y,172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:B,-613
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:CC,-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:P,-613
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:S,-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIA9RC1[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]:A,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]:C,-407
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]:Y,-452
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0]:A,887
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0]:B,843
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0]:C,794
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0]:D,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0]:Y,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]:Q,
Clock_Reset_0/Synchronizer_0/Chain[1]:ALn,-4975
Clock_Reset_0/Synchronizer_0/Chain[1]:CLK,
Clock_Reset_0/Synchronizer_0/Chain[1]:D,176230
Clock_Reset_0/Synchronizer_0/Chain[1]:Q,
Controler_0/System_Controler_0/un4_read_signal_0_a3_4:A,2348
Controler_0/System_Controler_0/un4_read_signal_0_a3_4:B,2286
Controler_0/System_Controler_0/un4_read_signal_0_a3_4:C,2208
Controler_0/System_Controler_0/un4_read_signal_0_a3_4:D,2047
Controler_0/System_Controler_0/un4_read_signal_0_a3_4:Y,2047
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2:A,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2:B,3040
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2:C,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2:Y,-760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]:D,2107
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]:Q,3185
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:B,174998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:C,2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPB,174998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPC,2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]:B,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]:C,3113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]:D,399
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]:Y,-1919
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[0],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[1],2184
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[2],2934
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[3],1981
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[4],2715
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[5],2687
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[6],2746
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[7],2700
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:CC[8],2665
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[0],2037
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[1],1981
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[2],2070
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[3],2794
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[4],2743
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[5],2801
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[6],2937
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[7],2987
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:P[8],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[0],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[1],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[2],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[3],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[4],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[5],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[6],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[7],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3A[8],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[0],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[1],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[2],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[3],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[4],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[5],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[6],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[7],
Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:Y,405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_8:A,2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_8:Y,2677
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:CLK,173026
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:D,173793
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:Q,173026
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:B,175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:C,175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPB,175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPC,175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:CLK,2704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:D,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:Q,2704
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:D,2107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:B,2638
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:C,2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:CC,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:P,2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:S,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP705[8]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:B,2721
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:C,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:CC,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:P,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:S,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8RVP[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:D,1157
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:Q,3222
Controler_0/ADI_SPI_0/data_counter[20]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[20]:CLK,-1202
Controler_0/ADI_SPI_0/data_counter[20]:D,-1150
Controler_0/ADI_SPI_0/data_counter[20]:EN,2768
Controler_0/ADI_SPI_0/data_counter[20]:Q,-1202
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[0],-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[10],-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[11],-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[1],-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[2],-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[3],-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[4],-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[5],-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[6],-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[7],-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[8],-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CC[9],-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CI,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:CO,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[0],656
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[10],749
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[11],797
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[1],593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[2],679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[3],726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[4],666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[5],745
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[6],714
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[7],683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[8],737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:P[9],786
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:CLK,-728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:D,1831
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:Q,-728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_10:Y,
Controler_0/Answer_Encoder_0/periph_data_iv_0[6]:A,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0[6]:B,1394
Controler_0/Answer_Encoder_0/periph_data_iv_0[6]:C,1164
Controler_0/Answer_Encoder_0/periph_data_iv_0[6]:D,483
Controler_0/Answer_Encoder_0/periph_data_iv_0[6]:Y,-153
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]:CLK,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]:D,-18
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]:Q,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]:SLn,1056
Controler_0/Command_Decoder_0/counter_cry[26]:B,2768
Controler_0/Command_Decoder_0/counter_cry[26]:CC,2512
Controler_0/Command_Decoder_0/counter_cry[26]:P,2768
Controler_0/Command_Decoder_0/counter_cry[26]:S,2512
Controler_0/Command_Decoder_0/counter_cry[26]:Y3,
Controler_0/Command_Decoder_0/counter_cry[26]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]:D,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:D,1944
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:D,2105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:Q,2328
Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2:A,1675
Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2:B,1608
Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2:Y,1608
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:Y,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:CLK,591
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:D,3952
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:Q,591
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:Y,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:A,175446
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:B,175411
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]:Y,175411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]:CLK,745
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]:D,57
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]:Q,745
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]:SLn,1056
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:CLK,2330
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:D,2405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:Q,2330
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0]:A,173147
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0]:B,173103
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0]:C,173054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0]:D,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0]:Y,172948
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:B,173779
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:CC,172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:P,173779
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:S,172988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBGHF[1]:Y3A,
Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty:A,3210
Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty:B,3175
Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty:Y,3175
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:A,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:B,175429
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:D,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:Y,174414
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:CLK,1974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:D,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:Q,1974
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_23:B,1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_23:C,2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_23:IPB,1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_23:IPC,2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_23:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:B,-613
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:CC,-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:P,-613
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:S,-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIHEKK[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:CLK,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:D,173669
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:Q,171583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_33:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_3:B,1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_3:IPB,1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_3:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:D,174089
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:C,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:Y,172389
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:B,174956
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:C,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:CC,173050
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:P,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:S,173050
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIOTVD41[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3]:B,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3]:C,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3]:D,-316
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3]:Y,-316
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_6:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:A,172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:B,174993
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:P,172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3A,175060
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:Y,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:B,3068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:C,1123
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:CC,692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:S,692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:A,171695
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:B,171654
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:CC,171238
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:P,171654
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:S,171238
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI0KVF3[4]:Y3A,171710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]:CLK,19
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]:D,2577
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]:Q,19
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:A,172392
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:B,172348
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:C,172299
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:D,172193
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15:Y,172193
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:D,1091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:CLK,-561
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:D,2700
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:Q,-561
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:A,175470
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:B,175411
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:C,175343
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:D,175250
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:Y,175250
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:B,172406
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:CC,172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:P,172439
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:S,172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI4ENB1[8]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:Q,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:CLK,174637
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:Q,174637
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:CLK,172835
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:D,174982
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:Q,172835
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]:D,1944
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]:Q,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]:CLK,1957
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]:D,2105
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]:Q,1957
Controler_0/ADI_SPI_0/state_reg[2]:ALn,2833
Controler_0/ADI_SPI_0/state_reg[2]:CLK,1408
Controler_0/ADI_SPI_0/state_reg[2]:D,-515
Controler_0/ADI_SPI_0/state_reg[2]:Q,1408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:D,1091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:Q,3222
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]:CLK,1995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]:D,2107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]:Q,1995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:A,3204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:D,1254
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:Q,3222
Controler_0/Command_Decoder_0/counter_cry[25]:B,2687
Controler_0/Command_Decoder_0/counter_cry[25]:CC,2546
Controler_0/Command_Decoder_0/counter_cry[25]:P,2687
Controler_0/Command_Decoder_0/counter_cry[25]:S,2546
Controler_0/Command_Decoder_0/counter_cry[25]:Y3,
Controler_0/Command_Decoder_0/counter_cry[25]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_0_0:A,169598
UART_Protocol_0/mko_0/counter_5_cry_0_0:B,171244
UART_Protocol_0/mko_0/counter_5_cry_0_0:C,174777
UART_Protocol_0/mko_0/counter_5_cry_0_0:CC,
UART_Protocol_0/mko_0/counter_5_cry_0_0:P,169598
UART_Protocol_0/mko_0/counter_5_cry_0_0:Y,170204
UART_Protocol_0/mko_0/counter_5_cry_0_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_0_0:Y3A,171258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:D,1259
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:Q,3222
UART_Protocol_0/UART_RX_Protocol_0/counter[3]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[3]:CLK,171900
UART_Protocol_0/UART_RX_Protocol_0/counter[3]:D,175026
UART_Protocol_0/UART_RX_Protocol_0/counter[3]:Q,171900
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:Q,175439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4]:A,173132
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4]:B,173095
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4]:C,173029
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4]:D,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4]:Y,172984
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:A,173788
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:B,174395
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:C,173574
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:D,173669
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:Y,173574
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:D,173747
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]:Q,176230
UART_Protocol_0/mko_0/counter[24]:ALn,175093
UART_Protocol_0/mko_0/counter[24]:CLK,172190
UART_Protocol_0/mko_0/counter[24]:D,169604
UART_Protocol_0/mko_0/counter[24]:Q,172190
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:CLK,1519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:D,2060
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:Q,1519
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:B,174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:C,173016
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:CC,173100
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:P,173016
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:S,173100
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIM3B8D[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:CLK,2019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:D,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:Q,2019
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:D,173512
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:Q,175482
DBGport_5_obuf/U_IOPAD:D,
DBGport_5_obuf/U_IOPAD:E,
DBGport_5_obuf/U_IOPAD:PAD,
Data_Block_0/Test_Generator_0/Test_Data_5[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_5[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_5[9]:Q,2120
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:CLK,174637
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:Q,174637
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]:CLK,175038
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]:Q,175038
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[2]:A,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[2]:B,1493
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[2]:Y,-153
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:CLK,173972
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:D,174037
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:Q,173972
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:B,174982
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:CC,174929
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:P,174982
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:S,174929
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[15]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[13]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[13]:CLK,172899
UART_Protocol_1/UART_RX_Protocol_0/counter[13]:D,174910
UART_Protocol_1/UART_RX_Protocol_0/counter[13]:Q,172899
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_7:IPD,
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:A,174580
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:B,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:C,174477
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:D,174432
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:Y,171064
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:B,175014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:C,2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPB,175014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPC,2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPD,
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]:CLK,175435
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]:Q,175435
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:D,2101
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:B,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:C,682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:CC,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:P,682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:S,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:CLK,1587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:D,1874
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:Q,1587
UART_Protocol_1/mko_0/counter[2]:ALn,175093
UART_Protocol_1/mko_0/counter[2]:CLK,172281
UART_Protocol_1/mko_0/counter[2]:D,169953
UART_Protocol_1/mko_0/counter[2]:Q,172281
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:C,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:Y,403
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:Y,175202
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:B,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPB,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:A,-720
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:B,-758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:CC,792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:P,-758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:S,792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNII5LC1[0]:Y3A,-685
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:A,-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:B,957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:CC,-111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:P,-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:S,-111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3A,957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_24:Y,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_21:C,2794
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_21:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_21:IPC,2794
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_21:IPD,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]:Y,407
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:A,2758
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:B,2643
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:C,2582
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:CC,2482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:D,2476
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:P,2476
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:S,2482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIHC3OA[5]:Y3A,2543
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:A,-1928
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:B,-1984
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:C,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:Y,-2043
UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0]:A,175473
UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0]:Y,175473
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:CLK,171892
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:D,175361
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:Q,171892
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:D,175435
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:Q,
Data_Block_0/Test_Generator_0/Test_Data_6[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_6[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_6[8]:Q,2090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:CLK,-1036
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:D,1974
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:Q,-1036
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:B,2937
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:CC,2746
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:P,2937
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:S,2746
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_6:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:A,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:B,124
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:CC,-1522
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:P,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:S,-1522
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3A,189
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:CLK,-728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:D,1831
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:Q,-728
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]:Y,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]:A,-1028
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]:B,-1126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]:C,2250
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]:D,-428
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]:Y,-1126
UART_Protocol_1/UART_RX_Protocol_0/counter[10]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[10]:CLK,171945
UART_Protocol_1/UART_RX_Protocol_0/counter[10]:D,174929
UART_Protocol_1/UART_RX_Protocol_0/counter[10]:Q,171945
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:CLK,173026
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:D,173793
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]:Q,173026
Controler_0/Answer_Encoder_0/periph_data24_0_a2:A,-63
Controler_0/Answer_Encoder_0/periph_data24_0_a2:B,-153
Controler_0/Answer_Encoder_0/periph_data24_0_a2:C,656
Controler_0/Answer_Encoder_0/periph_data24_0_a2:D,544
Controler_0/Answer_Encoder_0/periph_data24_0_a2:Y,-153
UART_Protocol_0/mko_0/counter_5_cry_10_0:A,169696
UART_Protocol_0/mko_0/counter_5_cry_10_0:B,171342
UART_Protocol_0/mko_0/counter_5_cry_10_0:C,174875
UART_Protocol_0/mko_0/counter_5_cry_10_0:CC,169681
UART_Protocol_0/mko_0/counter_5_cry_10_0:P,169696
UART_Protocol_0/mko_0/counter_5_cry_10_0:S,169681
UART_Protocol_0/mko_0/counter_5_cry_10_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_10_0:Y3A,171392
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:CLK,2724
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:D,3002
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:Q,2724
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]:B,3125
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]:Y,3012
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:B,2607
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:C,-1231
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:CC,-1104
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:P,-1231
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:S,-1104
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI27IKP2[7]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:CLK,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:D,172853
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:Q,173002
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:B,175028
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:CC,174772
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:P,175028
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:S,174772
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[26]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:D,173425
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:Q,175482
Controler_0/ADI_SPI_0/op_eq.divider_enable38_4:A,1568
Controler_0/ADI_SPI_0/op_eq.divider_enable38_4:B,1520
Controler_0/ADI_SPI_0/op_eq.divider_enable38_4:C,1469
Controler_0/ADI_SPI_0/op_eq.divider_enable38_4:Y,1469
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_s_10:Y3A,
Controler_0/Answer_Encoder_0/cmd_status_dummy[2]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_dummy[2]:CLK,2743
Controler_0/Answer_Encoder_0/cmd_status_dummy[2]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_dummy[2]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_dummy[2]:Q,2743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:Q,
Controler_0/ADI_SPI_0/addr_counter[12]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[12]:CLK,-329
Controler_0/ADI_SPI_0/addr_counter[12]:D,-1184
Controler_0/ADI_SPI_0/addr_counter[12]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[12]:Q,-329
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3:Y3A,2287
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:B,579
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:CC,-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:P,579
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:S,-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3SGT3[6]:Y3A,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]:A,2098
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]:B,2064
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]:C,1762
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]:D,1722
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]:Y,1722
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:A,171578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:B,171428
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:C,171313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:D,171238
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:Y,171238
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_8:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:A,175476
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:B,175439
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:D,174457
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:Y,174457
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0]:CLK,175262
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0]:D,173574
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0]:Q,175262
Data_Block_0/Test_Generator_0/Test_Data_4[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_4[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_4[4]:Q,2004
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]:Y,3012
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]:CLK,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]:D,123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]:Q,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]:SLn,1056
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10:A,709
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10:B,672
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10:C,606
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_10:Y,561
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:D,174367
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]:Q,174588
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:C,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]:Y,140
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]:CLK,1985
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]:D,2107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]:Q,1985
Data_Block_0/Test_Generator_0/Test_Data_7[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_7[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_7[3]:Q,2064
Data_Block_0/Test_Generator_0/Test_Data_1[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_1[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_1[9]:Q,2120
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]:A,2019
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]:B,1985
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]:C,1683
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]:D,1643
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]:Y,1643
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK,986
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:D,723
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:Q,986
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:Y,405
Controler_0/Command_Decoder_0/state_reg[7]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[7]:CLK,1289
Controler_0/Command_Decoder_0/state_reg[7]:D,3110
Controler_0/Command_Decoder_0/state_reg[7]:Q,1289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]:D,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]:Q,2431
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]:CLK,175096
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]:Q,175096
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:CLK,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:D,2355
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:Q,2279
Controler_0/Command_Decoder_0/counter_cry[27]:B,2829
Controler_0/Command_Decoder_0/counter_cry[27]:CC,2565
Controler_0/Command_Decoder_0/counter_cry[27]:P,2829
Controler_0/Command_Decoder_0/counter_cry[27]:S,2565
Controler_0/Command_Decoder_0/counter_cry[27]:Y3,
Controler_0/Command_Decoder_0/counter_cry[27]:Y3A,
Controler_0/ADI_SPI_0/addr_counter[11]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[11]:CLK,-1126
Controler_0/ADI_SPI_0/addr_counter[11]:D,-1138
Controler_0/ADI_SPI_0/addr_counter[11]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[11]:Q,-1126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]:CLK,2054
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]:Q,2054
Data_Block_0/Test_Generator_0/Test_Data_7[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_7[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_7[5]:Q,2094
Controler_0/ADI_SPI_0/data_counter[2]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[2]:CLK,2593
Controler_0/ADI_SPI_0/data_counter[2]:D,-985
Controler_0/ADI_SPI_0/data_counter[2]:EN,2768
Controler_0/ADI_SPI_0/data_counter[2]:Q,2593
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]:CLK,175088
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]:Q,175088
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:A,169759
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:B,169715
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:Y,169715
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[0],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[1],2967
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[2],2934
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[3],2766
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[4],2715
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[5],2687
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[6],2746
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[7],2700
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:CC[8],2665
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[0],2709
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[1],2665
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[2],2733
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[3],2794
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[4],2743
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[5],2801
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[6],2937
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[7],2987
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:P[8],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[0],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:C,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:Y,327
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]:CLK,2042
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]:D,1944
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]:Q,2042
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]:C,1171
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]:Y,1171
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]:C,1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]:Y,1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]:C,1158
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]:Y,1158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:C,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]:Y,172587
Controler_0/Answer_Encoder_0/state_reg_Z[1]:ALn,2833
Controler_0/Answer_Encoder_0/state_reg_Z[1]:CLK,1427
Controler_0/Answer_Encoder_0/state_reg_Z[1]:D,3163
Controler_0/Answer_Encoder_0/state_reg_Z[1]:Q,1427
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:A,175476
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:C,174415
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:Y,174415
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]:A,1974
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]:B,1940
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]:C,1638
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]:D,1598
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]:Y,1598
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:C,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:Y,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:CLK,-629
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:D,1341
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:Q,-629
Controler_0/System_Controler_0/state_reg[4]:ALn,2833
Controler_0/System_Controler_0/state_reg[4]:CLK,2433
Controler_0/System_Controler_0/state_reg[4]:D,2425
Controler_0/System_Controler_0/state_reg[4]:Q,2433
Controler_0/Command_Decoder_0/Has_Answer:ALn,2833
Controler_0/Command_Decoder_0/Has_Answer:CLK,1343
Controler_0/Command_Decoder_0/Has_Answer:D,1345
Controler_0/Command_Decoder_0/Has_Answer:Q,1343
Controler_0/Answer_Encoder_0/periph_data_buffer[20]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[20]:CLK,2837
Controler_0/Answer_Encoder_0/periph_data_buffer[20]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[20]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[20]:Q,2837
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:C,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:Y,410
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:B,3050
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:C,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:CC,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:P,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:S,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_s[15]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:B,1712
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:CC,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:P,1712
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:S,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI8LL02[7]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:D,174289
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:Q,174588
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:B,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:P,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_1:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:B,2593
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:C,-1260
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:CC,-985
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:P,-1260
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:S,-985
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI0GDI71[2]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:Q,175439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_5:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:A,174573
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:B,174537
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:C,173626
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:D,174387
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:Y,173626
RX_0_ibuf/U_IOPAD:PAD,
RX_0_ibuf/U_IOPAD:Y,
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]:A,2354
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]:B,614
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]:C,408
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]:Y,408
UART_Protocol_0/UART_TX_Protocol_0/state_reg[0]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[0]:CLK,173563
UART_Protocol_0/UART_TX_Protocol_0/state_reg[0]:D,175421
UART_Protocol_0/UART_TX_Protocol_0/state_reg[0]:Q,173563
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:B,175021
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:CC,173153
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:P,175021
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:S,173153
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII99A5[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:A,2819
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:B,2917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:CC,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:P,2819
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:S,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIKSRAA[14]:Y3A,2955
Controler_0/Answer_Encoder_0/periph_data_buffer[13]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[13]:CLK,2760
Controler_0/Answer_Encoder_0/periph_data_buffer[13]:D,-345
Controler_0/Answer_Encoder_0/periph_data_buffer[13]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[13]:Q,2760
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:A,174578
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:B,174269
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:C,173651
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:D,173609
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0]:Y,173609
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:A,173003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:B,172955
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:C,172912
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:D,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:Y,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:C,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]:Y,244
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_27:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:B,64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:C,174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPB,64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPC,174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:A,3216
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:B,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:C,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:Y,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:B,175215
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:CC,174982
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:P,175215
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:S,174982
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:B,620
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:CC,551
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:P,620
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:S,551
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_12:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]:CLK,175435
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]:Q,175435
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[10],638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[0],870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[1],789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[2],762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[3],760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[4],681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[5],797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[6],704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[7],638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[8],768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[9],871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[0],2718
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[1],2728
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[2],2797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[3],2792
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[4],2800
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[5],2862
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[6],2755
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[7],2774
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[8],2847
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[9],2978
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:A,174045
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:B,175305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:Y,174045
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:A,3216
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:C,2155
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]:Y,2155
UART_Protocol_1/mko_0/counter_5_s_25_RNO:A,171020
UART_Protocol_1/mko_0/counter_5_s_25_RNO:Y,171020
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_23:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:Y,175429
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21:A,2181
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21:B,2186
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21:C,1068
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21:D,1196
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21:Y,1068
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_13:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],175052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],172670
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],172661
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],172650
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],172668
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,174421
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],3513
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],3485
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],3481
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],3462
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],3441
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],3499
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],3515
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],3532
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],3522
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],3498
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],908
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],54
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],36
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],-40
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],-86
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],-87
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:CLK,-1036
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:D,1974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:Q,-1036
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_5:B,2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_5:C,2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_5:IPB,2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_5:IPC,2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:CLK,2019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:D,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:Q,2019
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]:A,175470
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]:B,175417
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]:C,173687
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]:D,173609
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]:Y,173609
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:Y,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:D,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:Q,175445
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[10],2405
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[11],2375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[1],2788
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[2],2708
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[3],2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[4],2451
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[5],2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[6],2482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[7],2436
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[8],2401
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:CC[9],2458
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[0],2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[10],2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[1],2375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[2],2455
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[3],2504
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[4],2453
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[5],2526
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[6],2476
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[7],2444
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[8],2517
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:P[9],2674
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[10],2838
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[1],2515
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[2],2593
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[3],2581
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[4],2584
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[5],2655
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[6],2543
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[7],2565
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[8],2637
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3A[9],2762
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0:Y3[9],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:B,175215
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:CC,173197
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:P,175215
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:S,173197
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE6TB5[11]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:CLK,-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:D,2766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:Q,-636
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]:CLK,174982
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]:Q,174982
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:B,1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:CC,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:P,1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:S,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_15:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:CLK,173806
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:Q,173806
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:A,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:B,173186
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:CC,172966
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:P,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:S,172966
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3A,173236
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_6:B,1939
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_6:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_6:P,1939
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_6:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_6:Y3A,
Controler_0/Communication_ANW_MUX_0/communication_vote_vector7:A,494
Controler_0/Communication_ANW_MUX_0/communication_vote_vector7:B,450
Controler_0/Communication_ANW_MUX_0/communication_vote_vector7:C,398
Controler_0/Communication_ANW_MUX_0/communication_vote_vector7:D,312
Controler_0/Communication_ANW_MUX_0/communication_vote_vector7:Y,312
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:D,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_BLK_EN[0],2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_BLK_EN[1],2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_CLK,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:A_DOUT[0],-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_BLK_EN[0],2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_BLK_EN[1],2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:CLK,2030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:D,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:Q,2030
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0:B,1875
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0:P,1875
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:A,173563
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:B,173543
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:C,173476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:Y,173476
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[0],2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[1],2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[2],2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[3],2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[4],2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[5],2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[6],2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[7],2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CC[8],2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:CI,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[0],2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[1],2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[2],2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[3],2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[4],2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[5],2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[6],2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[7],2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:P[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2:Y3[8],
Controler_0/System_Controler_0/SYS_Main_Reset_N:ALn,2833
Controler_0/System_Controler_0/SYS_Main_Reset_N:CLK,2925
Controler_0/System_Controler_0/SYS_Main_Reset_N:EN,1068
Controler_0/System_Controler_0/SYS_Main_Reset_N:Q,2925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:A,175476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:C,174415
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:Y,174415
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:B,2801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:C,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:CC,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:P,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:S,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[28]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:B,174980
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:CC,173234
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:P,174980
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:S,173234
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI7TDJ4[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:CLK,1958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:D,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:Q,1958
DBGport_1_obuf/U_IOPAD:D,
DBGport_1_obuf/U_IOPAD:E,
DBGport_1_obuf/U_IOPAD:PAD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_9:B,2698
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_9:IPB,2698
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_9:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_9:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:C,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:Y,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:D,174218
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:Q,174588
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:A,1933
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:B,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:P,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_1:Y3A,2018
Controler_0/Communication_CMD_MUX_0/state_reg[1]:ALn,2833
Controler_0/Communication_CMD_MUX_0/state_reg[1]:CLK,1769
Controler_0/Communication_CMD_MUX_0/state_reg[1]:D,3952
Controler_0/Communication_CMD_MUX_0/state_reg[1]:Q,1769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:Y,175429
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]:CLK,1589
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]:D,2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]:Q,1589
Controler_0/Answer_Encoder_0/periph_data_iv_0[7]:A,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0[7]:B,408
Controler_0/Answer_Encoder_0/periph_data_iv_0[7]:C,3119
Controler_0/Answer_Encoder_0/periph_data_iv_0[7]:D,1229
Controler_0/Answer_Encoder_0/periph_data_iv_0[7]:Y,-186
UART_Protocol_1/UART_RX_Protocol_0/state_reg[5]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[5]:CLK,171134
UART_Protocol_1/UART_RX_Protocol_0/state_reg[5]:D,175420
UART_Protocol_1/UART_RX_Protocol_0/state_reg[5]:Q,171134
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:A,1735
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:B,3045
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO:Y,1735
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1[10]:A,-190
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1[10]:B,1615
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1[10]:Y,-190
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:D,173351
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:B,171647
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:CC,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:P,171647
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:S,171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJ8FJ1[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:C,2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPC,2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:B,2712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:C,720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:CC,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:P,720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:S,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:CLK,172180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:D,174878
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]:Q,172180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:A,762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:B,2735
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:P,762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3A,2797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:B,171558
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:C,171497
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:D,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:P,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:Y,173248
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:B,1587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:CC,681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:P,1587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:S,681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIE4QH[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:B,1005
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:CC,499
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:P,1005
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:S,499
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_28:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:B,174835
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:CC,174960
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:P,174835
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:S,174960
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:B,-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPB,-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:A,173710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:Y,173710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:CLK,1529
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:D,1903
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:Q,1529
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:B,174970
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:CC,174905
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:P,174970
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:S,174905
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[18]:Y3A,
Controler_0/ADI_SPI_0/data_counter[1]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[1]:CLK,2533
Controler_0/ADI_SPI_0/data_counter[1]:D,-747
Controler_0/ADI_SPI_0/data_counter[1]:EN,2768
Controler_0/ADI_SPI_0/data_counter[1]:Q,2533
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:B,392
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:CC,-984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:S,-984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIC92J2[10]:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_4:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]:C,1263
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]:Y,1263
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:CLK,2028
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:D,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:Q,2028
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0:A,-969
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0:B,-1013
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0:Y,-1013
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:A,169715
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:B,170461
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:C,170412
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:D,169548
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y,169548
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[0],169708
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[10],169578
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[11],169548
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[1],169662
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[2],169628
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[3],169681
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[4],169630
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[5],169601
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[6],169657
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[7],169609
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[8],169575
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CC[9],169632
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CI,169548
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CO,169558
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[0],169701
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[10],169818
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[11],169879
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[1],169651
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[2],169731
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[3],169780
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[4],169729
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[5],169798
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[6],169752
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[7],169720
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[8],169793
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:P[9],169849
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[0],171361
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[10],171514
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[11],171576
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[1],171369
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[2],171439
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[3],171434
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[4],171454
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[5],171504
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[6],171413
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[7],171416
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[8],171490
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3A[9],171491
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[0],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[10],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[11],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[1],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[2],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[3],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[4],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[5],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[6],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[7],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[8],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:C,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]:Y,258
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3:A,173782
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3:B,173748
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3:C,173681
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3:D,173639
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3:Y,173639
Controler_0/Command_Decoder_0/FaultCounter_Elapsed:ALn,1695
Controler_0/Command_Decoder_0/FaultCounter_Elapsed:CLK,1434
Controler_0/Command_Decoder_0/FaultCounter_Elapsed:D,-1334
Controler_0/Command_Decoder_0/FaultCounter_Elapsed:Q,1434
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:B,175046
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:CC,173157
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:P,175046
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:S,173157
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFT7S4[9]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:A,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:B,172573
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:CC,171268
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:P,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:S,171268
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_4:Y3A,172649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:B,2575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:C,2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:CC,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:P,2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:S,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[5]:Y3A,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_28:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:C,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]:Y,258
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3:A,371
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3:B,353
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3:Y,353
Controler_0/ADI_SPI_0/counter_3[3]:A,1411
Controler_0/ADI_SPI_0/counter_3[3]:B,1981
Controler_0/ADI_SPI_0/counter_3[3]:Y,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:A,-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:B,523
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:P,-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_8:Y3A,590
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:A,173713
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:B,173687
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_2[0]:Y,173687
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]:C,1171
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]:Y,1171
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]:A,2474
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]:B,-62
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]:C,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]:D,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]:Y,-186
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4]:A,175470
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4]:B,175435
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4]:C,175367
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4]:Y,175367
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:B,2721
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:C,769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:CC,995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:P,769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:S,995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8B113[1]:Y3A,
Controler_0/Communication_CMD_MUX_0/state_reg[0]:ALn,2833
Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK,-1784
Controler_0/Communication_CMD_MUX_0/state_reg[0]:D,2437
Controler_0/Communication_CMD_MUX_0/state_reg[0]:Q,-1784
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_5:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:CLK,-415
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:D,1799
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:Q,-415
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:CLK,173003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:Q,173003
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:B,1879
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:CC,-58
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:P,1879
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:S,-58
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_12:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:B,2695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:C,149
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:CC,1303
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:P,149
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:S,530
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:A,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:B,173248
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:C,173108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:Y,171204
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:B,3074
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:C,2937
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:CC,2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:D,2819
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:P,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:S,2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:B,682
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:CC,-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:P,682
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:S,-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIKEFH4[8]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:A,173324
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:B,173282
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:C,173233
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:D,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:Y,173127
Controler_0/ADI_SPI_0/counter_3[1]:A,1411
Controler_0/ADI_SPI_0/counter_3[1]:B,2184
Controler_0/ADI_SPI_0/counter_3[1]:Y,1411
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:A,704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:B,2755
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:P,704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3A,2755
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:A,172944
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:B,172907
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:Y,172907
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_25:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:B,2789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:C,833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:CC,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:P,833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:S,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNINMIG31[7]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:A,174553
UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:B,173729
UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:C,174460
UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:D,174354
UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:Y,173729
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:D,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:Q,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:D,987
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:Q,3222
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]:Q,175379
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[14]:CLK,845
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[14]:D,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[14]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[14]:Q,845
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:A,174695
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:B,174658
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:C,174630
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:D,174559
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:Y,174559
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1]:A,173666
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1]:B,174542
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1]:Y,173666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:CLK,173201
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:D,173084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:Q,173201
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:B,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:C,817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:CC,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:P,817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:S,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNISPT21[2]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:A,175476
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:B,175439
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:D,174457
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]:Y,174457
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:C,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:Y,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:C,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:Y,318
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:D,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:B,2653
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:C,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:CC,1899
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:P,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:S,1123
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJDD3[0]:Y3A,
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:B,2640
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:C,-1194
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:CC,-1216
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:P,-1194
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:S,-1216
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIVRA956[15]:Y3A,
Controler_0/System_Controler_0/un4_read_signal_0_a3_3:A,2300
Controler_0/System_Controler_0/un4_read_signal_0_a3_3:B,2262
Controler_0/System_Controler_0/un4_read_signal_0_a3_3:Y,2262
UART_Protocol_0/mko_0/counter[9]:ALn,175093
UART_Protocol_0/mko_0/counter[9]:CLK,172227
UART_Protocol_0/mko_0/counter[9]:D,169734
UART_Protocol_0/mko_0/counter[9]:Q,172227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:CLK,652
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:Q,652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:CLK,937
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:D,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:Q,937
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_17:IPD,
RX_0_ibuf/U_IOIN:Y,
RX_0_ibuf/U_IOIN:YIN,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:CLK,173003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:Q,173003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:CLK,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:Q,175379
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:A,172227
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:B,172193
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:C,172126
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:D,171459
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:Y,171459
Controler_0/ADI_SPI_0/counter[2]:ALn,2833
Controler_0/ADI_SPI_0/counter[2]:CLK,1411
Controler_0/ADI_SPI_0/counter[2]:D,2934
Controler_0/ADI_SPI_0/counter[2]:Q,1411
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:B,2726
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:C,761
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:CC,723
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:P,761
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:S,723
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUA5E[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:Y,175429
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1]:CLK,175262
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1]:D,175417
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1]:Q,175262
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:Y,405
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:B,171845
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:CC,171476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:P,172148
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:S,171476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRDT51[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:CLK,2096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:D,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:Q,2096
Data_Block_0/Test_Generator_0/Test_Data_3[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_3[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_3[8]:Q,2090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:A,175476
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:B,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:C,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:CLK,-775
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:D,2607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:EN,901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid:Q,-775
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]:A,173641
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]:B,174507
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]:C,175361
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]:D,175269
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]:Y,173641
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect:CLK,-1279
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect:D,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect:Q,-1279
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0]:C,2158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0]:D,-353
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0]:Y,-353
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:B,2955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:CC,2722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:P,2955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:S,2722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[9]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12]:A,175420
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12]:B,175427
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12]:C,175321
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12]:Y,175321
UART_Protocol_0/UART_RX_Protocol_0/counter[6]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[6]:CLK,171115
UART_Protocol_0/UART_RX_Protocol_0/counter[6]:D,175006
UART_Protocol_0/UART_RX_Protocol_0/counter[6]:Q,171115
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_4:Y3A,
Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1:A,2397
Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1:B,2353
Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1:C,2286
Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1:D,2192
Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1:Y,2192
Controler_0/Answer_Encoder_0/cmd_status_comm[3]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_comm[3]:CLK,2774
Controler_0/Answer_Encoder_0/cmd_status_comm[3]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_comm[3]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_comm[3]:Q,2774
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:CLK,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:Q,175361
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:CLK,986
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:D,723
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:Q,986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]:D,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]:Q,2328
UART_Protocol_1/mko_0/counter[18]:ALn,175093
UART_Protocol_1/mko_0/counter[18]:CLK,172084
UART_Protocol_1/mko_0/counter[18]:D,169657
UART_Protocol_1/mko_0/counter[18]:Q,172084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:CLK,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:Q,552
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO:A,461
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO:B,3033
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO:C,1983
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO:D,2012
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO:Y,461
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:B,2801
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:CC,2687
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:P,2801
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:S,2687
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_5:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:CLK,173101
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:D,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:Q,173101
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:CLK,172851
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:D,176212
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]:Q,172851
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:C,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:Y,140
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]:B,3149
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]:Y,3012
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_11:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:D,2029
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:Q,176230
UART_Protocol_1/UART_TX_Protocol_0/counter_n2:A,174673
UART_Protocol_1/UART_TX_Protocol_0/counter_n2:B,175423
UART_Protocol_1/UART_TX_Protocol_0/counter_n2:Y,174673
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[4]:A,2370
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[4]:B,2283
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[4]:Y,2283
UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0]:A,175473
UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0]:Y,175473
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:B,1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:C,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:IPB,1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:IPC,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_21:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:CLK,1683
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:D,692
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:Q,1683
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:B,3175
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:Y,3175
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]:CLK,175098
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]:Q,175098
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]:CLK,175019
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]:Q,175019
Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2:A,672
Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2:B,638
Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2:C,660
Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2:Y,638
Controler_0/ADI_SPI_0/addr_counter[1]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[1]:CLK,-1308
Controler_0/ADI_SPI_0/addr_counter[1]:D,-862
Controler_0/ADI_SPI_0/addr_counter[1]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[1]:Q,-1308
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:CLK,2818
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:D,2607
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:Q,2818
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:A,174681
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:B,174637
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:C,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:CLK,304
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:D,1721
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:Q,304
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:A,-565
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:B,-606
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:CC,-1078
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:P,-606
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:S,-1078
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNITIDQ4[4]:Y3A,-550
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:D,173508
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:Q,175482
Controler_0/Command_Decoder_0/counter_RNO[0]:A,3213
Controler_0/Command_Decoder_0/counter_RNO[0]:Y,3213
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]:CLK,174988
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]:Q,174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:CLK,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:D,174913
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:Q,172117
Data_Block_0/Test_Generator_0/Test_Data_6[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_6[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_6[9]:Q,2120
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:B,-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPB,-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:B,2711
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:C,2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:CC,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:P,2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:S,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIHDGSF[21]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:D,1248
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2:A,570
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2:B,527
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2:C,379
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_2_a2_2_a2_2_a2:Y,-1176
Controler_0/ADI_SPI_0/un1_counter_s_1_848:B,2037
Controler_0/ADI_SPI_0/un1_counter_s_1_848:CC,
Controler_0/ADI_SPI_0/un1_counter_s_1_848:P,2037
Controler_0/ADI_SPI_0/un1_counter_s_1_848:Y3,
Controler_0/ADI_SPI_0/un1_counter_s_1_848:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:B,2726
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:C,761
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:CC,723
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:P,761
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:S,723
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII50HV[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[10],-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[11],-115
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[1],317
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[2],283
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[3],78
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[4],27
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[5],-67
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[6],-8
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[7],-54
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[8],-89
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CC[9],-32
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:CO,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[0],-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[10],1875
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[11],1936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[1],-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[2],135
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[3],1855
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[4],1803
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[5],1877
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[6],1843
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[7],1811
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[8],1884
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:P[9],1906
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[0],-58
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[1],-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[2],197
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:CLK,-415
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:D,1799
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:Q,-415
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:B,2715
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:C,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:CC,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:P,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:S,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI0HSJH[23]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_33:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:A,2771
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:B,2609
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:C,2549
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:CC,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:D,2437
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:P,2437
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:S,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIKCNQ5[9]:Y3A,2503
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:CLK,2322
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:D,2490
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:Q,2322
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4]:A,-286
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4]:B,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4]:C,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4]:D,2175
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4]:Y,-341
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:CLK,831
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:D,710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:Q,831
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:CLK,3020
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:Q,3020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:A,743
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:B,695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:C,652
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:D,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:Y,552
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:A,2786
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:B,2671
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:C,2610
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:CC,2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:D,2504
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:P,2504
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:S,2502
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIPOMV5[2]:Y3A,2581
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:A,174219
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:Y,174219
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:Y,175158
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:A,173849
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:B,173805
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:C,173756
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:D,173650
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:Y,173650
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:A,-324
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:B,-368
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:CC,-1099
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:P,477
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:S,-1099
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI2U1C4[8]:Y3A,500
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:CLK,986
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:D,723
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:Q,986
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:A,173563
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:B,173543
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:C,173476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]:Y,173476
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[0],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[10],169681
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[11],169651
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[1],169987
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[2],169953
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[3],169778
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[4],169727
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[5],169699
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[6],169758
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[7],169712
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[8],169677
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CC[9],169734
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:CO,169548
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[0],169598
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[10],169696
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[11],169757
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[1],169548
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[2],169628
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[3],169676
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[4],169573
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[5],169695
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[6],169664
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[7],169632
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[8],169705
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:P[9],169727
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[0],171258
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[10],171392
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[11],171469
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[1],171267
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[2],171336
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[3],171331
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[4],169659
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[5],171401
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[6],171310
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[7],171329
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[8],171416
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3A[9],171369
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[0],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[10],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[11],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[1],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[2],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[3],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[4],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[5],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[6],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[7],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[8],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:C,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]:Y,244
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:CLK,2425
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:D,2458
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:Q,2425
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:CLK,174915
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:D,173669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:Q,174915
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:A,174498
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:B,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:C,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:Y,173002
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:B,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:C,2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPB,175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPC,2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPD,
UART_Protocol_1/mko_0/counter[5]:ALn,175093
UART_Protocol_1/mko_0/counter[5]:CLK,172299
UART_Protocol_1/mko_0/counter[5]:D,169699
UART_Protocol_1/mko_0/counter[5]:Q,172299
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:B,2679
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:C,-1155
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:CC,-1189
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:P,-1155
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:S,-1189
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIOQTRS6[17]:Y3A,
Controler_0/ADI_SPI_0/state_reg[0]:ALn,2833
Controler_0/ADI_SPI_0/state_reg[0]:CLK,3003
Controler_0/ADI_SPI_0/state_reg[0]:D,428
Controler_0/ADI_SPI_0/state_reg[0]:Q,3003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:Y,175429
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]:CLK,175476
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]:Q,175476
Controler_0/ADI_SPI_0/addr_counter[29]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[29]:CLK,-1077
Controler_0/ADI_SPI_0/addr_counter[29]:D,-1293
Controler_0/ADI_SPI_0/addr_counter[29]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[29]:Q,-1077
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:B,175096
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:CC,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:P,175096
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:S,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[29]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:B,-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:C,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPB,-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPC,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPD,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[11]:A,661
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[11]:B,-186
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[11]:Y,-186
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]:Y,174607
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:B,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:CC,175227
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:P,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:S,175227
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]:A,-220
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]:B,-275
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]:C,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]:D,2241
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]:Y,-275
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:A,-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:B,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:P,-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_16:Y3A,580
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:A,172426
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:B,172382
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:C,172333
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:D,172227
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:Y,172227
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:Y,175158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:C,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:Y,172589
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:D,1174
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:Q,3222
UART_Protocol_1/mko_0/counter_5_cry_12_0:A,169701
UART_Protocol_1/mko_0/counter_5_cry_12_0:B,171347
UART_Protocol_1/mko_0/counter_5_cry_12_0:C,174880
UART_Protocol_1/mko_0/counter_5_cry_12_0:CC,169708
UART_Protocol_1/mko_0/counter_5_cry_12_0:P,169701
UART_Protocol_1/mko_0/counter_5_cry_12_0:S,169708
UART_Protocol_1/mko_0/counter_5_cry_12_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_12_0:Y3A,171361
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:C,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:Y,403
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]:Q,176230
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:B,2679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:C,2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:CC,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:P,2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:S,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID2QDC[17]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_8:A,1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_8:Y,1926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:D,173434
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2:A,1589
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2:B,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2:C,1496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2:Y,-279
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:B,172652
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:CC,172176
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:S,172176
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9DBI2[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:D,1958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:Q,2328
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:A,2786
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:B,2653
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:C,2593
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:CC,2591
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:P,2593
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:S,2591
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIE7VK3[2]:Y3A,2604
Controler_0/Command_Decoder_0/counter_cry[23]:B,2793
Controler_0/Command_Decoder_0/counter_cry[23]:CC,2536
Controler_0/Command_Decoder_0/counter_cry[23]:P,2793
Controler_0/Command_Decoder_0/counter_cry[23]:S,2536
Controler_0/Command_Decoder_0/counter_cry[23]:Y3,
Controler_0/Command_Decoder_0/counter_cry[23]:Y3A,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]:A,2035
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]:B,2001
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]:C,1699
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]:D,1659
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]:Y,1659
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2:A,1469
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2:B,1432
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2:C,1366
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2:Y,1366
Controler_0/ADI_SPI_0/data_counter[25]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[25]:CLK,-938
Controler_0/ADI_SPI_0/data_counter[25]:D,-1262
Controler_0/ADI_SPI_0/data_counter[25]:EN,2768
Controler_0/ADI_SPI_0/data_counter[25]:Q,-938
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:D,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:Q,175445
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:CLK,794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:D,995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:Q,794
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:D,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:Q,2328
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_s_11:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:A,1771
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:B,846
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:C,758
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:CC,317
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:D,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:P,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:S,317
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_1:Y3A,-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]:CLK,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]:D,-1126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]:Q,3119
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_25:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect:CLK,-1365
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect:D,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect:Q,-1365
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:CLK,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:D,3958
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:EN,1735
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:Q,2138
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:B,64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:C,174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPB,64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPC,174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPD,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]:A,2058
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]:B,2024
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]:C,1722
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]:D,1682
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]:Y,1682
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:B,2533
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:C,-1308
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:CC,117
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:P,-1308
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:S,-747
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI9RVHT[1]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:B,3068
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:C,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:CC,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:P,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:S,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNO[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4]:B,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4]:C,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4]:D,1961
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4]:Y,-419
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:A,908
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:Y,908
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_8:A,1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_8:Y,1926
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[15]:A,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[15]:B,2334
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[15]:Y,525
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:Y,3169
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_6:A,1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_6:Y,1925
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]:B,3155
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]:Y,3012
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:B,2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:CC,2967
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:P,2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:S,2967
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]:CLK,-891
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]:Q,-891
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:B,173940
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:CC,172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:P,173940
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:S,172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIISII2[5]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:A,172048
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:B,171115
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:C,171945
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4:Y,171115
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]:C,1182
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]:Y,1182
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:CLK,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:D,174516
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:Q,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:Y,172667
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:Q,176230
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:B,2536
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:C,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:CC,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:P,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:S,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQLE2[3]:Y3A,
Controler_0/Command_Decoder_0/AE_CMD_Data[20]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[20]:CLK,-1046
Controler_0/Command_Decoder_0/AE_CMD_Data[20]:D,982
Controler_0/Command_Decoder_0/AE_CMD_Data[20]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[20]:Q,-1046
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:B,586
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:CC,595
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:P,586
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:S,595
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_3:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]:CLK,714
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]:D,100
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]:Q,714
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]:SLn,1056
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]:A,2000
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]:B,1966
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]:C,1664
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]:D,1624
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]:Y,1624
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:B,174965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:C,172993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:CC,173084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:P,172993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:S,173084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIATSJK[2]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:A,175473
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:Y,175473
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[0],2592
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[1],2546
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[2],2512
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[3],2565
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[4],2514
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[5],2485
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[6],2541
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CC[7],2493
Controler_0/Command_Decoder_0/counter_s_847_CC_2:CI,2485
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[0],2749
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[1],2687
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[2],2768
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[3],2829
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[4],2774
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[5],2836
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[6],2972
Controler_0/Command_Decoder_0/counter_s_847_CC_2:P[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3A[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_2:Y3[7],
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:A,172003
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:B,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:C,171900
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5:Y,171064
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:Y,175158
Controler_0/Command_Decoder_0/AE_CMD_Data[23]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[23]:CLK,-1825
Controler_0/Command_Decoder_0/AE_CMD_Data[23]:D,1080
Controler_0/Command_Decoder_0/AE_CMD_Data[23]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[23]:Q,-1825
Controler_0/ADI_SPI_0/counter_3[0]:A,1411
Controler_0/ADI_SPI_0/counter_3[0]:B,3169
Controler_0/ADI_SPI_0/counter_3[0]:Y,1411
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:CLK,304
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:D,1721
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:Q,304
Controler_0/ADI_SPI_0/wr_addr_buffer[13]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[13]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[13]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[13]:Q,3119
UART_Protocol_1/UART_RX_Protocol_0/counter[21]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[21]:CLK,175037
UART_Protocol_1/UART_RX_Protocol_0/counter[21]:D,174880
UART_Protocol_1/UART_RX_Protocol_0/counter[21]:Q,175037
UART_Protocol_0/UART_RX_Protocol_0/counter[25]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[25]:CLK,173626
UART_Protocol_0/UART_RX_Protocol_0/counter[25]:D,174806
UART_Protocol_0/UART_RX_Protocol_0/counter[25]:Q,173626
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]:A,1775
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]:B,1978
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]:C,31
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]:D,1576
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]:Y,31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:CLK,173290
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:D,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:Q,173290
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:CLK,2421
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:Q,2421
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:B,175234
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:C,173268
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:CC,173014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:P,173268
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:S,173014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI4FD7M[8]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:B,174878
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:CC,175026
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:P,174878
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:S,175026
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:A,3216
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:C,2155
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:Y,2155
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:B,2757
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:C,792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:CC,769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:P,792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:S,769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIELDHR[5]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[22]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[22]:CLK,175005
UART_Protocol_1/UART_RX_Protocol_0/counter[22]:D,174826
UART_Protocol_1/UART_RX_Protocol_0/counter[22]:Q,175005
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:B,174980
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPB,174980
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:CLK,-633
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:D,2967
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:Q,-633
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:CLK,173623
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:Q,173623
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:CLK,2054
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:D,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:Q,2054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:CLK,1457
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:D,2093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:Q,1457
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:B,175000
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPB,175000
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:A,2966
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:B,2805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:C,2734
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:CC,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:D,2633
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:P,2633
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:S,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDCRA9[14]:Y3A,2693
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:B,1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:C,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:IPB,1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:IPC,2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431:A,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431:B,175124
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431:Y,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:D,174218
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:B,-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:C,175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPB,-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPC,175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_8:Y,
Controler_0/REGISTERS_0/state_reg[5]:ALn,2833
Controler_0/REGISTERS_0/state_reg[5]:CLK,1479
Controler_0/REGISTERS_0/state_reg[5]:D,2229
Controler_0/REGISTERS_0/state_reg[5]:Q,1479
Controler_0/Answer_Encoder_0/periph_data_buffer[14]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[14]:CLK,2776
Controler_0/Answer_Encoder_0/periph_data_buffer[14]:D,-300
Controler_0/Answer_Encoder_0/periph_data_buffer[14]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[14]:Q,2776
UART_Protocol_0/mko_0/counter[18]:ALn,175093
UART_Protocol_0/mko_0/counter[18]:CLK,172084
UART_Protocol_0/mko_0/counter[18]:D,169657
UART_Protocol_0/mko_0/counter[18]:Q,172084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:CLK,-672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:D,1781
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:Q,-672
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[0],2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[1],2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[2],2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[3],2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[4],2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[5],2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[6],2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[7],2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CC[8],2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:CI,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[0],2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[1],2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[2],2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[3],2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[4],2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[5],2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[6],2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[7],2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:P[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2:Y3[8],
Controler_0/System_Controler_0/state_reg_RNO[0]:A,3210
Controler_0/System_Controler_0/state_reg_RNO[0]:B,3173
Controler_0/System_Controler_0/state_reg_RNO[0]:Y,3173
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:C,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:Y,244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]:CLK,786
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]:D,75
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]:Q,786
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]:SLn,1056
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:D,174457
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:D,173412
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:CLK,1676
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:D,1925
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:EN,1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid:Q,1676
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_1:D,2644
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_1:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_1:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_1:IPD,2644
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:Y,175429
UART_Protocol_0/UART_RX_Protocol_0/counter[19]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[19]:CLK,174432
UART_Protocol_0/UART_RX_Protocol_0/counter[19]:D,174857
UART_Protocol_0/UART_RX_Protocol_0/counter[19]:Q,174432
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:CLK,173287
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:D,173014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:Q,173287
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]:CLK,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]:D,2029
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]:Q,1979
Controler_0/Command_Decoder_0/decode_vector_6_1dflt:A,3177
Controler_0/Command_Decoder_0/decode_vector_6_1dflt:B,3139
Controler_0/Command_Decoder_0/decode_vector_6_1dflt:C,2169
Controler_0/Command_Decoder_0/decode_vector_6_1dflt:D,2972
Controler_0/Command_Decoder_0/decode_vector_6_1dflt:Y,2169
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]:CLK,1952
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]:D,2010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]:Q,1952
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:B,2721
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:C,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:CC,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:P,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:S,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8MI47[1]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:A,173101
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:B,173051
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:C,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:Y,173002
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:CC[0],173197
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:CC[1],173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:CI,173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:P[0],175215
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:P[1],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:Y3A[0],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:Y3A[1],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:Y3[0],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1:Y3[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:D,172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:B,175016
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:C,173044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:CC,173138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:P,173044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:S,173138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIK6BF[1]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:B,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:C,2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPB,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPC,2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_27:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:CLK,2044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:D,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:Q,2044
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]:CLK,-999
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]:Q,-999
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_9:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[1]:CLK,170412
UART_Protocol_1/UART_RX_Protocol_0/state_reg[1]:D,175321
UART_Protocol_1/UART_RX_Protocol_0/state_reg[1]:Q,170412
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:A,175446
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:B,175411
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:C,175343
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:Y,175343
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]:Y,-1110
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0:A,
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0:Y,
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]:CLK,175000
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]:Q,175000
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_25:C,2721
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_25:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_25:IPC,2721
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_25:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_9:B,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_9:IPB,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_9:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_9:IPD,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:A,1996
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:B,1988
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:P,1988
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0:Y3A,2003
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:B,2767
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:C,-1062
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:CC,-1298
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:P,-1062
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:S,-1298
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIT0GQN8[22]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:B,2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:CC,2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:P,2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:S,2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:A,2256
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:Y,2256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]:C,1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]:Y,1258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:C,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]:Y,401
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]:A,2088
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]:B,2054
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]:C,1752
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]:D,1712
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]:Y,1712
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:A,173767
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:B,173735
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:Y,173735
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]:CLK,-124
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]:D,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]:Q,-124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:CLK,173623
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:Q,173623
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[10],-110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[11],-176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[1],792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[2],-738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[3],-888
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[4],-1003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[5],-1078
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[6],-928
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[7],-1011
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[8],-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:CC[9],-1099
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[0],-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[10],531
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[1],-758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[2],-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[3],-629
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[4],-680
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[5],-606
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[6],-646
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[7],-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[8],-605
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:P[9],477
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[10],581
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[1],-685
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[2],-616
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[3],-619
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[4],-613
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[5],-550
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[6],-646
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[7],-627
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[8],-554
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3A[9],500
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0:Y3[9],
Controler_0/Command_Decoder_0/AE_CMD_Data[11]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[11]:CLK,1489
Controler_0/Command_Decoder_0/AE_CMD_Data[11]:D,1260
Controler_0/Command_Decoder_0/AE_CMD_Data[11]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[11]:Q,1489
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:CLK,2377
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]:Q,2377
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[10],518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[11],549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[1],670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[2],716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[3],595
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[4],493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[5],538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[6],563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[7],485
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[8],523
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CC[9],602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:CO,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[0],510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[10],611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[11],672
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[1],453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[2],548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[3],586
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[4],526
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[5],616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[6],574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[7],545
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[8],612
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:P[9],646
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[10],173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[11],173079
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[1],173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[2],172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[3],172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[4],172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[5],172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[6],172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[7],172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[8],172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:CC[9],172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[0],172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[10],174292
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[1],173717
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[2],173779
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[3],173840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[4],173789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[5],173847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[6],173940
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[7],173909
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[8],173972
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:P[9],174231
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0:Y3[9],
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6]:A,175470
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6]:B,175433
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6]:C,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6]:Y,175338
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:CLK,-633
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:D,2967
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:Q,-633
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_3:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:Q,
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:A,175458
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:B,175445
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:C,173574
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:D,175262
UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0:Y,173574
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:CLK,3119
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:Q,3119
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1:A,2426
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1:B,2387
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1:C,2323
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1:D,2272
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1:Y,2272
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:CLK,173032
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]:Q,173032
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:Q,175439
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:B,2640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:C,2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:CC,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:P,2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:S,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOQFMA[15]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:B,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:C,211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:CC,173
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:P,211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:S,173
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:Y3A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13:Q,3970
Controler_0/Command_Decoder_0/counter_cry[12]:B,2648
Controler_0/Command_Decoder_0/counter_cry[12]:CC,2696
Controler_0/Command_Decoder_0/counter_cry[12]:P,2648
Controler_0/Command_Decoder_0/counter_cry[12]:S,2696
Controler_0/Command_Decoder_0/counter_cry[12]:Y3,
Controler_0/Command_Decoder_0/counter_cry[12]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_35:B,1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_35:IPB,1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:CLK,1712
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:D,1840
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:Q,1712
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:B,2789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:C,833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:CC,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:P,833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:S,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI99LUF[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941:A,2869
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941:B,2821
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941:C,2749
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941:D,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIGB941:Y,1786
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:CLK,175056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:D,175361
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:Q,175056
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]:CLK,175025
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]:Q,175025
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:CLK,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:D,173569
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]:Q,175476
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:A,2953
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:B,2823
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:C,2750
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:CC,2547
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:P,2750
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:S,2547
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINRU3A[8]:Y3A,2785
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:D,173425
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]:CLK,2223
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]:D,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]:EN,2769
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]:Q,2223
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:A,3124
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:B,3073
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:C,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:D,1236
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:Y,1236
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[0],-58
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[1],-104
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[2],-138
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[3],-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[4],-136
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[5],-99
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[6],-6
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CC[7],-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:CI,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[0],1879
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[1],1829
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[2],1910
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[3],1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[4],1907
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[5],1981
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[6],2101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:P[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1:Y3[7],
Data_Block_0/Test_Generator_0/Test_Data_7[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_7[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_7[7]:Q,2023
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:A,174675
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:B,174643
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:Y,174643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]:C,1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]:Y,1258
UART_Protocol_1/UART_RX_Protocol_0/counter[0]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[0]:CLK,171064
UART_Protocol_1/UART_RX_Protocol_0/counter[0]:D,175473
UART_Protocol_1/UART_RX_Protocol_0/counter[0]:Q,171064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:CLK,2805
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:D,2155
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:Q,2805
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]:CLK,430
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]:D,3916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]:Q,430
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:CLK,173940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:D,174118
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:Q,173940
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9]:A,173639
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9]:B,175427
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9]:C,175327
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9]:Y,173639
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte:CLK,175435
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte:EN,174377
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte:Q,175435
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:CLK,1582
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:D,2436
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]:Q,1582
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:D,1257
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]:CLK,804
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]:D,60
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]:Q,804
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]:SLn,1056
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:C,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:Y,172565
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]:Y,-1110
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:A,175431
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:B,175433
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:Y,175431
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_0_a2:A,2330
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_0_a2:B,2175
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_0_a2:C,-1145
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_0_a2:Y,-1145
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:B,2772
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:C,780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:CC,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:P,780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:S,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:CLK,174681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:Q,174681
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_13:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]:Q,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:B,175046
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:CC,173157
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:P,175046
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:S,173157
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1Q416[9]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:CLK,2035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:D,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:Q,2035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:CLK,-672
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:D,1781
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:Q,-672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:CLK,1991
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:D,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:Q,1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]:A,3216
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]:B,317
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]:C,-346
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]:Y,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:B,678
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:CC,566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:P,678
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:S,566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_18:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:B,175035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:C,2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPB,175035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPC,2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:C,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]:Y,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:D,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:Q,175482
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:B,174889
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:CC,174925
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:P,174889
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:S,174925
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:B,175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:CC,174947
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:P,175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:S,174947
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/state_reg[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[3]:CLK,170461
UART_Protocol_0/UART_RX_Protocol_0/state_reg[3]:D,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg[3]:Q,170461
UART_Protocol_1/UART_TX_Protocol_0/counter[0]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/counter[0]:CLK,174539
UART_Protocol_1/UART_TX_Protocol_0/counter[0]:D,175473
UART_Protocol_1/UART_TX_Protocol_0/counter[0]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/counter[0]:Q,174539
Controler_0/Command_Decoder_0/counter[15]:ALn,1695
Controler_0/Command_Decoder_0/counter[15]:CLK,-249
Controler_0/Command_Decoder_0/counter[15]:D,2669
Controler_0/Command_Decoder_0/counter[15]:Q,-249
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:D,173351
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]:CLK,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]:D,-47
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]:Q,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]:SLn,1056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:A,3103
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:B,3033
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:C,2766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:D,901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:Y,901
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]:A,2082
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]:B,2048
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]:C,1746
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]:D,1706
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]:Y,1706
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]:Y,-1192
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]:A,2096
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]:B,2062
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]:C,1760
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]:D,1720
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]:Y,1720
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:CLK,1455
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:Q,1455
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:C,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]:Y,327
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:D,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:Q,1411
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:A,-602
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:B,-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:CC,-928
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:P,-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:S,-928
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJLJ5[5]:Y3A,-646
Controler_0/ADI_SPI_0/addr_counter[8]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[8]:CLK,-279
Controler_0/ADI_SPI_0/addr_counter[8]:D,-1112
Controler_0/ADI_SPI_0/addr_counter[8]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[8]:Q,-279
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:A,-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:B,538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:P,-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_5:Y3A,615
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_5:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]:C,1243
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]:Y,1243
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]:A,709
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]:B,702
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]:C,-186
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]:D,527
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]:Y,-186
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:B,171558
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:C,171497
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:D,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:P,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:Y,173248
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:C,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]:Y,172487
Data_Block_0/Test_Generator_0/Test_Data_0_1[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_0_1[11]:D,2665
Data_Block_0/Test_Generator_0/Test_Data_0_1[11]:Q,2150
Data_Block_0/Test_Generator_0/Test_Data_0_1[11]:SLn,3472
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:A,172283
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:B,171459
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:C,172190
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:D,172084
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:Y,171459
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]:D,940
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]:EN,2805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]:Q,2328
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:A,172983
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:B,172941
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:C,172893
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:D,172787
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:Y,172787
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_6:Y,
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1:A,173877
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1:B,173840
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1:C,173768
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1:D,173681
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1:Y,173681
Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0]:A,3162
Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0]:B,2975
Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0]:Y,2975
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:Q,
Controler_0/Command_Decoder_0/state_reg_RNO[3]:A,3186
Controler_0/Command_Decoder_0/state_reg_RNO[3]:B,3127
Controler_0/Command_Decoder_0/state_reg_RNO[3]:C,2251
Controler_0/Command_Decoder_0/state_reg_RNO[3]:D,670
Controler_0/Command_Decoder_0/state_reg_RNO[3]:Y,670
UART_Protocol_0/UART_TX_Protocol_0/state_reg[1]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[1]:CLK,173767
UART_Protocol_0/UART_TX_Protocol_0/state_reg[1]:D,175310
UART_Protocol_0/UART_TX_Protocol_0/state_reg[1]:Q,173767
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect:CLK,173666
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect:D,173702
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect:Q,173666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1:CLK,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1:D,2041
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1:Q,2995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:A,174603
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:B,174561
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:C,174509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:D,174346
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:Y,174346
Controler_0/REGISTERS_0/state_reg[1]:ALn,2833
Controler_0/REGISTERS_0/state_reg[1]:CLK,2263
Controler_0/REGISTERS_0/state_reg[1]:D,3171
Controler_0/REGISTERS_0/state_reg[1]:Q,2263
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:Q,175379
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:A,2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:B,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:P,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_2:Y3A,2087
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:A,172895
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:B,175405
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:C,175343
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:Y,172895
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:B,173847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:CC,172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:P,173847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:S,172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIGML62[4]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:CLK,175245
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:D,175431
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:Q,175245
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:CLK,1546
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:Q,1546
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]:A,743
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]:B,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]:C,2371
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]:D,2278
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]:Y,-62
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:A,169592
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:B,169548
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:Y,169548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]:CLK,1851
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]:Q,1851
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:D,1252
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:Q,3222
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:CLK,3020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:Q,3020
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:B,-728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:CC,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:P,-692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:S,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIEOVI[2]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]:A,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]:B,3185
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]:C,256
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]:D,1229
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]:Y,-62
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:A,175470
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:B,175423
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:C,174507
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:Y,174507
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:B,2742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:C,2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:CC,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:P,2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:S,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIBDQ0F[20]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:D,173236
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:D,2110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]:Q,2328
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:A,173626
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:B,175269
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4:Y,173626
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:CLK,174499
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:D,174509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:EN,175182
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]:Q,174499
Controler_0/Command_Decoder_0/counter[14]:ALn,1695
Controler_0/Command_Decoder_0/counter[14]:CLK,-294
Controler_0/Command_Decoder_0/counter[14]:D,2616
Controler_0/Command_Decoder_0/counter[14]:Q,-294
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]:ALn,2833
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]:CLK,660
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]:D,312
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]:Q,660
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse:A,2041
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse:Y,2041
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:CLK,1963
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:D,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:Q,1963
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:CLK,173847
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:D,174071
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:Q,173847
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:B,31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:C,175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPB,31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPC,175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPD,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[2]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[2]:CLK,173687
UART_Protocol_1/UART_TX_Protocol_0/state_reg[2]:D,176218
UART_Protocol_1/UART_TX_Protocol_0/state_reg[2]:Q,173687
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:Q,176230
TX_1_obuf/U_IOTRI:D,
TX_1_obuf/U_IOTRI:DOUT,
TX_1_obuf/U_IOTRI:EOUT,
Data_Block_0/Test_Generator_0/Test_Data_2[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_2[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_2[8]:Q,2090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:B,2721
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:C,769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:CC,995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:P,769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:S,995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8P6IC[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:CLK,1649
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:D,1875
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:Q,1649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]:CLK,620
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]:Q,620
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]:A,1787
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]:B,1990
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]:C,43
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]:D,1588
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]:Y,43
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:A,175458
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:B,173702
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:C,175361
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:D,175262
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:Y,173702
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:A,-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:B,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:P,-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_26:Y3A,588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:Y,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:Y,3169
UART_Protocol_1/UART_RX_Protocol_0/STX_Detect:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/STX_Detect:CLK,173833
UART_Protocol_1/UART_RX_Protocol_0/STX_Detect:D,173702
UART_Protocol_1/UART_RX_Protocol_0/STX_Detect:Q,173833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_26:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:C,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]:Y,140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:D,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:Q,175482
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31:A,3216
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31:B,3179
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31:C,2217
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31:D,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31:Y,-1334
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:C,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:Y,172389
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:C,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:Y,408
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]:Q,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:B,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:CC,-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:P,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:S,-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI2HG86[14]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]:Y,405
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:CLK,173147
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:D,172998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:Q,173147
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:B,2730
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:C,723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:CC,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:P,723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:S,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[11]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:A,-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:B,957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:CC,-111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:P,-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:S,-111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3A,957
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:CLK,249
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:D,213
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:Q,249
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]:C,1263
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]:Y,1263
Controler_0/Command_Decoder_0/counter_cry[28]:B,2774
Controler_0/Command_Decoder_0/counter_cry[28]:CC,2514
Controler_0/Command_Decoder_0/counter_cry[28]:P,2774
Controler_0/Command_Decoder_0/counter_cry[28]:S,2514
Controler_0/Command_Decoder_0/counter_cry[28]:Y3,
Controler_0/Command_Decoder_0/counter_cry[28]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:B,42
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:C,175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPB,42
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPC,175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:A,171641
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:B,171384
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:C,171268
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:D,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:Y,171195
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]:Y,407
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:Y,175158
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0:A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:A,173710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:Y,173710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:D,1944
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]:Q,2328
UART_Protocol_0/mko_0/counter[1]:ALn,175093
UART_Protocol_0/mko_0/counter[1]:CLK,172232
UART_Protocol_0/mko_0/counter[1]:D,169987
UART_Protocol_0/mko_0/counter[1]:Q,172232
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:D,976
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:B,175328
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:C,173383
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:CC,172952
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:S,172952
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3A,
Data_Block_0/FIFOs_Reader_0/state_reg[4]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[4]:CLK,1091
Data_Block_0/FIFOs_Reader_0/state_reg[4]:D,2233
Data_Block_0/FIFOs_Reader_0/state_reg[4]:Q,1091
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]:A,-6
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]:B,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]:C,-1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]:Y,-1847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:D,1257
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:A,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:B,544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:P,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_17:Y3A,621
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:CLK,173805
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]:Q,173805
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18:A,-1033
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18:B,-1077
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18:C,-1126
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18:D,-1232
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18:Y,-1232
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:CLK,695
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:Q,695
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:A,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:B,124
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:CC,-1522
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:P,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:S,-1522
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3A,189
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_17:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:CLK,175124
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:D,174917
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:Q,175124
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[1]:Y,175202
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid:A,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid:B,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid:Y,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]:CLK,469
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]:Q,469
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]:Y,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:CLK,171301
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:D,175104
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:Q,171301
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:A,2366
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:B,2322
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:C,2273
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:D,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:Y,2211
UART_Protocol_0/mko_0/counter_5_cry_21_0:A,169849
UART_Protocol_0/mko_0/counter_5_cry_21_0:B,171491
UART_Protocol_0/mko_0/counter_5_cry_21_0:C,175013
UART_Protocol_0/mko_0/counter_5_cry_21_0:CC,169632
UART_Protocol_0/mko_0/counter_5_cry_21_0:P,169849
UART_Protocol_0/mko_0/counter_5_cry_21_0:S,169632
UART_Protocol_0/mko_0/counter_5_cry_21_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_21_0:Y3A,171491
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:CLK,173275
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:D,173511
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:Q,173275
Controler_0/ADI_SPI_0/sdio_cl_RNO:A,3015
Controler_0/ADI_SPI_0/sdio_cl_RNO:B,3179
Controler_0/ADI_SPI_0/sdio_cl_RNO:C,1563
Controler_0/ADI_SPI_0/sdio_cl_RNO:D,1439
Controler_0/ADI_SPI_0/sdio_cl_RNO:Y,1439
UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:CLK,171183
UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:D,173609
UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]:Q,171183
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:C,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:Y,172400
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:CLK,-758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:D,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:Q,-758
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:Y,175158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:Q,3970
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]:CLK,175088
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]:Q,175088
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_4:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:B,2789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:C,840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:CC,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:P,840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:S,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7QPK1[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]:D,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]:Q,2328
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:D,172661
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:D,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:Q,175482
UART_Protocol_0/UART_RX_Protocol_0/counter[23]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[23]:CLK,173626
UART_Protocol_0/UART_RX_Protocol_0/counter[23]:D,174796
UART_Protocol_0/UART_RX_Protocol_0/counter[23]:Q,173626
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]:A,-25
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]:B,2437
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]:C,-141
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]:D,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]:Y,-153
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_10:Y,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:A,174610
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:B,175423
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:Y,174610
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:A,173773
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:B,173729
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:C,173686
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:D,173574
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4:Y,173574
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]:A,1483
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]:B,1439
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]:C,1390
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]:D,1284
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]:Y,1284
UART_Protocol_1/UART_TX_Protocol_0/state_reg[7]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[7]:CLK,173735
UART_Protocol_1/UART_TX_Protocol_0/state_reg[7]:D,175947
UART_Protocol_1/UART_TX_Protocol_0/state_reg[7]:Q,173735
Controler_0/Command_Decoder_0/counter[5]:ALn,1695
Controler_0/Command_Decoder_0/counter[5]:CLK,-1135
Controler_0/Command_Decoder_0/counter[5]:D,2687
Controler_0/Command_Decoder_0/counter[5]:Q,-1135
Controler_0/ADI_SPI_0/un1_counter_cry_4:B,2743
Controler_0/ADI_SPI_0/un1_counter_cry_4:CC,2715
Controler_0/ADI_SPI_0/un1_counter_cry_4:P,2743
Controler_0/ADI_SPI_0/un1_counter_cry_4:S,2715
Controler_0/ADI_SPI_0/un1_counter_cry_4:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_4:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:A,174425
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:B,174379
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4:Y,174379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:B,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:C,-1037
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:P,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:Y,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]:A,780
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]:B,676
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]:C,663
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]:D,581
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]:Y,581
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:CLK,2032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:D,1843
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:Q,2032
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]:CLK,174992
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]:Q,174992
Data_Block_0/Test_Generator_0/Test_Data_3[0]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[0]:CLK,1931
Data_Block_0/Test_Generator_0/Test_Data_3[0]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_3[0]:Q,1931
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]:CLK,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]:D,87
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]:EN,1894
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]:Q,3222
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_8:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_3:Y3A,
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[0],2696
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[10],2566
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[11],2536
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[1],2650
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[2],2616
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[3],2669
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[4],2618
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[5],2589
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[6],2645
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[7],2597
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[8],2563
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CC[9],2620
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CI,2485
Controler_0/Command_Decoder_0/counter_s_847_CC_1:CO,2485
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[0],2648
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[10],2745
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[11],2793
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[1],2589
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[2],2666
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[3],2722
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[4],2662
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[5],2732
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[6],2710
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[7],2679
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[8],2733
Controler_0/Command_Decoder_0/counter_s_847_CC_1:P[9],2777
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[10],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[11],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[8],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3A[9],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[10],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[11],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[8],
Controler_0/Command_Decoder_0/counter_s_847_CC_1:Y3[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:D,173514
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:Q,176230
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]:Y,-1192
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]:Q,175379
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:A,173026
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:B,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:Y,172995
Controler_0/Answer_Encoder_0/cmd_status_comm[0]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_comm[0]:CLK,2781
Controler_0/Answer_Encoder_0/cmd_status_comm[0]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_comm[0]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_comm[0]:Q,2781
UART_Protocol_0/UART_RX_Protocol_0/state_reg[10]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[10]:CLK,170367
UART_Protocol_0/UART_RX_Protocol_0/state_reg[10]:D,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg[10]:Q,170367
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_7:B,1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_7:IPB,1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_7:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:B,175032
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:C,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPB,175032
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPC,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPD,
Controler_0/System_Controler_0/read_data_frame_1[0]:ALn,2833
Controler_0/System_Controler_0/read_data_frame_1[0]:CLK,702
Controler_0/System_Controler_0/read_data_frame_1[0]:D,2047
Controler_0/System_Controler_0/read_data_frame_1[0]:EN,3830
Controler_0/System_Controler_0/read_data_frame_1[0]:Q,702
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]:A,1992
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]:B,1958
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]:C,1656
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]:D,1616
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]:Y,1616
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D,176218
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:CLK,-565
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:D,2715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:Q,-565
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0]:A,175428
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0]:B,175421
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0]:Y,175421
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CC[0],641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CC[1],595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CC[2],561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CC[3],614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CC[4],563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:CI,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:P[0],723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:P[1],660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:P[2],753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:P[3],917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:P[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:D,2107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:CLK,172406
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:D,174936
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:Q,172406
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:C,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]:Y,329
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:B,1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:P,1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:D,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:Q,175445
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:CLK,1732
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:D,745
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:Q,1732
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:B,24
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:C,175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPB,24
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPC,175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_BLK_EN[0],2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_BLK_EN[1],1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_CLK,-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:A_DOUT[0],-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_BLK_EN[0],2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_BLK_EN[1],1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/INST_RAM1K20_IP:ECC_EN,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_8:B,1977
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_8:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_8:P,1977
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_8:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_8:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[28]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[28]:CLK,173774
UART_Protocol_1/UART_RX_Protocol_0/counter[28]:D,174774
UART_Protocol_1/UART_RX_Protocol_0/counter[28]:Q,173774
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:D,173517
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]:Q,2437
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:A,-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:B,24
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:CC,-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:P,-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:S,-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3A,111
Controler_0/ADI_SPI_0/counter[5]:ALn,2833
Controler_0/ADI_SPI_0/counter[5]:CLK,1610
Controler_0/ADI_SPI_0/counter[5]:D,2687
Controler_0/ADI_SPI_0/counter[5]:Q,1610
Controler_0/ADI_SPI_0/data_counter[6]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[6]:CLK,-267
Controler_0/ADI_SPI_0/data_counter[6]:D,-1073
Controler_0/ADI_SPI_0/data_counter[6]:EN,2768
Controler_0/ADI_SPI_0/data_counter[6]:Q,-267
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]:A,175440
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]:B,175427
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]:C,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]:D,175244
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]:Y,174552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:CLK,174964
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:D,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:Q,174964
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[10],2669
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[11],2639
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[1],2967
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[2],2934
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[3],2766
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[4],2715
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[5],2687
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[6],2746
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[7],2700
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[8],2665
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CC[9],2722
Controler_0/Command_Decoder_0/counter_s_847_CC_0:CO,2485
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[0],2538
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[10],2641
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[11],2689
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[1],2485
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[2],2562
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[3],2618
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[4],2558
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[5],2628
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[6],2606
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[7],2575
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[8],2629
Controler_0/Command_Decoder_0/counter_s_847_CC_0:P[9],2673
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[10],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[11],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[8],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3A[9],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[0],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[10],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[11],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[1],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[2],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[3],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[4],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[5],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[6],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[7],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[8],
Controler_0/Command_Decoder_0/counter_s_847_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20:A,709
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20:B,665
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20:C,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20:D,510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20:Y,510
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO:A,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO:Y,1889
Controler_0/Command_Decoder_0/counter_cry[4]:B,2558
Controler_0/Command_Decoder_0/counter_cry[4]:CC,2715
Controler_0/Command_Decoder_0/counter_cry[4]:P,2558
Controler_0/Command_Decoder_0/counter_cry[4]:S,2715
Controler_0/Command_Decoder_0/counter_cry[4]:Y3,
Controler_0/Command_Decoder_0/counter_cry[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:B,44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:C,175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPB,44
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPC,175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:A,1450
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:Y,1450
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:Q,
Data_Block_0/FIFOs_Reader_0/state_reg[0]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[0]:CLK,2431
Data_Block_0/FIFOs_Reader_0/state_reg[0]:D,3970
Data_Block_0/FIFOs_Reader_0/state_reg[0]:Q,2431
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:CLK,173469
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:D,173146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:Q,173469
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:C,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]:Y,172589
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]:Y,-386
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:B,175077
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:CC,173210
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:P,175077
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:S,173210
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIO4SF4[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:B,171647
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:CC,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:P,171647
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:S,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIQFV31[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:CLK,174993
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:D,174458
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:Q,174993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:D,2105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:Q,2328
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:B,2613
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:C,-1234
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:CC,-1078
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:P,-1234
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:S,-1078
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIAV3814[11]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:CLK,173169
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:D,174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]:Q,173169
Controler_0/Command_Decoder_0/counter_cry[29]:B,2836
Controler_0/Command_Decoder_0/counter_cry[29]:CC,2485
Controler_0/Command_Decoder_0/counter_cry[29]:P,2836
Controler_0/Command_Decoder_0/counter_cry[29]:S,2485
Controler_0/Command_Decoder_0/counter_cry[29]:Y3,
Controler_0/Command_Decoder_0/counter_cry[29]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:Q,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:A,175464
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:B,175433
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:C,174519
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:D,175316
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:Y,174519
Controler_0/Answer_Encoder_0/cmd_ID[0]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[0]:CLK,-190
Controler_0/Answer_Encoder_0/cmd_ID[0]:D,3928
Controler_0/Answer_Encoder_0/cmd_ID[0]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[0]:Q,-190
Controler_0/Answer_Encoder_0/cmd_ID[0]:SLn,3072
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:A,174414
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:B,174477
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:Y,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:A,175461
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:B,175405
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:C,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2:Y,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:CLK,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:Q,172950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:A,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:B,172966
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:C,172079
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:D,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:Y,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:B,174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:CC,175227
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:P,174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:S,175227
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]:A,1845
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]:B,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]:C,-160
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]:D,1646
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]:Y,-160
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]:Q,175379
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_15:B,2172
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_15:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_15:P,2172
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_15:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_15:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]:A,-147
Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]:B,654
Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]:C,-200
Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]:Y,-200
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:B,2933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:C,3014
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:CC,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:P,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:S,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNO[16]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:A,-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:B,280
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:CC,-1776
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:P,-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:S,-1776
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3A,327
UART_Protocol_1/mko_0/counter_5_cry_4:B,169594
UART_Protocol_1/mko_0/counter_5_cry_4:C,169573
UART_Protocol_1/mko_0/counter_5_cry_4:CC,169727
UART_Protocol_1/mko_0/counter_5_cry_4:P,169573
UART_Protocol_1/mko_0/counter_5_cry_4:S,169727
UART_Protocol_1/mko_0/counter_5_cry_4:Y3,
UART_Protocol_1/mko_0/counter_5_cry_4:Y3A,169659
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:B,-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPB,-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_17:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:CLK,2211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:D,2708
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:Q,2211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:B,2789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:C,840
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:CC,710
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:P,840
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:S,710
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIB6RHN[4]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:B,2943
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:C,991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:CC,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:P,991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:S,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI8DKAO[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:D,174367
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:Q,174588
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:CLK,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:D,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:Q,716
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:D,174457
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]:Q,176230
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]:D,1927
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]:Q,3185
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK,173757
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:Q,173757
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:Y,3169
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:Q,175439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:CLK,531
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:Q,531
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:CLK,-143
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:D,1753
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:Q,-143
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]:A,1030
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]:B,986
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]:C,937
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]:D,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]:Y,831
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2]:A,175288
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2]:B,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2]:C,175203
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2]:Y,175163
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:D,2018
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]:D,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]:Q,2468
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:C,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:Y,401
Controler_0/Answer_Encoder_0/cmd_ID[4]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[4]:CLK,-345
Controler_0/Answer_Encoder_0/cmd_ID[4]:D,3922
Controler_0/Answer_Encoder_0/cmd_ID[4]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[4]:Q,-345
Controler_0/Answer_Encoder_0/cmd_ID[4]:SLn,3072
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10]:A,174890
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10]:B,175118
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10]:Y,174890
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:A,171627
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:B,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:CC,171578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:P,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:S,171578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIFLEV1[1]:Y3A,171644
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8]:A,173287
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8]:B,173250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8]:Y,173250
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:CLK,761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:D,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:Q,761
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]:A,-1236
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]:B,-1279
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]:C,-1327
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]:D,-1431
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]:Y,-1431
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:C,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]:Y,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:C,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]:Y,318
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:CLK,606
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:D,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]:Q,606
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_8:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:CLK,843
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:D,789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:Q,843
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_CLK_GATING_AND2:A,
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_CLK_GATING_AND2:B,
Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_CLK_GATING_AND2:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:D,1176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:Q,3222
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:CLK,3964
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:Q,3964
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:A,174498
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:B,173793
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:C,175355
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:Y,173793
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]:A,3192
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]:Y,-171
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:B,173669
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:C,175373
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:D,175280
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:Y,173669
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]:D,1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]:Y,-1007
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:B,2743
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:C,-1091
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:CC,-1320
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:P,-1091
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:S,-1320
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI9G4PIA[27]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:B,-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:C,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPB,-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPC,175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:A,172227
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:B,172193
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:C,172126
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:D,171459
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22:Y,171459
Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]:A,2433
Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]:B,2389
Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]:C,2340
Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]:D,2234
Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]:Y,2234
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:A,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:B,2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:C,2600
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:CC,2490
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:P,2600
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:S,2490
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI3RE19[7]:Y3A,2660
Controler_0/Command_Decoder_0/un1_decode_vector6_i_1:A,2397
Controler_0/Command_Decoder_0/un1_decode_vector6_i_1:B,2346
Controler_0/Command_Decoder_0/un1_decode_vector6_i_1:C,2292
Controler_0/Command_Decoder_0/un1_decode_vector6_i_1:D,2198
Controler_0/Command_Decoder_0/un1_decode_vector6_i_1:Y,2198
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:A,174596
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:B,174571
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:C,174493
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1]:Y,174493
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:A,-1054
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:B,983
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:C,869
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:Y,-1054
UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK,169759
UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:D,175391
UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:Q,169759
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:CLK,2735
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:D,1341
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:Q,2735
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:Y,175158
UART_Protocol_1/UART_TX_Protocol_0/state_reg[3]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[3]:CLK,173608
UART_Protocol_1/UART_TX_Protocol_0/state_reg[3]:D,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg[3]:Q,173608
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:D,173247
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:D,1091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:A,173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:B,175214
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:P,173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3A,175238
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:CLK,2395
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:D,2329
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:Q,2395
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]:CLK,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]:D,2967
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]:Q,2665
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[0],174852
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[1],174806
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[2],174772
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[3],174825
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[4],174774
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[5],174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[6],174801
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CC[7],174753
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:CI,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[0],175009
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[1],174947
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[2],175028
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[3],175089
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[4],175034
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[5],175096
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[6],175232
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:P[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3A[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]:CLK,-979
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]:Q,-979
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:CLK,172843
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:D,173708
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:EN,175242
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:Q,172843
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:A,171540
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:B,171502
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:CC,173108
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:P,171502
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:S,173108
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO49F1[0]:Y3A,171575
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:D,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:Q,175482
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:A,175479
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:B,174643
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:C,174555
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:D,173747
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]:Y,173747
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:B,174988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:C,173016
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:CC,173100
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:P,173016
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:S,173100
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNITH95V[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:C,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:Y,172672
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]:CLK,-854
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]:D,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]:Q,-854
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_27:IPD,
Controler_0/Command_Decoder_0/AE_CMD_Data[5]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[5]:CLK,2123
Controler_0/Command_Decoder_0/AE_CMD_Data[5]:D,1171
Controler_0/Command_Decoder_0/AE_CMD_Data[5]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[5]:Q,2123
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:B,175053
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:CC,174796
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:P,175053
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:S,174796
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[23]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:CLK,173543
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:D,175250
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:EN,175182
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:Q,173543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]:D,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]:Q,2431
Controler_0/Command_Decoder_0/counter_cry[10]:B,2641
Controler_0/Command_Decoder_0/counter_cry[10]:CC,2669
Controler_0/Command_Decoder_0/counter_cry[10]:P,2641
Controler_0/Command_Decoder_0/counter_cry[10]:S,2669
Controler_0/Command_Decoder_0/counter_cry[10]:Y3,
Controler_0/Command_Decoder_0/counter_cry[10]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]:D,940
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]:EN,2805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:CLK,-720
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:D,3213
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:Q,-720
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:D,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:B,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPB,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:D,173412
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:Q,175482
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:A,173692
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:B,174495
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:Y,173692
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:CLK,743
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:Q,743
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:A,172835
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:B,172791
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:CC,172206
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:P,172791
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:S,172206
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIOI556[9]:Y3A,172841
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:B,173909
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:CC,172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:P,173909
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:S,172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBS3C1[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:CLK,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:D,3958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:EN,1735
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set:Q,2138
Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0:A,2471
Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0:B,2434
Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0:C,2368
Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0:D,2323
Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0:Y,2323
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:CLK,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:D,173914
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:EN,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:Q,171204
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_BLK_EN[0],2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_BLK_EN[1],2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_CLK,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:A_DOUT[0],-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_BLK_EN[0],2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_BLK_EN[1],2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/INST_RAM1K20_IP:ECC_EN,
Controler_0/ADI_SPI_0/wr_addr_buffer[11]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[11]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[11]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[11]:Q,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:B,1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:CC,982
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:P,1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:S,982
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_12:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:C,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:Y,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:C,172670
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:Y,172670
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:A,3000
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:B,2838
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:C,2778
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:CC,2308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:D,2666
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:P,2666
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:S,2308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIL291A[15]:Y3A,2755
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:C,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:Y,390
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]:CLK,175439
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]:Q,175439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:D,1259
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:Q,3222
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]:B,3131
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]:Y,3012
UART_Protocol_0/UART_TX_Protocol_0/counter[2]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/counter[2]:CLK,174409
UART_Protocol_0/UART_TX_Protocol_0/counter[2]:D,174673
UART_Protocol_0/UART_TX_Protocol_0/counter[2]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/counter[2]:Q,174409
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]:CLK,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]:D,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]:Q,2262
Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2:A,672
Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2:B,638
Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2:C,660
Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2:Y,638
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,2111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],175773
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],175745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],175741
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],175722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],175701
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],175759
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],175775
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],175792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],175782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],175758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],173166
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],175032
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],175035
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],175014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],175030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],175028
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],175058
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],175044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],174997
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],175000
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],175082
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],174982
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],174992
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],174974
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]:A,-1071
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]:B,-1126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]:C,1477
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]:D,1390
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]:Y,-1126
UART_Protocol_0/mko_0/counter_5_cry_3_0:A,169676
UART_Protocol_0/mko_0/counter_5_cry_3_0:B,171322
UART_Protocol_0/mko_0/counter_5_cry_3_0:C,174855
UART_Protocol_0/mko_0/counter_5_cry_3_0:CC,169778
UART_Protocol_0/mko_0/counter_5_cry_3_0:P,169676
UART_Protocol_0/mko_0/counter_5_cry_3_0:S,169778
UART_Protocol_0/mko_0/counter_5_cry_3_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_3_0:Y3A,171331
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:C,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]:Y,172389
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]:A,2030
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]:B,1996
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]:C,1694
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]:D,1654
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]:Y,1654
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_6:Y3A,
Controler_0/ADI_SPI_0/tx_data_buffer[7]:CLK,3222
Controler_0/ADI_SPI_0/tx_data_buffer[7]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[7]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[7]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:CLK,-680
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:D,1450
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:Q,-680
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]:A,2014
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]:B,1980
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]:C,1678
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]:D,1638
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]:Y,1638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:CLK,174625
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:D,174219
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:EN,174082
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:Q,174625
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_26:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:D,1237
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:CLK,-143
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:D,1753
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:Q,-143
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2:A,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2:B,3040
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2:C,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2:Y,-760
Controler_0/Command_Decoder_0/cmd_ID[4]:ALn,2833
Controler_0/Command_Decoder_0/cmd_ID[4]:CLK,1575
Controler_0/Command_Decoder_0/cmd_ID[4]:D,1163
Controler_0/Command_Decoder_0/cmd_ID[4]:EN,3598
Controler_0/Command_Decoder_0/cmd_ID[4]:Q,1575
Data_Block_0/Test_Generator_0/Test_Data_6[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_6[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_6[4]:Q,2004
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:C,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:Y,129
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:B,-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:C,175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPB,-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPC,175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_17:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[7]:Y,175202
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:D,174363
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:Q,174588
UART_Protocol_0/mko_0/counter_5_cry_14_0:A,169731
UART_Protocol_0/mko_0/counter_5_cry_14_0:B,171377
UART_Protocol_0/mko_0/counter_5_cry_14_0:C,174901
UART_Protocol_0/mko_0/counter_5_cry_14_0:CC,169628
UART_Protocol_0/mko_0/counter_5_cry_14_0:P,169731
UART_Protocol_0/mko_0/counter_5_cry_14_0:S,169628
UART_Protocol_0/mko_0/counter_5_cry_14_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_14_0:Y3A,171439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:A,173863
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:B,173807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:C,173759
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:D,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:Y,173708
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:CLK,174198
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:D,174095
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:Q,174198
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:B,2743
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:CC,2715
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:P,2743
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:S,2715
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[4]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8]:A,175420
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8]:B,175439
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8]:Y,175420
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:A,-111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:B,-194
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:C,-1081
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:D,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:Y,-1965
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:B,2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:C,817
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:CC,789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:P,817
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:S,789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI8BMIF[2]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid:CLK,1140
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid:D,2022
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid:EN,1146
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid:Q,1140
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_1:B,1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_1:IPB,1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_1:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_1:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:A,1546
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:B,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:C,1455
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:D,1363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:Y,552
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid:CLK,1208
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid:D,2897
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid:EN,2015
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid:Q,1208
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17:A,-1067
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17:B,-1111
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17:C,-1160
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17:D,-1266
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17:Y,-1266
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_9:B,1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_9:IPB,1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_9:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_9:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_31:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]:D,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_17:IPD,
Controler_0/System_Controler_0/state_reg[0]:ALn,2833
Controler_0/System_Controler_0/state_reg[0]:CLK,3119
Controler_0/System_Controler_0/state_reg[0]:D,3173
Controler_0/System_Controler_0/state_reg[0]:Q,3119
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:CLK,173101
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:D,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]:Q,173101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:B,146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:CC,-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:P,179
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:S,-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI37UN[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:B,-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPB,-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_a2_i_i_a2_i_i_a3[4]:A,3210
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_a2_i_i_a2_i_i_a3[4]:B,3127
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_a2_i_i_a2_i_i_a3[4]:Y,3127
Controler_0/Command_Decoder_0/counter[0]:ALn,1695
Controler_0/Command_Decoder_0/counter[0]:CLK,-1276
Controler_0/Command_Decoder_0/counter[0]:D,3213
Controler_0/Command_Decoder_0/counter[0]:Q,-1276
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1:A,173328
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1:B,173313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1:C,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1:D,173162
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIUR6I1:Y,173038
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]:A,175470
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]:B,175417
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]:C,173687
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]:D,173609
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]:Y,173609
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]:Q,175379
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237:B,2709
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237:CC,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237:P,2709
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_237:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:CLK,173943
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:D,172952
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:Q,173943
Controler_0/ADI_SPI_0/sdio_cl:ALn,2833
Controler_0/ADI_SPI_0/sdio_cl:CLK,3179
Controler_0/ADI_SPI_0/sdio_cl:D,1439
Controler_0/ADI_SPI_0/sdio_cl:Q,3179
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]:CLK,693
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]:D,94
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]:Q,693
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]:SLn,1056
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:CLK,175124
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:D,174917
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1:Q,175124
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:Q,176230
Controler_0/Command_Decoder_0/counter[22]:ALn,1695
Controler_0/Command_Decoder_0/counter[22]:CLK,2320
Controler_0/Command_Decoder_0/counter[22]:D,2566
Controler_0/Command_Decoder_0/counter[22]:Q,2320
UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]:CLK,174269
UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]:D,175367
UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]:Q,174269
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:Q,
Controler_0/Command_Decoder_0/counter[17]:ALn,1695
Controler_0/Command_Decoder_0/counter[17]:CLK,-146
Controler_0/Command_Decoder_0/counter[17]:D,2589
Controler_0/Command_Decoder_0/counter[17]:Q,-146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:A,1180
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO:Y,1180
UART_Protocol_1/mko_0/counter_5_cry_6_0:A,169664
UART_Protocol_1/mko_0/counter_5_cry_6_0:B,171310
UART_Protocol_1/mko_0/counter_5_cry_6_0:C,174841
UART_Protocol_1/mko_0/counter_5_cry_6_0:CC,169758
UART_Protocol_1/mko_0/counter_5_cry_6_0:P,169664
UART_Protocol_1/mko_0/counter_5_cry_6_0:S,169758
UART_Protocol_1/mko_0/counter_5_cry_6_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_6_0:Y3A,171310
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:D,174100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:C,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:Y,172665
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]:CLK,630
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]:Q,630
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29:A,510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29:B,470
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29:C,409
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29:D,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29:Y,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:A,-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:B,601
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:P,-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_27:Y3A,628
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:C,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]:Y,412
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:D,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]:Q,175445
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]:C,1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]:Y,1258
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9:Q,3970
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:A,1996
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:B,1994
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:P,1994
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0:Y3A,2009
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:D,173434
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:Q,175482
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_29:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_29:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_29:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:D,172663
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:Q,175482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0:A,1071
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0:B,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0:C,928
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0:D,923
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0:Y,138
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]:D,1958
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]:Q,3185
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:B,175215
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:CC,173197
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:P,175215
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:S,173197
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI25UI6[11]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13]:Y,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:B,1843
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:CC,-8
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:P,1843
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:S,-8
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_6:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]:Q,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:CLK,174620
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:Q,174620
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:A,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:B,1775
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:C,1726
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:CC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:D,835
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:P,970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:Y,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:CLK,173780
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]:Q,173780
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D,176218
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:Q,
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]:CLK,173834
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]:Q,173834
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]:Y,175158
Controler_0/ADI_SPI_0/sdio_1:ALn,2833
Controler_0/ADI_SPI_0/sdio_1:CLK,2365
Controler_0/ADI_SPI_0/sdio_1:D,686
Controler_0/ADI_SPI_0/sdio_1:EN,2100
Controler_0/ADI_SPI_0/sdio_1:Q,2365
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]:CLK,175032
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]:Q,175032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:B,64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:C,174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPB,64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPC,174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_1/UART_RX_Protocol_0/state_reg[9]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[9]:CLK,169715
UART_Protocol_1/UART_RX_Protocol_0/state_reg[9]:D,175391
UART_Protocol_1/UART_RX_Protocol_0/state_reg[9]:Q,169715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_24:A,2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_24:Y,2684
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:B,172176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:C,173500
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:CC,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:S,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_s_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]:CLK,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]:D,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]:Q,1543
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]:CLK,805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]:D,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]:Q,805
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:CLK,843
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:D,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:Q,843
UART_Protocol_1/UART_RX_Protocol_0/state_reg[4]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[4]:CLK,170360
UART_Protocol_1/UART_RX_Protocol_0/state_reg[4]:D,173639
UART_Protocol_1/UART_RX_Protocol_0/state_reg[4]:Q,170360
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]:CLK,175091
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]:Q,175091
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:B,174993
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:CC,174823
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:P,174993
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:S,174823
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[20]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]:CLK,1843
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]:Q,1843
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:A,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:B,549
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:P,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_11:Y3A,619
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy:B,2592
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy:CC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy:P,2592
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:B,174997
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:C,2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPB,174997
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPC,2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:A,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:B,175421
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:C,174472
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:Y,174472
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:CLK,173840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:D,174150
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:Q,173840
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:B,56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:C,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPB,56
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPC,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:B,2757
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:C,792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:CC,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:P,792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:S,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI2KSUG[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:B,1067
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:CC,973
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:P,1067
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:S,973
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_5:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]:Y,175158
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:B,146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:CC,-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:P,179
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:S,-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO9F82[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:CLK,173909
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:D,174072
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]:Q,173909
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:B,175020
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:C,173057
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:CC,173019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:P,173057
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:S,173019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIB7SNH[6]:Y3A,
Controler_0/Answer_Encoder_0/cmd_ID[1]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[1]:CLK,-173
Controler_0/Answer_Encoder_0/cmd_ID[1]:D,3916
Controler_0/Answer_Encoder_0/cmd_ID[1]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[1]:Q,-173
Controler_0/Answer_Encoder_0/cmd_ID[1]:SLn,3072
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:A,173748
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:B,172853
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:C,175356
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:D,175238
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:Y,172853
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:A,174516
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:Y,174516
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8]:Y,-1192
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:Q,175379
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:CLK,174430
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]:Q,174430
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]:CLK,2816
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]:D,2746
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]:Q,2816
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:CLK,173735
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:Q,173735
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]:CLK,173795
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]:D,176212
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]:Q,173795
UART_Protocol_1/mko_0/counter_5_cry_10_0:A,169696
UART_Protocol_1/mko_0/counter_5_cry_10_0:B,171342
UART_Protocol_1/mko_0/counter_5_cry_10_0:C,174875
UART_Protocol_1/mko_0/counter_5_cry_10_0:CC,169681
UART_Protocol_1/mko_0/counter_5_cry_10_0:P,169696
UART_Protocol_1/mko_0/counter_5_cry_10_0:S,169681
UART_Protocol_1/mko_0/counter_5_cry_10_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_10_0:Y3A,171392
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:A,2734
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:B,2572
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:C,2512
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:CC,2436
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:D,2400
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:P,2400
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:S,2436
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIEN1P3[5]:Y3A,2421
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:B,174926
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:CC,174876
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:P,174926
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:S,174876
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[14]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:D,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:Q,175482
UART_Protocol_1/UART_RX_Protocol_0/counter[1]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[1]:CLK,171115
UART_Protocol_1/UART_RX_Protocol_0/counter[1]:D,175227
UART_Protocol_1/UART_RX_Protocol_0/counter[1]:Q,171115
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect:CLK,173772
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect:D,173650
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect:Q,173772
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]:A,2088
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]:B,2054
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]:C,1752
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]:D,1712
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]:Y,1712
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:B,174994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPB,174994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o2:A,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o2:B,2005
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o2:Y,-1195
Controler_0/ADI_SPI_0/addr_counter[16]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[16]:CLK,-313
Controler_0/ADI_SPI_0/addr_counter[16]:D,-1245
Controler_0/ADI_SPI_0/addr_counter[16]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[16]:Q,-313
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:A,-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:B,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:P,-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_31:Y3A,783
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]:D,2110
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]:Q,3185
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:A,-720
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:B,-758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:CC,792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:P,-758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:S,792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EL1[0]:Y3A,-685
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:D,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]:CLK,679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]:D,84
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]:Q,679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]:SLn,1056
Controler_0/ADI_SPI_0/divider_enable:ALn,2833
Controler_0/ADI_SPI_0/divider_enable:CLK,-357
Controler_0/ADI_SPI_0/divider_enable:D,2155
Controler_0/ADI_SPI_0/divider_enable:Q,-357
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:B,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:CC,-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:P,645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:S,-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEPER4[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:D,3175
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:Q,
Controler_0/Answer_Encoder_0/periph_data_buffer[7]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[7]:CLK,2765
Controler_0/Answer_Encoder_0/periph_data_buffer[7]:D,-186
Controler_0/Answer_Encoder_0/periph_data_buffer[7]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[7]:Q,2765
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:C,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:Y,310
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[0]:A,1548
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[0]:B,1528
Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[0]:Y,1528
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]:C,1111
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]:Y,1111
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:C,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]:Y,172389
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:B,2459
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:C,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:CC,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:P,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:S,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[0]:Y3A,
Controler_0/ADI_SPI_0/tx_data_buffer[1]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[1]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[1]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[1]:Q,3119
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]:C,1243
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]:Y,1243
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i:A,3015
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i:B,2370
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i:C,3114
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i:Y,2370
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:B,2738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:CC,2700
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:P,2738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:S,2700
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:A,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:B,173773
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:C,173743
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:D,173698
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:Y,172950
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2[5]:A,2397
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2[5]:B,2295
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2[5]:Y,2295
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3:A,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3:B,2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3:Y,372
Controler_0/ADI_SPI_0/rx_data_frame[4]:CLK,2371
Controler_0/ADI_SPI_0/rx_data_frame[4]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[4]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[4]:Q,2371
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:CLK,2237
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:D,2662
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]:Q,2237
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:A,174496
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:B,174499
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:C,173509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:D,173476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:Y,173476
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]:CLK,683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]:D,53
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]:Q,683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]:SLn,1056
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:Q,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:B,2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:CC,2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:P,2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:S,2665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:D,1927
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:Q,2328
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:A,173810
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:B,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:C,173731
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:D,173619
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:Y,172995
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]:D,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]:Q,2328
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:Y,175158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:CLK,1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:D,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:Q,1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:D,1074
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]:A,-349
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]:B,-353
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]:C,-1126
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]:D,-1117
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]:Y,-1126
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:D,173351
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:B,2631
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:C,2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:CC,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:P,2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:S,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[13]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[0],-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[1],-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[2],-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[3],-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[4],-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[5],-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[6],-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[7],-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CC[8],-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:CI,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[0],804
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[1],742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[2],824
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[3],984
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[4],951
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[5],1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[6],1221
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[7],1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:P[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2:Y3[8],
Controler_0/ADI_SPI_0/addr_counter[25]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[25]:CLK,-1266
Controler_0/ADI_SPI_0/addr_counter[25]:D,-1322
Controler_0/ADI_SPI_0/addr_counter[25]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[25]:Q,-1266
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:C,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:Y,412
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:CLK,173717
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:D,174292
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:Q,173717
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]:A,1982
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]:B,1948
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]:C,1646
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]:D,1606
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]:Y,1606
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:Y,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:A,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:B,174051
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:C,173963
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:Y,173038
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:CLK,173940
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:D,174118
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:Q,173940
Controler_0/Command_Decoder_0/AE_CMD_Data[3]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[3]:CLK,1538
Controler_0/Command_Decoder_0/AE_CMD_Data[3]:D,1080
Controler_0/Command_Decoder_0/AE_CMD_Data[3]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[3]:Q,1538
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:B,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:C,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:CC,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:P,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:S,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[12]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:Q,176230
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]:A,173641
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]:B,174507
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]:C,175361
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]:D,175269
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]:Y,173641
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12]:A,175420
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12]:B,175427
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12]:C,175321
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12]:Y,175321
UART_Protocol_0/UART_RX_Protocol_0/counter[7]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[7]:CLK,171160
UART_Protocol_0/UART_RX_Protocol_0/counter[7]:D,174960
UART_Protocol_0/UART_RX_Protocol_0/counter[7]:Q,171160
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:B,2987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:C,2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:CC,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:P,2538
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:S,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[30]:Y3A,
Controler_0/ADI_SPI_0/data_counter[17]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[17]:CLK,-1138
Controler_0/ADI_SPI_0/data_counter[17]:D,-1127
Controler_0/ADI_SPI_0/data_counter[17]:EN,2768
Controler_0/ADI_SPI_0/data_counter[17]:Q,-1138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:B,-1036
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:CC,-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:P,-1036
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:S,-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF6BH[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:CLK,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:D,2256
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]:Q,-677
Data_Block_0/Test_Generator_0/Test_Data_7[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_7[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_7[11]:Q,2150
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]:CLK,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]:D,2005
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]:Q,1979
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:A,2359
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:B,2277
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:C,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:D,2140
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO:Y,2140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:B,2757
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:C,792
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:CC,769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:P,792
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:S,769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDF67[5]:Y3A,
Controler_0/ADI_SPI_0/un1_counter_cry_7:B,2987
Controler_0/ADI_SPI_0/un1_counter_cry_7:CC,2700
Controler_0/ADI_SPI_0/un1_counter_cry_7:P,2987
Controler_0/ADI_SPI_0/un1_counter_cry_7:S,2700
Controler_0/ADI_SPI_0/un1_counter_cry_7:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_7:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:A,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:B,172384
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:CC,171641
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:P,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:S,171641
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3A,172449
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[10],692
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[1],1899
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[2],995
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[3],789
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[4],738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[5],710
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[6],769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[7],723
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[8],688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:CC[9],745
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[0],1639
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[1],688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[2],769
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[3],817
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[4],766
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[5],840
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[6],792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[7],761
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[8],833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:P[9],991
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3A[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0:Y3[9],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
UART_Protocol_1/UART_RX_Protocol_0/counter[24]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[24]:CLK,173692
UART_Protocol_1/UART_RX_Protocol_0/counter[24]:D,174852
UART_Protocol_1/UART_RX_Protocol_0/counter[24]:Q,173692
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:B,175042
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:C,173077
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:CC,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:P,173077
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:S,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI0CLK1[2]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]:Y,-1192
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:B,2733
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:C,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:CC,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:P,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:S,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIJO8BJ[25]:Y3A,
Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]:A,2309
Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]:B,2323
Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]:C,3107
Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]:D,2016
Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]:Y,2016
Controler_0/ADI_SPI_0/un1_counter_cry_2:B,2070
Controler_0/ADI_SPI_0/un1_counter_cry_2:CC,2934
Controler_0/ADI_SPI_0/un1_counter_cry_2:P,2070
Controler_0/ADI_SPI_0/un1_counter_cry_2:S,2934
Controler_0/ADI_SPI_0/un1_counter_cry_2:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_2:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]:Q,2437
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:B,2658
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:C,653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:CC,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:P,653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:S,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[6]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:B,175082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPB,175082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:B,2767
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:C,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:CC,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:P,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:S,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[22]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:B,174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPB,174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[10],174929
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[1],175227
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[2],175194
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[3],175026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[4],174975
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[5],174947
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[6],175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[7],174960
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[8],174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:CC[9],174982
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[0],174969
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[1],174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[2],174993
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[3],175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[4],175003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[5],175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[6],175029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[7],174998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[8],175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:P[9],175215
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_10:Y,
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]:CLK,173681
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]:Q,173681
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_9:Y3A,
Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]:A,3171
Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]:B,3173
Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]:Y,3171
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:CLK,2088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:D,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:Q,2088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:D,1250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:Q,3222
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:Q,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]:D,2018
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]:Q,3185
Data_Block_0/Test_Generator_0/Test_Data_4[2]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[2]:CLK,2031
Data_Block_0/Test_Generator_0/Test_Data_4[2]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_4[2]:Q,2031
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:CLK,173376
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:D,173153
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:Q,173376
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:CLK,1342
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:D,2540
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:Q,1342
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:CLK,2032
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:D,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:Q,2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:CLK,171502
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:D,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:Q,171502
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:D,1174
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]:Q,3222
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:D,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:Q,175482
UART_Protocol_1/mko_0/counter_5_cry_11:A,169757
UART_Protocol_1/mko_0/counter_5_cry_11:B,171403
UART_Protocol_1/mko_0/counter_5_cry_11:C,174934
UART_Protocol_1/mko_0/counter_5_cry_11:CC,169651
UART_Protocol_1/mko_0/counter_5_cry_11:P,169757
UART_Protocol_1/mko_0/counter_5_cry_11:S,169651
UART_Protocol_1/mko_0/counter_5_cry_11:Y3,
UART_Protocol_1/mko_0/counter_5_cry_11:Y3A,171469
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]:CLK,321
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]:Q,321
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO:A,175461
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO:B,175421
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO:C,173650
UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO:Y,173650
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:A,173368
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:B,173324
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:C,173275
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:D,173169
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:Y,173169
Controler_0/Command_Decoder_0/counter_cry[8]:B,2629
Controler_0/Command_Decoder_0/counter_cry[8]:CC,2665
Controler_0/Command_Decoder_0/counter_cry[8]:P,2629
Controler_0/Command_Decoder_0/counter_cry[8]:S,2665
Controler_0/Command_Decoder_0/counter_cry[8]:Y3,
Controler_0/Command_Decoder_0/counter_cry[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_24:A,1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_24:Y,1933
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:A,174580
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:B,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:C,174477
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:D,174432
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20:Y,171064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:D,174372
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]:Q,174588
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]:A,1754
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]:B,1957
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]:C,14
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]:D,1555
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]:Y,14
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:B,174947
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:CC,174806
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:P,174947
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:S,174806
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[25]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:C,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]:Y,172504
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]:CLK,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]:D,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0:A,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0:B,433
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0:C,2110
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0:Y,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:B,2652
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:C,657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:CC,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:P,657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:S,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[1]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[5]:Y,175202
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2:A,3011
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2:B,2974
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2:C,2902
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2:D,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2:Y,1874
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:A,171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:B,173217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:CC,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:P,171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:S,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_6:Y3A,173217
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[10],614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[11],584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[1],1856
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[2],917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[3],711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[4],660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[5],632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[6],691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[7],645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[8],610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CC[9],667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:CO,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[0],1560
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[10],719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[11],780
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[1],561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[2],657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[3],694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[4],634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[5],724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[6],682
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[7],653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[8],720
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:P[9],754
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO:A,-173
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO:B,3044
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO:C,-346
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO:Y,-346
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:B,175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:C,175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPB,175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPC,175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:CLK,171658
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:D,174947
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:Q,171658
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:A,171262
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:B,173293
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:C,173185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:Y,171262
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]:A,175470
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]:B,175439
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]:C,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]:D,175310
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]:Y,175310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]:Y,407
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]:D,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]:Q,2431
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:A,2256
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]:Y,2256
UART_Protocol_0/UART_RX_Protocol_0/state_reg[7]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[7]:CLK,170411
UART_Protocol_0/UART_RX_Protocol_0/state_reg[7]:D,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg[7]:Q,170411
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:CLK,173091
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:D,172970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:Q,173091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:CLK,1966
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:D,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:Q,1966
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]:CLK,670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]:D,1608
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]:Q,670
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]:A,648
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]:B,-190
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]:C,2269
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]:D,2229
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]:Y,-190
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]:C,-115
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]:CLK,749
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]:D,21
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]:Q,749
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]:SLn,1056
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:Y,3169
UART_Protocol_0/mko_0/counter_5_cry_23_0:A,169879
UART_Protocol_0/mko_0/counter_5_cry_23_0:B,171525
UART_Protocol_0/mko_0/counter_5_cry_23_0:C,175048
UART_Protocol_0/mko_0/counter_5_cry_23_0:CC,169548
UART_Protocol_0/mko_0/counter_5_cry_23_0:P,169879
UART_Protocol_0/mko_0/counter_5_cry_23_0:S,169548
UART_Protocol_0/mko_0/counter_5_cry_23_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_23_0:Y3A,171576
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft:CLK,1367
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft:D,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft:EN,1887
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft:Q,1367
Data_Block_0/Test_Generator_0/Test_Data_1[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_1[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_1[4]:Q,2004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]:A,1839
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]:B,2042
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]:C,-62
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]:D,1640
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]:Y,-62
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:A,1546
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:B,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:C,1455
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:D,1363
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:Y,552
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:A,173068
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:B,173025
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:C,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:D,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:Y,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:A,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:B,175421
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:C,174472
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]:Y,174472
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]:D,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]:Q,2431
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty:CLK,1548
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty:D,2152
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty:EN,2015
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty:Q,1548
Data_Block_0/Test_Generator_0/Test_Data_3[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_3[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_3[11]:Q,2150
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:A,2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:B,2675
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:C,2601
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:CC,2512
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:P,2601
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:S,2512
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIDVUP5[4]:Y3A,2676
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:C,172661
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:Y,172661
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_1_a2_1_a2_1_a2_0:A,1267
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_1_a2_1_a2_1_a2_0:B,1215
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_1_a2_1_a2_1_a2_0:C,-464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_1_a2_1_a2_1_a2_0:Y,-464
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:CLK,-368
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:D,3101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:Q,-368
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:A,173084
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:B,173040
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:C,172991
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:D,172885
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:Y,172885
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:D,174451
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:Q,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_15:B,2738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_15:C,2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_15:IPB,2738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_15:IPC,2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:CLK,174637
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:Q,174637
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:A,175464
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:Y,175429
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3:Y3A,2287
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:CLK,171892
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:D,175361
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:Q,171892
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:B,2757
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:C,792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:CC,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:P,792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:S,769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIURNT1[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set:CLK,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set:D,3958
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set:EN,2112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set:Q,3185
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:D,2110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:Q,2328
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:A,173708
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:B,173846
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:C,175337
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:Y,173708
Controler_0/ADI_SPI_0/data_counter[21]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[21]:CLK,-1096
Controler_0/ADI_SPI_0/data_counter[21]:D,-1204
Controler_0/ADI_SPI_0/data_counter[21]:EN,2768
Controler_0/ADI_SPI_0/data_counter[21]:Q,-1096
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:A,2990
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:B,2938
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:C,2902
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:D,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:Y,206
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:D,174100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:Q,174588
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_9:B,2011
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_9:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_9:P,2011
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_9:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_9:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:B,2641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:C,634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:CC,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:P,634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:S,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:Q,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:CLK,171647
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:D,174912
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:Q,171647
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]:CLK,175262
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]:D,173574
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]:Q,175262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:B,2665
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:C,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:CC,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:P,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:S,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[24]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:C,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:Y,172672
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:A,2737
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:B,2622
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:C,2552
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:CC,2708
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:D,2455
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:P,2455
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:S,2708
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIJ9TC4[1]:Y3A,2593
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:B,-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:C,-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPB,-32
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPC,-65
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:CLK,2048
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:D,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:Q,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:A,2735
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:B,2620
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:C,2559
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:CC,2451
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:D,2453
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:P,2453
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:S,2451
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI09GI7[3]:Y3A,2584
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]:A,1992
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]:B,1958
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]:C,1656
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]:D,1616
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]:Y,1616
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_11:B,2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_11:C,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_11:IPB,2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_11:IPC,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_11:IPD,
UART_Protocol_0/UART_TX_Protocol_0/counter_n4:A,175464
UART_Protocol_0/UART_TX_Protocol_0/counter_n4:B,174632
UART_Protocol_0/UART_TX_Protocol_0/counter_n4:C,175373
UART_Protocol_0/UART_TX_Protocol_0/counter_n4:D,175274
UART_Protocol_0/UART_TX_Protocol_0/counter_n4:Y,174632
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]:CLK,1615
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]:Q,1615
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:CLK,171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:D,174415
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:Q,171614
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_24:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:C,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:Y,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:CLK,2024
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:D,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:Q,2024
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:B,2653
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:C,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:CC,1899
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:P,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:S,1123
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBFU78[0]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]:A,1848
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]:B,2051
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]:C,-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]:D,1649
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]:Y,-168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:A,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:B,2792
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:C,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3:Y,363
Data_Block_0/FIFOs_Reader_0/state_reg[2]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[2]:CLK,2283
Data_Block_0/FIFOs_Reader_0/state_reg[2]:D,3069
Data_Block_0/FIFOs_Reader_0/state_reg[2]:Q,2283
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:A,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:B,2655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:P,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3A,2728
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[10],-1165
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[11],-1195
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[1],169
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[2],-862
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[3],-1068
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[4],-1119
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[5],-1147
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[6],-1088
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[7],-1134
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[8],-1169
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CC[9],-1112
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:CO,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[0],-297
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[10],-1227
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[11],-1166
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[1],-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[2],-1295
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[3],-1247
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[4],-1298
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[5],-1225
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[6],-1259
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[7],-1291
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[8],-1218
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:P[9],-1196
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[10],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[11],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3A[9],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[10],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[11],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:B,994
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:CC,986
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:P,994
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:S,986
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_7:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_1_0:A,169548
UART_Protocol_0/mko_0/counter_5_cry_1_0:B,171194
UART_Protocol_0/mko_0/counter_5_cry_1_0:C,174727
UART_Protocol_0/mko_0/counter_5_cry_1_0:CC,169987
UART_Protocol_0/mko_0/counter_5_cry_1_0:P,169548
UART_Protocol_0/mko_0/counter_5_cry_1_0:S,169987
UART_Protocol_0/mko_0/counter_5_cry_1_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_1_0:Y3A,171267
UART_Protocol_1/mko_0/counter_5_cry_22_0:A,169818
UART_Protocol_1/mko_0/counter_5_cry_22_0:B,171464
UART_Protocol_1/mko_0/counter_5_cry_22_0:C,174997
UART_Protocol_1/mko_0/counter_5_cry_22_0:CC,169578
UART_Protocol_1/mko_0/counter_5_cry_22_0:P,169818
UART_Protocol_1/mko_0/counter_5_cry_22_0:S,169578
UART_Protocol_1/mko_0/counter_5_cry_22_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_22_0:Y3A,171514
Controler_0/Command_Decoder_0/counter_cry[24]:B,2749
Controler_0/Command_Decoder_0/counter_cry[24]:CC,2592
Controler_0/Command_Decoder_0/counter_cry[24]:P,2749
Controler_0/Command_Decoder_0/counter_cry[24]:S,2592
Controler_0/Command_Decoder_0/counter_cry[24]:Y3,
Controler_0/Command_Decoder_0/counter_cry[24]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:CLK,2784
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:D,1450
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:Q,2784
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:Q,
Controler_0/ADI_SPI_0/wr_addr_buffer[15]:CLK,2334
Controler_0/ADI_SPI_0/wr_addr_buffer[15]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[15]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[15]:Q,2334
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_24:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:D,174289
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]:Y,-386
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:A,170360
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:B,169548
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:C,170367
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:D,171134
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:Y,169548
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_10:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]:A,1731
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]:B,1934
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]:C,-87
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]:D,1532
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]:Y,-87
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E[12]:A,171183
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E[12]:Y,171183
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:D,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]:B,-275
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]:C,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]:D,-464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]:Y,-1110
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]:D,2101
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]:Q,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]:CLK,1942
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]:D,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]:Q,1942
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:B,173669
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:C,175373
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:D,175280
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:Y,173669
UART_Protocol_0/UART_TX_Protocol_0/counter_c1:A,174539
UART_Protocol_0/UART_TX_Protocol_0/counter_c1:B,174508
UART_Protocol_0/UART_TX_Protocol_0/counter_c1:Y,174508
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:A,2799
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:B,2684
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:C,2617
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:CC,2401
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:D,2517
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:P,2517
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:S,2401
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6KMTD[7]:Y3A,2637
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_17:B,1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_17:IPB,1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_17:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_17:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]:CLK,174974
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]:Q,174974
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:CLK,937
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:D,769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:Q,937
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_7:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]:A,1739
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]:B,1942
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]:C,-88
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]:D,1540
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]:Y,-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:CLK,2377
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:Q,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]:CLK,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]:D,584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]:Q,760
Controler_0/Command_Decoder_0/AE_CMD_Data[19]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[19]:CLK,-1122
Controler_0/Command_Decoder_0/AE_CMD_Data[19]:D,1258
Controler_0/Command_Decoder_0/AE_CMD_Data[19]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[19]:Q,-1122
UART_Protocol_0/mko_0/counter[4]:ALn,175093
UART_Protocol_0/mko_0/counter[4]:CLK,173092
UART_Protocol_0/mko_0/counter[4]:D,169727
UART_Protocol_0/mko_0/counter[4]:Q,173092
Controler_0/Command_Decoder_0/state_reg[2]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[2]:CLK,2335
Controler_0/Command_Decoder_0/state_reg[2]:D,2193
Controler_0/Command_Decoder_0/state_reg[2]:Q,2335
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:D,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:D,1255
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:Q,3222
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:A,173795
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:B,173758
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:C,172907
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:D,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17:Y,171064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0:A,3079
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0:B,465
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0:C,2961
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0:D,2916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_0:Y,465
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:CLK,173233
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:D,173216
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:Q,173233
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:C,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:Y,172565
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:B,173789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:CC,172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:P,173789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:S,172957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI85VQ[3]:Y3A,
Controler_0/ADI_SPI_0/rx_data_frame[3]:CLK,2474
Controler_0/ADI_SPI_0/rx_data_frame[3]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[3]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[3]:Q,2474
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_17:B,2690
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_17:IPB,2690
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_17:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_17:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:B,175021
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:C,173066
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:CC,173059
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:P,173066
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:S,173059
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI37JSP[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]:A,3216
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]:B,524
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]:C,-346
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]:Y,-1195
UART_Protocol_1/mko_0/counter_5_cry_18:A,169752
UART_Protocol_1/mko_0/counter_5_cry_18:B,171398
UART_Protocol_1/mko_0/counter_5_cry_18:C,174931
UART_Protocol_1/mko_0/counter_5_cry_18:CC,169657
UART_Protocol_1/mko_0/counter_5_cry_18:P,169752
UART_Protocol_1/mko_0/counter_5_cry_18:S,169657
UART_Protocol_1/mko_0/counter_5_cry_18:Y3,
UART_Protocol_1/mko_0/counter_5_cry_18:Y3A,171413
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2:A,2098
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2:B,1399
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2:C,1938
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2:Y,1399
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:CLK,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:D,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]:Q,172807
Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]:A,2425
Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]:B,3179
Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]:Y,2425
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:D,1074
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:Q,3222
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]:Y,3012
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]:CLK,175096
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]:Q,175096
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]:D,925
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]:Y,-1007
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:CLK,172791
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]:Q,172791
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:B,174992
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:C,2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPB,174992
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPC,2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]:CLK,1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]:D,-51
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]:Q,1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]:SLn,1056
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:A,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:B,2584
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:C,2524
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:CC,2456
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:D,2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:P,2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:S,2456
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNICQP72[2]:Y3A,2442
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]:A,1759
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]:B,1962
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]:C,24
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]:D,1560
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]:Y,24
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[4]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[4]:CLK,173651
UART_Protocol_1/UART_TX_Protocol_0/state_reg[4]:D,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg[4]:Q,173651
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:CLK,173943
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:Q,173943
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[0],174956
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[10],174826
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[11],174796
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[1],174910
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[2],174876
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[3],174929
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[4],174878
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[5],174849
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[6],174905
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[7],174857
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[8],174823
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CC[9],174880
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CI,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:CO,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[0],174908
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[10],175005
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[11],175053
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[1],174849
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[2],174926
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[3],174982
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[4],174922
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[5],174992
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[6],174970
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[7],174939
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[8],174993
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:P[9],175037
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[10],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[11],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[8],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3A[9],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[10],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[11],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[8],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_1:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]:Q,1324
Controler_0/REGISTERS_0/state_reg[3]:ALn,2833
Controler_0/REGISTERS_0/state_reg[3]:CLK,2372
Controler_0/REGISTERS_0/state_reg[3]:D,3964
Controler_0/REGISTERS_0/state_reg[3]:Q,2372
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0:A,3219
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0:B,3139
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0:C,-515
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0:D,-409
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0:Y,-515
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:CLK,173810
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:D,173793
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:Q,173810
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:A,-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:B,604
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:P,-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_21:Y3A,614
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:CLK,887
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:D,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:Q,887
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:Y,405
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:B,1811
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:CC,-54
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:P,1811
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:S,-54
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_7:Y3A,
Controler_0/ADI_SPI_0/counter[8]:ALn,2833
Controler_0/ADI_SPI_0/counter[8]:CLK,1568
Controler_0/ADI_SPI_0/counter[8]:D,2665
Controler_0/ADI_SPI_0/counter[8]:Q,1568
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:A,-1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:B,-1081
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:Y,-1081
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]:CLK,2042
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]:D,1944
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]:Q,2042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_8:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:C,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]:Y,410
UART_Protocol_1/mko_0/counter[22]:ALn,175093
UART_Protocol_1/mko_0/counter[22]:CLK,173040
UART_Protocol_1/mko_0/counter[22]:D,169578
UART_Protocol_1/mko_0/counter[22]:Q,173040
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:C,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:Y,310
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:D,173512
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:Q,175482
Controler_0/Command_Decoder_0/AE_CMD_Data[35]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[35]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[35]:D,1256
Controler_0/Command_Decoder_0/AE_CMD_Data[35]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[35]:Q,3970
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:A,172325
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:B,172281
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:C,172232
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:D,172126
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14:Y,172126
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:B,175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:CC,174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:P,175061
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:S,174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D,3958
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:CLK,-646
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:D,2155
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:Q,-646
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:CLK,171845
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:D,174959
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]:Q,171845
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:B,1037
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:CC,1052
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:P,1037
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:S,1052
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_3:Y3A,
Controler_0/Communication_CMD_MUX_0/un5_communication_req:A,3213
Controler_0/Communication_CMD_MUX_0/un5_communication_req:B,3175
Controler_0/Communication_CMD_MUX_0/un5_communication_req:Y,3175
Controler_0/Answer_Encoder_0/periph_data_buffer[23]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[23]:CLK,2842
Controler_0/Answer_Encoder_0/periph_data_buffer[23]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[23]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[23]:Q,2842
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_27:C,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_27:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_27:IPC,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_17:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:A,173806
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:B,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:C,173715
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:D,173623
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:Y,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:Y,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:D,174278
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[10],-1927
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[11],-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[1],-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[2],-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[3],-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[4],-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[5],-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[6],-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[7],-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[8],-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[9],-1894
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CO,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[0],-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[10],645
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[11],693
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[1],489
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[2],575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[3],622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[4],562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[5],641
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[6],610
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[7],579
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[8],633
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[9],682
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:C,172661
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:Y,172661
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:C,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:Y,140
Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1:A,2360
Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1:B,2316
Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1:C,2231
Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1:D,2169
Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1:Y,2169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:D,174350
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]:Q,174588
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:B,174955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:C,172995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:CC,174149
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:P,172995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:S,173376
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIO8994[0]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/state_reg[6]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[6]:CLK,173609
UART_Protocol_0/UART_TX_Protocol_0/state_reg[6]:D,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg[6]:Q,173609
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:C,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:Y,172665
UART_Protocol_0/UART_RX_Protocol_0/counter[4]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[4]:CLK,171181
UART_Protocol_0/UART_RX_Protocol_0/counter[4]:D,174975
UART_Protocol_0/UART_RX_Protocol_0/counter[4]:Q,171181
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:CLK,1996
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:D,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]:Q,1996
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status:A,1206
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status:B,1238
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status:C,54
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status:D,353
Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status:Y,54
Controler_0/ADI_SPI_0/un1_counter_cry_1:B,1981
Controler_0/ADI_SPI_0/un1_counter_cry_1:CC,2184
Controler_0/ADI_SPI_0/un1_counter_cry_1:P,1981
Controler_0/ADI_SPI_0/un1_counter_cry_1:S,2184
Controler_0/ADI_SPI_0/un1_counter_cry_1:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_1:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/counter_n3:A,175464
UART_Protocol_0/UART_TX_Protocol_0/counter_n3:B,174632
UART_Protocol_0/UART_TX_Protocol_0/counter_n3:C,175367
UART_Protocol_0/UART_TX_Protocol_0/counter_n3:Y,174632
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:C,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:Y,172587
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_4:B,1891
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_4:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_4:P,1891
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_4:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_4:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:D,2090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:B,-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPB,-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:B,3175
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:Y,3175
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:B,2767
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:C,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:CC,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:P,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:S,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIOE6OG[22]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]:CLK,1962
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]:D,2110
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]:Q,1962
UART_Protocol_1/mko_0/counter[17]:ALn,175093
UART_Protocol_1/mko_0/counter[17]:CLK,172941
UART_Protocol_1/mko_0/counter[17]:D,169601
UART_Protocol_1/mko_0/counter[17]:Q,172941
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]:B,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]:Y,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]:Q,2437
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:C,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:Y,172672
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]:A,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]:Y,-386
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:CLK,172955
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]:Q,172955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]:Y,405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_31:IPD,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:B,174970
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:CC,174905
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:P,174970
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:S,174905
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[18]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:D,1254
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:Q,3222
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:A,831
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:B,1732
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:C,1683
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:D,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:P,1639
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:Y,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11:A,908
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11:B,871
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11:C,805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11:D,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_11:Y,760
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[0],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[10],2763
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[11],2772
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[12],2674
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[13],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[1],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[2],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[3],2721
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[4],2740
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[5],2758
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[6],2804
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[7],2806
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[8],2794
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_ADDR[9],2816
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_CLK,54
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[0],2644
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[1],2598
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[0],54
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[1],163
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[2],327
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[3],338
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[4],1206
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[5],1238
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[6],371
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[7],353
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:A_WEN[0],2283
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[0],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[1],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[2],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[3],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]:Y,175158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:A,768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:B,2796
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:P,768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3A,2847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]:C,-104
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout:A,2015
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout:B,2898
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout:Y,2015
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:B,175034
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:CC,174774
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:P,175034
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:S,174774
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[28]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:CLK,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:D,1409
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]:Q,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:CLK,2818
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:D,2607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1:Q,2818
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:D,174457
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]:Q,176230
UART_Protocol_0/UART_RX_Protocol_0/counter[2]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[2]:CLK,172003
UART_Protocol_0/UART_RX_Protocol_0/counter[2]:D,175194
UART_Protocol_0/UART_RX_Protocol_0/counter[2]:Q,172003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:Y,407
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]:CLK,871
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]:D,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]:Q,871
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD:A,173706
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD:B,173897
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD:Y,173706
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:C,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]:Y,407
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:B,2789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:C,833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:CC,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:P,833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:S,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI5P1SL[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_1:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:CLK,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:D,1180
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:EN,1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty:Q,3210
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]:D,3916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]:Q,2289
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_7:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_7:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_7:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:CLK,1732
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:D,745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:Q,1732
Data_Block_0/Test_Generator_0/Test_Data_2[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_2[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_2[11]:Q,2150
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:B,2663
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:C,-1179
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:CC,-1139
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:P,-1179
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:S,-1139
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI3UOEN3[10]:Y3A,
Controler_0/ADI_SPI_0/rx_data_buffer[7]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[7]:CLK,3970
Controler_0/ADI_SPI_0/rx_data_buffer[7]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[7]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[7]:Q,3970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]:A,1754
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]:B,1957
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]:C,14
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]:D,1555
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]:Y,14
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:A,173747
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:B,174546
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:Y,173747
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:A,-313
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:B,-351
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:C,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:D,-1431
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:Y,-2043
UART_Protocol_0/mko_0/counter_5_cry_17_0:A,169798
UART_Protocol_0/mko_0/counter_5_cry_17_0:B,171448
UART_Protocol_0/mko_0/counter_5_cry_17_0:C,174967
UART_Protocol_0/mko_0/counter_5_cry_17_0:CC,169601
UART_Protocol_0/mko_0/counter_5_cry_17_0:P,169798
UART_Protocol_0/mko_0/counter_5_cry_17_0:S,169601
UART_Protocol_0/mko_0/counter_5_cry_17_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_17_0:Y3A,171504
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_25:IPD,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:B,175232
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:CC,174801
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:P,175232
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:S,174801
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[30]:Y3A,
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[0]:A,2468
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[0]:B,2431
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[0]:C,1582
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[0]:D,1528
Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[0]:Y,1528
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]:A,2025
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]:B,1991
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]:C,1689
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]:D,1649
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]:Y,1649
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:CLK,928
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:D,2092
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:Q,928
Data_Block_0/Test_Generator_0/Test_Data_1[0]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[0]:CLK,2000
Data_Block_0/Test_Generator_0/Test_Data_1[0]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_1[0]:Q,2000
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:B,2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:C,817
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:CC,789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:P,817
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:S,789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRT107[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:B,1649
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:CC,704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:P,1649
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:S,704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIDG8L[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:B,2613
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:C,2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:CC,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:P,2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:S,2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[11]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:D,1252
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0:B,967
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0:P,967
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]:CLK,1990
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]:D,2101
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]:Q,1990
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2:A,-1825
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2:B,-1873
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2:C,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2:Y,-1919
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:Y,175158
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:CLK,175288
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:D,174472
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:Q,175288
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:A,173889
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:B,173833
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:C,173772
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:D,173666
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:Y,173666
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:A,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:B,173810
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:C,173780
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:D,173735
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_2:Y,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:B,175030
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:CC,173190
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:P,175030
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:S,173190
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ8084[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:A,908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:Y,908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:CLK,1438
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:D,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:Q,1438
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]:CLK,29
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]:D,2527
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]:Q,29
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_1_0[0]:A,2467
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_1_0[0]:B,1608
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_1_0[0]:Y,1608
Controler_0/Answer_Encoder_0/cmd_ID[5]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[5]:CLK,-175
Controler_0/Answer_Encoder_0/cmd_ID[5]:D,3922
Controler_0/Answer_Encoder_0/cmd_ID[5]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[5]:Q,-175
Controler_0/Answer_Encoder_0/cmd_ID[5]:SLn,3072
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:CLK,3119
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:Q,3119
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:CLK,-708
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:D,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:Q,-708
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:B,2731
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:C,766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:CC,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:P,766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:S,738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI3JN1C[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_5:B,1981
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_5:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_5:P,1981
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_5:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_5:Y3A,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0:Y3[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_8:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[10],2669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[1],2967
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[2],2934
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[3],2766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[4],2715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[5],2687
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[6],2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[7],2700
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[8],2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:CC[9],2722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[0],2709
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[1],2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[2],2733
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[3],2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[4],2743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[5],2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[6],2769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[7],2738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[8],2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:P[9],2955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_314_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:CLK,173810
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:D,173793
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]:Q,173810
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]:D,955
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]:Y,-1007
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:A,172130
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:B,172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:Y,172079
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:Y,175429
UART_Protocol_0/mko_0/counter[5]:ALn,175093
UART_Protocol_0/mko_0/counter[5]:CLK,172299
UART_Protocol_0/mko_0/counter[5]:D,169699
UART_Protocol_0/mko_0/counter[5]:Q,172299
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:A,174416
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:B,174368
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:C,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4:Y,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:A,173856
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:B,173798
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:C,173769
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:D,173657
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:Y,173657
UART_Protocol_0/mko_0/counter_5_cry_7_0:A,169632
UART_Protocol_0/mko_0/counter_5_cry_7_0:B,171278
UART_Protocol_0/mko_0/counter_5_cry_7_0:C,174811
UART_Protocol_0/mko_0/counter_5_cry_7_0:CC,169712
UART_Protocol_0/mko_0/counter_5_cry_7_0:P,169632
UART_Protocol_0/mko_0/counter_5_cry_7_0:S,169712
UART_Protocol_0/mko_0/counter_5_cry_7_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_7_0:Y3A,171329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:CLK,-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:D,2766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:Q,-636
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:D,173519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]:CLK,797
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]:D,-9
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]:Q,797
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]:SLn,1056
UART_Protocol_0/UART_TX_Protocol_0/counter[1]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/counter[1]:CLK,174508
UART_Protocol_0/UART_TX_Protocol_0/counter[1]:D,175435
UART_Protocol_0/UART_TX_Protocol_0/counter[1]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/counter[1]:Q,174508
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:C,172650
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:Y,172650
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:D,173417
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:Q,175482
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_5:B,2796
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_5:C,2794
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_5:IPB,2796
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_5:IPC,2794
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_5:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:C,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]:Y,401
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]:CLK,3020
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]:D,2358
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]:Q,3020
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:CLK,1940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:D,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:Q,1940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:A,3216
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:C,3101
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:Y,3101
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:B,174908
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:CC,174956
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:P,174908
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:S,174956
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[12]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:A,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:B,174521
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:C,173569
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]:Y,173569
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]:Q,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:A,797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:B,2805
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:P,797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3A,2862
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:A,-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:B,24
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:CC,-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:P,-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:S,-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3A,111
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:A,174590
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:B,174559
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:C,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:D,173603
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:Y,172807
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]:A,2028
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]:B,1994
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]:C,1692
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]:D,1652
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]:Y,1652
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_19:IPD,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]:CLK,2794
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]:D,2687
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]:Q,2794
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:Y,175158
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_5:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:CLK,173246
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:D,172983
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:Q,173246
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:A,173068
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:B,173025
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:C,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:D,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux:Y,172950
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:B,984
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:CC,-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:P,984
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:S,-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIP5TK9[26]:Y3A,
Controler_0/Command_Decoder_0/state_reg_RNO[5]:A,3204
Controler_0/Command_Decoder_0/state_reg_RNO[5]:B,1568
Controler_0/Command_Decoder_0/state_reg_RNO[5]:C,2182
Controler_0/Command_Decoder_0/state_reg_RNO[5]:D,1298
Controler_0/Command_Decoder_0/state_reg_RNO[5]:Y,1298
Controler_0/Command_Decoder_0/cmd_ID[2]:ALn,2833
Controler_0/Command_Decoder_0/cmd_ID[2]:CLK,1376
Controler_0/Command_Decoder_0/cmd_ID[2]:D,1158
Controler_0/Command_Decoder_0/cmd_ID[2]:EN,3598
Controler_0/Command_Decoder_0/cmd_ID[2]:Q,1376
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:A,173651
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:B,173609
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:Y,173609
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:CLK,2346
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:D,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:Q,2346
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_13:B,2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_13:C,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_13:IPB,2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_13:IPC,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_13:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:B,171301
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:CC,171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:P,171301
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:S,171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP7L51[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:D,1152
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:Q,3222
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]:A,1776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]:B,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]:C,-40
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]:D,1577
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]:Y,-40
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:C,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:Y,401
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:A,173729
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:B,173692
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:C,173626
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:Y,173626
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO:A,3082
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO:B,2956
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO:C,2879
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO:Y,2879
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:A,3204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:Y,3169
Controler_0/Command_Decoder_0/cmd_CDb:ALn,2833
Controler_0/Command_Decoder_0/cmd_CDb:CLK,736
Controler_0/Command_Decoder_0/cmd_CDb:D,1260
Controler_0/Command_Decoder_0/cmd_CDb:EN,3598
Controler_0/Command_Decoder_0/cmd_CDb:Q,736
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:D,174457
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:A,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:B,938
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:C,792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:Y,-1112
UART_Protocol_0/UART_RX_Protocol_0/state_reg[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[0]:CLK,172835
UART_Protocol_0/UART_RX_Protocol_0/state_reg[0]:D,173641
UART_Protocol_0/UART_RX_Protocol_0/state_reg[0]:Q,172835
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16_FCINST1:CC,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16_FCINST1:CO,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16_FCINST1:P,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16_FCINST1:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_16_FCINST1:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]:CLK,579
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]:D,155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]:Q,579
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]:SLn,1056
Controler_0/ADI_SPI_0/addr_counter[0]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[0]:CLK,2465
Controler_0/ADI_SPI_0/addr_counter[0]:D,-734
Controler_0/ADI_SPI_0/addr_counter[0]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[0]:Q,2465
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:CLK,-1236
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:D,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:Q,-1236
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:A,-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:B,280
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:CC,-1776
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:P,-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:S,-1776
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3A,327
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:B,2691
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:C,-1156
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:CC,-1105
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:P,-1156
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:S,-1105
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI595KU4[14]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:CLK,171502
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:D,172812
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:Q,171502
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:D,2105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]:Q,2328
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]:A,1776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]:B,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]:C,-40
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]:D,1577
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]:Y,-40
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:D,3175
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:D,2005
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_33:IPD,
Controler_0/Command_Decoder_0/state_reg[6]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[6]:CLK,796
Controler_0/Command_Decoder_0/state_reg[6]:D,2978
Controler_0/Command_Decoder_0/state_reg[6]:Q,796
LED_4_obuf/U_IOTRI:DOUT,
LED_4_obuf/U_IOTRI:EOUT,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39]:Y,405
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]:CLK,2069
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]:D,3127
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]:Q,2069
UART_Protocol_1/mko_0/counter[0]:ALn,175093
UART_Protocol_1/mko_0/counter[0]:CLK,172126
UART_Protocol_1/mko_0/counter[0]:D,170204
UART_Protocol_1/mko_0/counter[0]:Q,172126
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:D,173519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out:CLK,532
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out:D,1429
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out:Q,532
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:B,175170
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:C,173214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:CC,173067
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:P,173214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:S,173067
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINQKVJ[7]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]:CLK,174980
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]:Q,174980
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31_FCINST1:CC,801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31_FCINST1:CO,801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31_FCINST1:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31_FCINST1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31_FCINST1:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:A,3103
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:B,3033
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:C,2766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:D,901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:Y,901
Controler_0/System_Controler_0/state_reg[2]:ALn,2833
Controler_0/System_Controler_0/state_reg[2]:CLK,2389
Controler_0/System_Controler_0/state_reg[2]:D,3168
Controler_0/System_Controler_0/state_reg[2]:Q,2389
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:B,2575
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:C,-1272
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:CC,-1023
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:P,-1272
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:S,-1023
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIBKMJ52[5]:Y3A,
Controler_0/Answer_Encoder_0/state_reg_Z[2]:ALn,2833
Controler_0/Answer_Encoder_0/state_reg_Z[2]:CLK,1458
Controler_0/Answer_Encoder_0/state_reg_Z[2]:D,3101
Controler_0/Answer_Encoder_0/state_reg_Z[2]:Q,1458
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_15:B,1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_15:C,2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_15:IPB,1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_15:IPC,2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_15:IPD,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]:CLK,1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]:Q,1958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:A,173166
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_28:Y,173166
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]:Y,175158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:D,172650
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]:Q,175482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]:A,1771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]:B,1974
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]:C,36
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]:D,1572
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]:Y,36
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:CLK,2388
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:D,2401
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]:Q,2388
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_25:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]:CLK,824
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]:D,-20
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]:Q,824
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]:SLn,1056
Controler_0/Command_Decoder_0/AE_CMD_Data[21]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[21]:CLK,-1919
Controler_0/Command_Decoder_0/AE_CMD_Data[21]:D,993
Controler_0/Command_Decoder_0/AE_CMD_Data[21]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[21]:Q,-1919
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:A,175476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:C,175361
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:Y,175361
UART_Protocol_0/UART_RX_Protocol_0/counter[12]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[12]:CLK,172862
UART_Protocol_0/UART_RX_Protocol_0/counter[12]:D,174956
UART_Protocol_0/UART_RX_Protocol_0/counter[12]:Q,172862
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:CLK,175245
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:D,175431
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]:Q,175245
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:CLK,652
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:Q,652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_8:Y,
UART_Protocol_0/mko_0/counter[17]:ALn,175093
UART_Protocol_0/mko_0/counter[17]:CLK,172941
UART_Protocol_0/mko_0/counter[17]:D,169601
UART_Protocol_0/mko_0/counter[17]:Q,172941
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_s_11:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]:D,1052
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]:Y,-1007
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:B,1649
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:CC,704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:P,1649
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:S,704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIM1QP1[6]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:A,-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:B,998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:CC,-1081
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:P,-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:S,-1081
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3A,1049
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]:Y,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]:Y,-1110
Controler_0/Command_Decoder_0/counter[8]:ALn,1695
Controler_0/Command_Decoder_0/counter[8]:CLK,-1177
Controler_0/Command_Decoder_0/counter[8]:D,2665
Controler_0/Command_Decoder_0/counter[8]:Q,-1177
Controler_0/ADI_SPI_0/rx_data_buffer[1]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[1]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[1]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[1]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[1]:Q,3964
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:B,174818
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:CC,174975
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:P,174818
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:S,174975
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:B,2733
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:CC,2934
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:P,2733
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:S,2934
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:D,173334
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:Q,175482
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[0],174852
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[1],174806
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[2],174772
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[3],174825
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[4],174774
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[5],174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[6],174801
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CC[7],174753
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:CI,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[0],175009
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[1],174947
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[2],175028
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[3],175089
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[4],175034
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[5],175096
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[6],175232
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:P[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3A[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_2:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:B,175328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:C,173376
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:CC,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:S,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]:CLK,709
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]:Q,709
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]:Y,175158
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:B,175030
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:CC,173190
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:P,175030
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:S,173190
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI6CDU2[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]:D,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]:Q,2431
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:D,1250
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]:Q,3222
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1:CLK,2229
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1:D,3009
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1:Q,2229
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]:CLK,175088
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]:Q,175088
UART_Protocol_1/UART_RX_Protocol_0/counter[23]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[23]:CLK,173626
UART_Protocol_1/UART_RX_Protocol_0/counter[23]:D,174796
UART_Protocol_1/UART_RX_Protocol_0/counter[23]:Q,173626
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:CLK,173756
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]:Q,173756
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:CLK,1985
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:D,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:Q,1985
Controler_0/ADI_SPI_0/counter[3]:ALn,2833
Controler_0/ADI_SPI_0/counter[3]:CLK,1499
Controler_0/ADI_SPI_0/counter[3]:D,1411
Controler_0/ADI_SPI_0/counter[3]:Q,1499
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:CLK,1455
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]:Q,1455
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:D,2101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:B,1004
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:CC,1227
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:P,1004
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:S,1227
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_2:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:CLK,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]:Q,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:A,3204
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:CLK,2014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:D,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:Q,2014
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]:Q,175439
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:D,172661
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:Q,175482
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:B,593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:CC,-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:P,593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:S,-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNINNFM5[12]:Y3A,
DBGport_3_obuf/U_IOPAD:D,
DBGport_3_obuf/U_IOPAD:E,
DBGport_3_obuf/U_IOPAD:PAD,
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0:A,2365
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0:B,2334
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0:C,686
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0:D,1165
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0:Y,686
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:B,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:CC,2766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:P,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:S,2766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:CLK,986
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:D,723
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:Q,986
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]:A,1997
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]:B,1963
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]:C,1661
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]:D,1621
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]:Y,1621
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:CLK,761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:Q,761
Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]:A,3127
Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]:B,3086
Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]:Y,3086
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:CLK,173103
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:D,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:Q,173103
Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]:A,3162
Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]:B,2975
Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]:Y,2975
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:D,173515
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:CLK,171647
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:D,174912
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:Q,171647
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:CLK,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:D,2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:Q,2262
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:C,327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:Y,327
UART_Protocol_1/UART_RX_Protocol_0/counter[20]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[20]:CLK,174477
UART_Protocol_1/UART_RX_Protocol_0/counter[20]:D,174823
UART_Protocol_1/UART_RX_Protocol_0/counter[20]:Q,174477
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:CLK,575
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:D,2722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:Q,575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]:B,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]:Y,-1110
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]:C,982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]:Y,982
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:B,174992
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:CC,174849
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:P,174992
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:S,174849
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[17]:Y3A,
DBGport_2_obuf/U_IOPAD:D,
DBGport_2_obuf/U_IOPAD:E,
DBGport_2_obuf/U_IOPAD:PAD,
Controler_0/ADI_SPI_0/wr_addr_buffer[0]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[0]:D,2975
Controler_0/ADI_SPI_0/wr_addr_buffer[0]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[0]:Q,3119
UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK,169592
UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:D,174493
UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:Q,169592
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:B,2822
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:CC,2746
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:P,2822
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:S,2746
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5]:A,670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5]:Y,670
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:Q,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect:ALn,2833
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect:CLK,-1251
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect:D,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect:Q,-1251
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r:CLK,1303
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r:D,2199
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r:EN,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r:Q,1303
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]:A,1757
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]:B,1960
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]:C,17
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]:D,1558
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]:Y,17
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:B,977
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:CC,1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:P,977
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:S,1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_4:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:C,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:Y,318
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:B,1884
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:CC,-89
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:P,1884
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:S,-89
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_8:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_6:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:CLK,3020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]:Q,3020
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:CLK,-633
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:D,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:Q,-633
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:D,1174
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]:D,2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]:Q,2431
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:Y,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:CLK,173290
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:D,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:Q,173290
Data_Block_0/FIFOs_Reader_0/state_reg_RNO[2]:A,3069
Data_Block_0/FIFOs_Reader_0/state_reg_RNO[2]:B,3179
Data_Block_0/FIFOs_Reader_0/state_reg_RNO[2]:Y,3069
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:B,2607
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:C,-1227
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:CC,-1165
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:P,-1227
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:S,-1165
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNICOIHU3[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:D,3175
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:A,172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:B,174993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:P,172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3A,175060
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:C,172661
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:Y,172661
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:CLK,173980
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]:Q,173980
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:B,175107
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:CC,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:P,175107
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:S,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEH245[10]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:D,1254
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:B,2640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:C,2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:CC,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:P,2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:S,2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[15]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:B,175038
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:C,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPB,175038
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPC,2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]:CLK,-225
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]:Q,-225
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:B,171272
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:C,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:P,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:Y,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI49AQ:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[0],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[10],173157
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[11],173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[1],174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[2],174137
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[3],173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[4],173216
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[5],173190
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[6],173234
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[7],173188
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[8],173153
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CC[9],173210
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:CO,173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[0],173885
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[10],175046
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[11],175107
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[1],174879
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[2],173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[3],175008
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[4],174957
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[5],175030
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[6],174980
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[7],174948
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[8],175021
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:P[9],175077
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[0],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[10],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[11],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[1],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[2],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[3],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[4],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[5],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[6],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[7],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[8],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3A[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[0],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[10],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[11],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[1],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[2],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[3],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[4],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[5],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[6],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[7],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[8],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0:Y3[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:C,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:Y,310
Controler_0/Answer_Encoder_0/periph_data_buffer[16]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[16]:CLK,2804
Controler_0/Answer_Encoder_0/periph_data_buffer[16]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[16]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[16]:Q,2804
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[30]:Y,175158
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_9:B,2680
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_9:IPB,2680
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_9:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_9:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:C,2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPC,2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:A,173091
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:B,173992
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:C,173943
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:D,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:P,173899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:Y,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:B,174948
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:CC,173188
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:P,174948
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:S,173188
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDM4N3[6]:Y3A,
Controler_0/Command_Decoder_0/state_reg_RNO[9]:A,3171
Controler_0/Command_Decoder_0/state_reg_RNO[9]:B,1568
Controler_0/Command_Decoder_0/state_reg_RNO[9]:C,696
Controler_0/Command_Decoder_0/state_reg_RNO[9]:D,1395
Controler_0/Command_Decoder_0/state_reg_RNO[9]:Y,696
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]:A,743
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]:B,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]:C,2371
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]:D,2278
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]:Y,-62
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]:CLK,2229
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]:Q,2229
Controler_0/Answer_Encoder_0/periph_data_iv_0[0]:A,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0[0]:B,208
Controler_0/Answer_Encoder_0/periph_data_iv_0[0]:C,3119
Controler_0/Answer_Encoder_0/periph_data_iv_0[0]:D,1229
Controler_0/Answer_Encoder_0/periph_data_iv_0[0]:Y,-186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]:Y,-1176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:C,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]:Y,172570
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[10],172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:CC[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[0],173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[1],172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[2],172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[3],172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[4],172878
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[5],172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[6],172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[7],172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[8],172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:P[9],173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[0],174978
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[1],174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[2],175057
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[3],175052
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[4],175060
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[5],175122
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[6],175015
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[7],175034
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[8],175107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3A[9],175238
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:CLK,173660
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:D,173706
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:Q,173660
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:C,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]:Y,172672
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_11:C,2740
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_11:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_11:IPC,2740
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_11:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_26:Y,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:Y,174607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:CLK,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:D,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:Q,667
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:C,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]:Y,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:CLK,1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:D,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]:Q,1030
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:CLK,174620
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]:Q,174620
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0]:A,173238
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0]:B,173201
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0]:C,173135
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0]:D,173090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0]:Y,173090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:C,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]:Y,227
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:A,174620
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:B,173650
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:C,174536
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:D,174430
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:Y,173650
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315:B,174798
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315:CC,
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315:P,174798
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:D,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:Q,175445
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:A,-1684
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:B,437
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:CC,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:P,-1117
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:S,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3A,1064
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:CLK,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:Q,172812
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_5:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:C,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]:Y,310
Data_Block_0/Test_Generator_0/Test_Data_3[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_3[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_3[9]:Q,2120
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:A,173695
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:B,173651
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2:Y,173651
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:CLK,174536
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]:Q,174536
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]:B,3137
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]:Y,3012
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]:Y,-1192
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]:CLK,174731
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]:D,176230
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]:Q,174731
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[10],2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[11],2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[1],2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[2],2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[3],2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[4],2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[5],2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[6],2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[7],2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[8],2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CC[9],2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:CO,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[0],2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[10],2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[11],2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[1],2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[2],2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[3],2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[4],2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[5],2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[6],2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[7],2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[8],2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:P[9],2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0:Y3[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:B,2721
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:C,769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:CC,995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:P,769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:S,995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8ON65[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_29:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_9:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:C,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:Y,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:Q,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:CLK,175325
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:D,174523
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:EN,173563
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:Q,175325
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:CLK,2010
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:D,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]:Q,2010
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:A,173767
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:B,173735
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]:Y,173735
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:A,174395
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:B,174171
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:C,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_middle_0_0_0_a2:Y,173038
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]:D,1829
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]:Q,3185
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:CLK,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:D,173188
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:Q,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:CLK,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]:Q,172995
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:A,-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:B,518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:P,-1987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_10:Y3A,582
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2:A,2964
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2:B,3039
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2:C,2844
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2:D,2805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_0_a2:Y,2805
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO:A,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO:Y,1931
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:A,173774
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:B,173737
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:C,173671
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:D,173626
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:Y,173626
Controler_0/ADI_SPI_0/write_read_buffer:CLK,3216
Controler_0/ADI_SPI_0/write_read_buffer:D,3916
Controler_0/ADI_SPI_0/write_read_buffer:EN,2236
Controler_0/ADI_SPI_0/write_read_buffer:Q,3216
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0]:A,172843
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0]:B,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0]:Y,172807
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]:CLK,656
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]:D,164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]:Q,656
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]:SLn,1056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]:A,1815
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]:B,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]:C,60
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]:D,1616
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]:Y,60
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_DIRECTION,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_LOAD,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_MOVE,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_OUT_OF_RANGE,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_WIDE,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:FB_CLK_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_0,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_0_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_1_OUT,
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:B,2801
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:C,-1017
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:CC,-1349
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:P,-1017
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:S,-1349
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI83FIUA[28]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:CLK,2796
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:D,3101
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:Q,2796
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[31]:Y,175158
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]:CLK,175014
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]:Q,175014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:Q,
UART_Protocol_0/mko_0/counter_5_s_25_RNO:A,171020
UART_Protocol_0/mko_0/counter_5_s_25_RNO:Y,171020
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]:CLK,175030
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]:Q,175030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[10],-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[1],-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[2],-1522
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[3],-1776
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[4],-1892
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[5],-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[6],-111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[7],-194
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[8],-1081
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[9],-1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[0],-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[1],-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[2],-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[3],-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[4],-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[5],-1117
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[6],-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[7],-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[8],-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[9],-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[0],107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[1],111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[2],189
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[3],327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[4],389
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[5],1064
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[6],957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[7],976
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[8],1049
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[9],1180
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:CLK,1626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:D,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:Q,1626
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_4:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:D,174278
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:Q,174588
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:B,2653
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:C,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:CC,1899
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:P,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:S,1123
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9KHJ7[0]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:CLK,173849
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:Q,173849
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:B,-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPB,-88
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:A,173710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]:Y,173710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]:CLK,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]:D,2573
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]:Q,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14:A,1582
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14:B,1308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14:C,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14:D,2173
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_14:Y,1308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:CLK,709
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:D,610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]:Q,709
Controler_0/ADI_SPI_0/addr_counter[4]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[4]:CLK,-1109
Controler_0/ADI_SPI_0/addr_counter[4]:D,-1147
Controler_0/ADI_SPI_0/addr_counter[4]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[4]:Q,-1109
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:B,172180
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:CC,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:P,172180
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:S,171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI0DP91[7]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]:CLK,173768
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]:Q,173768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:Y,172667
UART_Protocol_1/mko_0/counter_5_cry_0_0:A,169598
UART_Protocol_1/mko_0/counter_5_cry_0_0:B,171244
UART_Protocol_1/mko_0/counter_5_cry_0_0:C,174777
UART_Protocol_1/mko_0/counter_5_cry_0_0:CC,
UART_Protocol_1/mko_0/counter_5_cry_0_0:P,169598
UART_Protocol_1/mko_0/counter_5_cry_0_0:Y,170204
UART_Protocol_1/mko_0/counter_5_cry_0_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_0_0:Y3A,171258
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:A,-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:B,721
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:P,-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_30:Y3A,760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO:A,872
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO:B,835
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO:Y,835
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]:Y,-1192
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:B,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:CC,175026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:P,175054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:S,175026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:CLK,652
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:Q,652
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:B,2587
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:C,-1247
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:CC,-1068
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:P,-1247
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:S,-1068
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIVL6TD1[2]:Y3A,
Controler_0/Answer_Encoder_0/cmd_status_comm[1]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_comm[1]:CLK,2760
Controler_0/Answer_Encoder_0/cmd_status_comm[1]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_comm[1]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_comm[1]:Q,2760
Controler_0/ADI_SPI_0/tx_data_buffer[6]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[6]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[6]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[6]:Q,3119
DBGport_2_obuf/U_IOTRI:D,
DBGport_2_obuf/U_IOTRI:DOUT,
DBGport_2_obuf/U_IOTRI:EOUT,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:B,1519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:CC,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:P,1519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:S,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIBFGN[1]:Y3A,
UART_Protocol_1/mko_0/counter_5_cry_3_0:A,169676
UART_Protocol_1/mko_0/counter_5_cry_3_0:B,171322
UART_Protocol_1/mko_0/counter_5_cry_3_0:C,174855
UART_Protocol_1/mko_0/counter_5_cry_3_0:CC,169778
UART_Protocol_1/mko_0/counter_5_cry_3_0:P,169676
UART_Protocol_1/mko_0/counter_5_cry_3_0:S,169778
UART_Protocol_1/mko_0/counter_5_cry_3_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_3_0:Y3A,171331
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:D,174265
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:CLK,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:D,174913
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]:Q,172117
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:B,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:C,719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:CC,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:P,719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:S,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[9]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:Q,3970
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:CLK,173275
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:D,173511
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]:Q,173275
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:CLK,175065
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:D,174415
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:Q,175065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2]:B,2283
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2]:C,2047
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2]:D,-464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2]:Y,-464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:CLK,1391
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:D,2512
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:Q,1391
Controler_0/Command_Decoder_0/counter[18]:ALn,1695
Controler_0/Command_Decoder_0/counter[18]:CLK,1424
Controler_0/Command_Decoder_0/counter[18]:D,2645
Controler_0/Command_Decoder_0/counter[18]:Q,1424
Controler_0/Answer_Encoder_0/periph_data_buffer[6]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[6]:CLK,2765
Controler_0/Answer_Encoder_0/periph_data_buffer[6]:D,-153
Controler_0/Answer_Encoder_0/periph_data_buffer[6]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[6]:Q,2765
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:D,173247
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:Q,175482
Data_Block_0/Test_Generator_0/Test_Data_4[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_4[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_4[9]:Q,2120
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:A,1546
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:B,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:C,1455
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:D,1363
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:Y,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]:Y,407
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:B,610
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:CC,-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:P,610
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:S,-1881
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNICKHJ3[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:A,-561
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:B,-605
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:CC,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:P,-605
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:S,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIP3404[7]:Y3A,-554
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:Q,
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:A,170360
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:B,170503
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:C,170448
UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4:Y,170360
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B:A,171459
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B:B,169548
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B:C,172885
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B:D,172787
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B:Y,169548
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]:CLK,2763
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]:D,2700
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]:Q,2763
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:D,1829
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]:Q,2328
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]:D,1829
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]:Q,3185
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:CLK,172912
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:Q,172912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]:CLK,633
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]:D,120
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]:Q,633
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]:SLn,1056
Data_Block_0/Test_Generator_0/Test_Data_2[1]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[1]:CLK,1937
Data_Block_0/Test_Generator_0/Test_Data_2[1]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_2[1]:Q,1937
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:C,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]:Y,172665
Controler_0/ADI_SPI_0/rx_data_frame[7]:CLK,2474
Controler_0/ADI_SPI_0/rx_data_frame[7]:D,3970
Controler_0/ADI_SPI_0/rx_data_frame[7]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[7]:Q,2474
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:D,174368
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]:Q,174588
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]:B,3137
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]:Y,3012
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:B,56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:C,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPB,56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPC,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:C,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:Y,227
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_17:IPD,
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:B,2679
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:C,-1168
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:CC,-1127
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:P,-1168
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:S,-1127
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI9S60S5[17]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:A,174045
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:B,175305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO:Y,174045
Data_Block_0/Test_Generator_0/Test_Data_4[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_4[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_4[7]:Q,2023
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:B,171301
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:CC,171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:P,171301
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:S,171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITR5U[1]:Y3A,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK,
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:D,3964
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9:A,815
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9:B,778
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9:C,712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9:D,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_9:Y,667
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:CLK,173543
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:D,175250
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:EN,175182
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]:Q,173543
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:B,-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:C,174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPB,-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPC,174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:D,2018
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]:Q,2328
LED_3_obuf/U_IOPAD:D,
LED_3_obuf/U_IOPAD:E,
LED_3_obuf/U_IOPAD:PAD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3:A,1354
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3:B,1317
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3:C,1152
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3:D,-407
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3:Y,-407
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]:CLK,174546
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]:Q,174546
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]:D,2027
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]:Q,3185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:CLK,171580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:D,173710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:Q,171580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:B,-1036
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:CC,-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:P,-1036
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:S,-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNICP7H[0]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_26:A,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_26:Y,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:A,2770
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:B,2610
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:C,2538
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:CC,2355
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:D,2438
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:P,2438
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:S,2355
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIVFSP4[7]:Y3A,2513
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:B,2987
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:CC,2700
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:P,2987
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:S,2700
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_7:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
Controler_0/Command_Decoder_0/AE_CMD_Data[15]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[15]:CLK,1299
Controler_0/Command_Decoder_0/AE_CMD_Data[15]:D,1256
Controler_0/Command_Decoder_0/AE_CMD_Data[15]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[15]:Q,1299
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238:B,2709
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238:CC,
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238:P,2709
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_238:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:A,172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:B,175015
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:P,172901
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3A,175015
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:A,2726
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:B,2593
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:C,2533
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:CC,2525
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:P,2533
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:S,2525
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIGRUU7[6]:Y3A,2588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:B,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPB,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:C,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:Y,172667
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:B,44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:C,175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPB,44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPC,175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_21:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:C,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:Y,172570
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:D,3958
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:Q,
Controler_0/Command_Decoder_0/counter[20]:ALn,1695
Controler_0/Command_Decoder_0/counter[20]:CLK,1321
Controler_0/Command_Decoder_0/counter[20]:D,2563
Controler_0/Command_Decoder_0/counter[20]:Q,1321
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:CLK,173849
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]:Q,173849
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:A,172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:B,174995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:P,172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3A,175057
Controler_0/ADI_SPI_0/addr_counter[20]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[20]:CLK,-1176
Controler_0/ADI_SPI_0/addr_counter[20]:D,-1214
Controler_0/ADI_SPI_0/addr_counter[20]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[20]:Q,-1176
Controler_0/ADI_SPI_0/data_counter[29]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[29]:CLK,-1157
Controler_0/ADI_SPI_0/data_counter[29]:D,-1231
Controler_0/ADI_SPI_0/data_counter[29]:EN,2768
Controler_0/ADI_SPI_0/data_counter[29]:Q,-1157
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:A,175071
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:B,174508
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:C,175239
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:D,174377
UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:Y,174377
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:B,175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:C,173077
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:CC,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:P,173077
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:S,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIL4KIC[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:B,2782
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:C,817
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:CC,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:P,817
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:S,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNICQC24[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:D,2010
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:D,2005
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:B,173669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:C,175373
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:D,175280
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]:Y,173669
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:B,172652
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:CC,172176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:S,172176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMRBT1[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:C,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:Y,172665
UART_Protocol_1/UART_RX_Protocol_0/counter[17]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[17]:CLK,173795
UART_Protocol_1/UART_RX_Protocol_0/counter[17]:D,174849
UART_Protocol_1/UART_RX_Protocol_0/counter[17]:Q,173795
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:D,175435
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]:Q,
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]:A,696
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]:B,699
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]:Y,696
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3:A,2225
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3:B,1950
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3:C,2943
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3:D,2077
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a3:Y,1950
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]:A,1757
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]:B,1960
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]:C,17
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]:D,1558
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]:Y,17
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:A,175458
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:B,173702
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:C,175361
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:D,175262
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2:Y,173702
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:CLK,173806
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:Q,173806
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[10],692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[1],1899
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[2],995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[3],789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[4],738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[5],710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[6],769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[7],723
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[8],688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:CC[9],745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[0],1639
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[1],688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[2],769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[3],817
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[4],766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[5],840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[6],792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[7],761
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[8],833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:P[9],991
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0:Y3[9],
Controler_0/Command_Decoder_0/state_reg[8]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[8]:CLK,1273
Controler_0/Command_Decoder_0/state_reg[8]:D,3080
Controler_0/Command_Decoder_0/state_reg[8]:Q,1273
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:A,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:B,926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:CC,-194
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:P,-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:S,-194
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3A,976
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:B,174980
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:CC,173234
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:P,174980
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:S,173234
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP0PA3[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]:C,-138
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]:Y,-1045
Data_Block_0/Test_Generator_0/Test_Data_5[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_5[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_5[8]:Q,2090
Data_Block_0/Test_Generator_0/Test_Data_1[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_1[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_1[7]:Q,2023
Data_Block_0/FIFOs_Reader_0/state_reg[5]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[5]:CLK,2468
Data_Block_0/FIFOs_Reader_0/state_reg[5]:D,1528
Data_Block_0/FIFOs_Reader_0/state_reg[5]:Q,2468
Controler_0/ADI_SPI_0/counter[0]:ALn,2833
Controler_0/ADI_SPI_0/counter[0]:CLK,1469
Controler_0/ADI_SPI_0/counter[0]:D,1411
Controler_0/ADI_SPI_0/counter[0]:Q,1469
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:D,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:Q,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:A,171627
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:B,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:CC,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:P,171583
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:S,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI08BG4[6]:Y3A,171633
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:A,3216
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:C,2155
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:Y,2155
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:B,776
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:CC,550
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:P,776
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:S,550
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_23:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i:A,2407
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i:B,-453
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i:C,3089
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i:D,2816
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i:Y,-453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]:CLK,2987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]:D,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]:Q,2987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:A,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:B,455
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:P,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_13:Y3A,544
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:A,173101
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:B,173051
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:C,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]:Y,173002
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]:D,2090
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]:Q,3185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:CLK,173147
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:D,172998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:Q,173147
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:B,1409
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:C,3113
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:D,3020
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]:Y,1409
Data_Block_0/Test_Generator_0/Test_Data_2[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_2[9]:D,2304
Data_Block_0/Test_Generator_0/Test_Data_2[9]:Q,2120
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_5:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/state_reg[10]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[10]:CLK,174578
UART_Protocol_0/UART_TX_Protocol_0/state_reg[10]:D,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg[10]:Q,174578
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28:A,464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28:B,430
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28:C,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28:D,321
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28:Y,321
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:CLK,1726
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:D,173
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:Q,1726
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:CLK,575
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:D,2722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:Q,575
Controler_0/ADI_SPI_0/data_counter[10]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[10]:CLK,-969
Controler_0/ADI_SPI_0/data_counter[10]:D,-1139
Controler_0/ADI_SPI_0/data_counter[10]:EN,2768
Controler_0/ADI_SPI_0/data_counter[10]:Q,-969
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_19:B,2754
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_19:C,2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_19:IPB,2754
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_19:IPC,2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:CLK,2733
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:D,2198
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:Q,2733
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:C,2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPC,2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]:CLK,2051
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]:D,1829
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]:Q,2051
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0]:A,1493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0]:B,635
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0]:C,990
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0]:D,280
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0]:Y,280
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:CLK,672
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:D,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]:Q,672
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:CLK,175325
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:D,174523
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:EN,173563
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int:Q,175325
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:C,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]:Y,172565
UART_Protocol_1/mko_0/counter[15]:ALn,175093
UART_Protocol_1/mko_0/counter[15]:CLK,172893
UART_Protocol_1/mko_0/counter[15]:D,169681
UART_Protocol_1/mko_0/counter[15]:Q,172893
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:CLK,173368
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:D,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]:Q,173368
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]:D,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]:Q,2468
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:CLK,1438
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:D,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:Q,1438
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:B,175107
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:CC,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:P,175107
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:S,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI1F1A6[10]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter[14]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[14]:CLK,172944
UART_Protocol_0/UART_RX_Protocol_0/counter[14]:D,174876
UART_Protocol_0/UART_RX_Protocol_0/counter[14]:Q,172944
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:B,173847
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:CC,172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:P,173847
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:S,172878
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI81M01[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:B,175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:C,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPB,175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPC,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_13:IPD,
Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]:ALn,2833
Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]:CLK,672
Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]:D,3086
Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]:Q,672
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]:ALn,2833
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]:CLK,660
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]:D,353
Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]:Q,660
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:CLK,743
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:Q,743
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:B,2568
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:C,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:CC,1856
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:P,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:S,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:CLK,174198
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:D,174095
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:Q,174198
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame:CLK,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame:D,-294
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame:Q,3970
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:B,2854
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:CC,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:P,2854
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:S,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[8]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]:CLK,1934
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]:D,2027
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]:Q,1934
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:CLK,173324
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:D,173234
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:Q,173324
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:D,1255
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]:Q,3222
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect:CLK,173772
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect:D,173650
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect:Q,173772
Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]:A,2941
Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]:B,2910
Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]:Y,2910
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:D,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:CLK,1546
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:Q,1546
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:A,175446
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:B,175411
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:C,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:D,175250
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]:Y,172807
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:CLK,173090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:D,173376
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:Q,173090
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3:A,-158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3:B,-185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3:C,-330
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3:D,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_0_a3_0_a3:Y,-1919
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]:A,1521
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]:B,1479
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]:C,670
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]:D,1364
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]:Y,670
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:CLK,1546
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]:Q,1546
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:A,172987
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:B,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:C,174516
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:Y,172950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:B,175049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:C,173100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:CC,172970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:P,173100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:S,172970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIJOJF2[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]:CLK,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]:D,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]:Q,2365
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:B,175435
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:Y,175435
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]:Q,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:D,1105
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:Q,3222
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:CLK,171695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:D,174975
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:Q,171695
UART_Protocol_1/mko_0/counter_5_cry_20_0:A,169793
UART_Protocol_1/mko_0/counter_5_cry_20_0:B,171439
UART_Protocol_1/mko_0/counter_5_cry_20_0:C,174966
UART_Protocol_1/mko_0/counter_5_cry_20_0:CC,169575
UART_Protocol_1/mko_0/counter_5_cry_20_0:P,169793
UART_Protocol_1/mko_0/counter_5_cry_20_0:S,169575
UART_Protocol_1/mko_0/counter_5_cry_20_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_20_0:Y3A,171490
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:B,304
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:CC,-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:P,304
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:S,-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIECCF2[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_25:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]:C,1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]:Y,1260
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]:C,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]:Y,-1237
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]:CLK,1981
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]:Q,1981
Controler_0/Command_Decoder_0/counter_cry[11]:B,2689
Controler_0/Command_Decoder_0/counter_cry[11]:CC,2639
Controler_0/Command_Decoder_0/counter_cry[11]:P,2689
Controler_0/Command_Decoder_0/counter_cry[11]:S,2639
Controler_0/Command_Decoder_0/counter_cry[11]:Y3,
Controler_0/Command_Decoder_0/counter_cry[11]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:D,2112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:B,174395
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:CC,173079
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:S,173079
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI47N92[10]:Y3A,
Controler_0/ADI_SPI_0/sclk:ALn,2833
Controler_0/ADI_SPI_0/sclk:CLK,3219
Controler_0/ADI_SPI_0/sclk:D,2971
Controler_0/ADI_SPI_0/sclk:EN,2884
Controler_0/ADI_SPI_0/sclk:Q,3219
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:C,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:Y,405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:D,987
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:CLK,1683
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:D,692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]:Q,1683
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]:A,-316
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]:Y,-1192
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0:Y3[8],
Controler_0/Command_Decoder_0/counter_cry[5]:B,2628
Controler_0/Command_Decoder_0/counter_cry[5]:CC,2687
Controler_0/Command_Decoder_0/counter_cry[5]:P,2628
Controler_0/Command_Decoder_0/counter_cry[5]:S,2687
Controler_0/Command_Decoder_0/counter_cry[5]:Y3,
Controler_0/Command_Decoder_0/counter_cry[5]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]:A,1815
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]:B,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]:C,60
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]:D,1616
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]:Y,60
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:A,175200
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:B,175227
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:C,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:D,174238
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:Y,174222
UART_Protocol_1/UART_TX_Protocol_0/state_reg[5]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[5]:CLK,173651
UART_Protocol_1/UART_TX_Protocol_0/state_reg[5]:D,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg[5]:Q,173651
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:B,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:C,174910
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:CC,174137
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:P,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:S,173511
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITGN53[1]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]:D,2108
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]:Q,3185
Data_Block_0/Test_Generator_0/Test_Data_2[4]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[4]:CLK,2004
Data_Block_0/Test_Generator_0/Test_Data_2[4]:D,2531
Data_Block_0/Test_Generator_0/Test_Data_2[4]:Q,2004
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:D,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:Q,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]:Q,175379
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]:A,1853
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]:B,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]:C,-65
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]:D,1654
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]:Y,-65
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:B,392
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:CC,-984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:S,-984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP3Q31[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:B,175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:CC,174947
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:P,175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:S,174947
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]:CLK,-38
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]:D,2643
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]:Q,-38
Controler_0/Command_Decoder_0/counter[13]:ALn,1695
Controler_0/Command_Decoder_0/counter[13]:CLK,-212
Controler_0/Command_Decoder_0/counter[13]:D,2650
Controler_0/Command_Decoder_0/counter[13]:Q,-212
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable:CLK,990
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable:EN,1950
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable:Q,990
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:CLK,1997
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:D,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]:Q,1997
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:D,2103
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]:Q,2328
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set:D,3958
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set:EN,2879
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set:Q,3185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:A,171699
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:B,171655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:CC,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:P,171655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:S,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI35H05[7]:Y3A,171706
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:D,2090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[16]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[16]:CLK,2193
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[16]:D,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[16]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[16]:Q,2193
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:B,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:P,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:C,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]:Y,172565
LED_1_obuf/U_IOPAD:D,
LED_1_obuf/U_IOPAD:E,
LED_1_obuf/U_IOPAD:PAD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:CLK,2082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:D,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:Q,2082
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_26:A,1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_26:Y,1929
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:Q,3970
Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]:A,2236
Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]:B,2229
Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]:Y,2229
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]:Q,175439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:D,2027
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out:CLK,2840
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out:D,3829
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out:Q,2840
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]:CLK,593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]:D,113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]:Q,593
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]:SLn,1056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:D,1157
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:Q,3222
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]:CLK,2772
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]:D,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]:Q,2772
Controler_0/Command_Decoder_0/AE_CMD_Data[8]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[8]:CLK,1332
Controler_0/Command_Decoder_0/AE_CMD_Data[8]:D,1163
Controler_0/Command_Decoder_0/AE_CMD_Data[8]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[8]:Q,1332
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:CLK,1680
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:D,1921
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]:Q,1680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:CLK,-629
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:D,1341
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:Q,-629
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_8:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:CLK,174395
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:D,174011
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]:Q,174395
UART_Protocol_1/mko_0/counter_5_cry_14_0:A,169731
UART_Protocol_1/mko_0/counter_5_cry_14_0:B,171377
UART_Protocol_1/mko_0/counter_5_cry_14_0:C,174901
UART_Protocol_1/mko_0/counter_5_cry_14_0:CC,169628
UART_Protocol_1/mko_0/counter_5_cry_14_0:P,169731
UART_Protocol_1/mko_0/counter_5_cry_14_0:S,169628
UART_Protocol_1/mko_0/counter_5_cry_14_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_14_0:Y3A,171439
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:CLK,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:D,841
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:EN,946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:Q,-1112
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:D,174370
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:B,172564
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:CC,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:P,172564
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:S,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITJGA2[9]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]:CLK,175028
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]:Q,175028
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:B,1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:P,1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:Y3A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:B,2726
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:C,761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:CC,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:P,761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:S,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIMUL62[6]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_33:B,1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_33:C,2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_33:IPB,1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_33:IPC,2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_33:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:Q,3970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:A,2467
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:B,2425
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:C,2359
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:Y,2359
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]:A,833
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]:B,796
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]:C,736
Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]:Y,736
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:B,2665
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:C,-1182
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:CC,-1228
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:P,-1182
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:S,-1228
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIJ3QH08[24]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:A,762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:B,2735
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:P,762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3A,2797
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:Y,175202
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:CLK,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:D,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:Q,667
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_35:B,1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_35:IPB,1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_35:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_19:B,1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_19:C,2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_19:IPB,1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_19:IPC,2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_19:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:A,-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:B,525
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:P,-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_20:Y3A,592
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:C,2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPC,2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:B,174198
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:CC,172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:P,174231
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:S,172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUKAM3[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:B,2701
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:C,694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:CC,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:P,694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:S,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:A,-1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:B,-1081
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4:Y,-1081
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[0]:A,105
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[0]:B,86
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[0]:C,14
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[0]:Y,14
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:B,575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:CC,-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:P,575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:S,-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQVKB2[1]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:B,3068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:C,1123
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:CC,692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:S,692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNO[9]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:CLK,173681
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:Q,173681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:C,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22]:Y,172518
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_10:Y,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]:CLK,-170
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]:D,2542
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]:Q,-170
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[6]:A,-153
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[6]:B,1493
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[6]:Y,-153
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24:A,-1101
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24:B,-1135
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24:C,-1202
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24:D,-1244
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24:Y,-1244
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:CLK,173943
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]:Q,173943
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]:D,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]:Q,1411
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2:A,2329
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2:B,2310
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2:C,1432
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2:D,-515
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2:Y,-515
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]:CLK,2400
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]:Q,2400
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_27:B,2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_27:C,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_27:IPB,2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_27:IPC,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]:Y,-1192
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:D,1927
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]:Q,2328
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]:CLK,2794
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]:D,2766
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]:Q,2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:B,175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:C,175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPB,175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPC,175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:A,-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:B,86
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:P,-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y,-453
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3A,107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:C,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:Y,329
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]:Y,175158
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:B,174949
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:CC,174899
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:P,174949
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:S,174899
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[11]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:D,173365
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]:D,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]:Q,2431
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:C,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]:Y,407
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:D,173236
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:A,760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:B,2784
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:P,760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3A,2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:D,1944
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]:Q,2328
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:CLK,173578
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:D,175322
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:Q,173578
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:B,174933
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:CC,174982
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:P,174933
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:S,174982
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[9]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:C,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21]:Y,172400
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]:CLK,175091
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]:Q,175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_10:Y,
Data_Block_0/Test_Generator_0/Test_Data_4[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_4[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_4[8]:Q,2090
Controler_0/ADI_SPI_0/addr_counter[13]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[13]:CLK,-422
Controler_0/ADI_SPI_0/addr_counter[13]:D,-1218
Controler_0/ADI_SPI_0/addr_counter[13]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[13]:Q,-422
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:B,172180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:CC,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:P,172180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:S,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMI912[7]:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2:A,617
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2:B,-1244
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2:C,-1311
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2:D,-357
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2:Y,-1311
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]:CLK,1382
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]:D,-86
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]:Q,1382
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]:SLn,1056
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]:Y,175158
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[0],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[10],169681
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[11],169651
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[1],169987
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[2],169953
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[3],169778
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[4],169727
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[5],169699
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[6],169758
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[7],169712
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[8],169677
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CC[9],169734
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CO,169548
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[0],169598
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[10],169696
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[11],169757
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[1],169548
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[2],169628
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[3],169676
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[4],169573
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[5],169695
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[6],169664
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[7],169632
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[8],169705
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[9],169727
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[0],171258
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[10],171392
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[11],171469
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[1],171267
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[2],171336
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[3],171331
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[4],169659
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[5],171401
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[6],171310
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[7],171329
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[8],171416
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3A[9],171369
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[0],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[10],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[11],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[1],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[2],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[3],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[4],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[5],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[6],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[7],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[8],
UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]:CLK,666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]:D,86
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]:Q,666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]:SLn,1056
UART_Protocol_0/UART_RX_Protocol_0/counter[29]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[29]:CLK,174625
UART_Protocol_0/UART_RX_Protocol_0/counter[29]:D,174745
UART_Protocol_0/UART_RX_Protocol_0/counter[29]:Q,174625
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]:CLK,2709
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]:D,3213
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]:Q,2709
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]:Q,176230
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:B,2697
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:C,-1134
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:CC,-1185
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:P,-1134
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:S,-1185
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNISKR6I5[16]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:CLK,172912
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]:Q,172912
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[1]/U0:A,-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[1]/U0:B,-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[1]/U0:C,-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[1]/U0:D,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[1]/U0:Y,-760
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10]:Y,-273
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:CLK,2655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:D,1409
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]:Q,2655
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:A,2737
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:B,2604
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:C,2535
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:CC,2797
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:P,2535
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:S,2797
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI0DFI2[1]:Y3A,2611
UART_Protocol_0/mko_0/counter[15]:ALn,175093
UART_Protocol_0/mko_0/counter[15]:CLK,172893
UART_Protocol_0/mko_0/counter[15]:D,169681
UART_Protocol_0/mko_0/counter[15]:Q,172893
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:A,3216
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:B,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:C,3119
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:Y,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[10],692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[1],1899
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[2],995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[3],789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[4],738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[5],710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[6],769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[7],723
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[8],688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:CC[9],745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[0],1639
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[1],688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[2],769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[3],817
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[4],766
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[5],840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[6],792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[7],761
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[8],833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:P[9],991
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_3:IPD,
Controler_0/ADI_SPI_0/addr_counter[9]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[9]:CLK,-230
Controler_0/ADI_SPI_0/addr_counter[9]:D,-1165
Controler_0/ADI_SPI_0/addr_counter[9]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[9]:Q,-230
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO:A,3195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO:Y,3195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:CLK,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:D,173383
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:Q,172948
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[15]:CLK,882
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[15]:D,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[15]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[15]:Q,882
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:Y,175158
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]:C,1111
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]:Y,1111
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]:D,936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]:Y,-1007
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:A,2366
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:B,2322
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:C,2273
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:D,2167
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2:Y,2167
UART_Protocol_1/mko_0/counter_5_cry_16:A,169729
UART_Protocol_1/mko_0/counter_5_cry_16:B,171375
UART_Protocol_1/mko_0/counter_5_cry_16:C,174908
UART_Protocol_1/mko_0/counter_5_cry_16:CC,169630
UART_Protocol_1/mko_0/counter_5_cry_16:P,169729
UART_Protocol_1/mko_0/counter_5_cry_16:S,169630
UART_Protocol_1/mko_0/counter_5_cry_16:Y3,
UART_Protocol_1/mko_0/counter_5_cry_16:Y3A,171454
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:CLK,2240
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:D,2412
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]:Q,2240
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13]:A,174723
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13]:B,174667
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13]:C,173814
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13]:Y,173814
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_29:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:CLK,175317
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:D,173737
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe:Q,175317
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23:A,675
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23:B,631
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23:C,582
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23:D,470
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23:Y,470
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_15:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:D,2105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:C,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:Y,172570
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]:A,-286
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]:B,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]:C,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]:D,2175
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]:Y,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]:CLK,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]:D,3084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]:Q,3119
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:CLK,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]:Q,175361
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:Y,175429
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[9]:A,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[9]:B,2334
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[9]:Y,525
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:A,174498
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:B,173793
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:C,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:D,175262
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:Y,173793
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt:A,2272
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt:B,3139
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt:C,2317
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt:D,1345
Controler_0/Command_Decoder_0/Has_Answer_2_0dflt:Y,1345
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]:A,2295
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]:B,547
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]:C,330
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]:Y,330
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_6:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:B,2718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:C,724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:CC,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:P,724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:S,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_8:A,2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_8:Y,2677
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:D,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:C,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:Y,172672
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid:CLK,998
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid:D,2844
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid:EN,998
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid:Q,998
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:Y,175158
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:A,170411
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:B,170367
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0:Y,170367
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:C,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]:Y,401
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]:Q,1324
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:B,31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:C,60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPB,31
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPC,60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:B,1845
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:C,1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:CC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:P,2616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:Y,1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]:A,3192
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]:Y,-171
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:B,174998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:CC,174960
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:P,174998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:S,174960
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16:A,520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16:B,476
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16:C,427
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16:D,321
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16:Y,321
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:A,575
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:B,531
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:CC,-110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:P,531
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:S,-110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDQVN4[9]:Y3A,581
Controler_0/ADI_SPI_0/addr_counter[14]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[14]:CLK,-186
Controler_0/ADI_SPI_0/addr_counter[14]:D,-1165
Controler_0/ADI_SPI_0/addr_counter[14]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[14]:Q,-186
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]:CLK,175476
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]:Q,175476
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:B,-672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:CC,-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:P,-672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:S,-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIPBU51[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_10:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:CLK,173806
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:Q,173806
Controler_0/Answer_Encoder_0/periph_data_buffer[19]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[19]:CLK,2746
Controler_0/Answer_Encoder_0/periph_data_buffer[19]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[19]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[19]:Q,2746
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:CLK,171675
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:D,175194
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:Q,171675
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]:C,-58
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]:CLK,-1002
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]:Q,-1002
UART_Protocol_1/UART_RX_Protocol_0/counter[16]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[16]:CLK,173758
UART_Protocol_1/UART_RX_Protocol_0/counter[16]:D,174878
UART_Protocol_1/UART_RX_Protocol_0/counter[16]:Q,173758
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9]:B,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9]:C,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9]:D,1961
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9]:Y,-419
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:A,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:B,2693
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:C,2618
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:CC,2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:D,2526
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:P,2526
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:S,2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI8Q959[4]:Y3A,2655
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:CLK,2028
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:D,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]:Q,2028
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_a3_0:A,1451
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_a3_0:B,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_a3_0:C,1487
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_a3_0:Y,-1847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:B,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPB,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:C,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]:Y,172672
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:B,639
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:C,591
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:CC,-176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:S,-176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter[8]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[8]:CLK,171226
UART_Protocol_0/UART_RX_Protocol_0/counter[8]:D,174925
UART_Protocol_0/UART_RX_Protocol_0/counter[8]:Q,171226
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:CLK,-613
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:D,1752
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:Q,-613
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:CLK,173054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:D,173255
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:Q,173054
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:A,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:B,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:C,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:D,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:P,1560
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:Y,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:B,2542
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:C,-1311
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:CC,-1039
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:P,-1311
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:S,-1039
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIO5RIH1[3]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter[5]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[5]:CLK,171218
UART_Protocol_0/UART_RX_Protocol_0/counter[5]:D,174947
UART_Protocol_0/UART_RX_Protocol_0/counter[5]:Q,171218
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:B,2801
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:CC,2687
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:P,2801
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:S,2687
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:C,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:Y,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:B,172899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:C,172851
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:CC,172140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:S,172140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]:A,1855
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]:B,2058
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]:C,-32
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]:D,1656
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]:Y,-32
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:B,2711
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:C,2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:CC,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:P,2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:S,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[19]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:A,-561
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:B,-605
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:CC,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:P,-605
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:S,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI6S567[7]:Y3A,-554
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]:A,887
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]:B,843
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]:C,794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]:D,688
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]:Y,688
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0]:A,173711
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0]:B,173674
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0]:C,173608
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0]:D,173563
UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0]:Y,173563
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:A,-928
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:B,-1011
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:C,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:D,-1099
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:Y,-1112
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]:A,3174
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]:B,673
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]:C,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]:D,-345
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]:Y,-345
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:A,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:B,550
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:P,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_23:Y3A,618
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:C,310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]:Y,310
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:B,1529
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:CC,760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:P,1529
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:S,760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI003G[3]:Y3A,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:B,2733
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:CC,2934
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:P,2733
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:S,2934
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_2:Y3A,
Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]:A,1546
Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]:B,736
Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]:C,1527
Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]:D,1434
Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]:Y,736
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:A,175476
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:B,175439
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:C,173626
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:D,171064
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:Y,171064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[0],-1138
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[10],-1268
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[11],-1298
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[1],-1184
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[2],-1218
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[3],-1165
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[4],-1216
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[5],-1245
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[6],-1189
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[7],-1237
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[8],-1271
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CC[9],-1214
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CI,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:CO,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[0],-1221
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[10],-1123
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[11],-1062
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[1],-1271
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[2],-1191
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[3],-1143
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[4],-1194
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[5],-1121
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[6],-1155
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[7],-1187
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[8],-1114
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:P[9],-1092
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[10],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[11],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3A[9],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[0],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[10],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[11],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[1],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[2],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[3],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[4],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[5],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[6],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[7],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[8],
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1:Y3[9],
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:A,2660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:B,2757
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:CC,2493
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:P,2660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:S,2493
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4FRH9[13]:Y3A,2818
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:CLK,171301
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:D,175104
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:Q,171301
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:D,2101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]:Q,2328
UART_Protocol_1/mko_0/counter[6]:ALn,175093
UART_Protocol_1/mko_0/counter[6]:CLK,172348
UART_Protocol_1/mko_0/counter[6]:D,169758
UART_Protocol_1/mko_0/counter[6]:Q,172348
Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1:A,2278
Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1:B,2244
Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1:C,2175
Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1:Y,2175
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:CLK,-585
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:D,2934
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:Q,-585
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:B,2733
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:CC,2934
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:P,2733
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:S,2934
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[2]:Y3A,
Controler_0/Command_Decoder_0/counter_cry[3]:B,2618
Controler_0/Command_Decoder_0/counter_cry[3]:CC,2766
Controler_0/Command_Decoder_0/counter_cry[3]:P,2618
Controler_0/Command_Decoder_0/counter_cry[3]:S,2766
Controler_0/Command_Decoder_0/counter_cry[3]:Y3,
Controler_0/Command_Decoder_0/counter_cry[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9:A,-957
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9:B,-999
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9:C,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9:D,-1147
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9:Y,-1147
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]:CLK,2018
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]:D,2090
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]:Q,2018
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24:A,-1232
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24:B,-1266
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24:C,-1333
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24:D,-1375
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24:Y,-1375
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]:CLK,2380
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]:D,2306
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]:Q,2380
Controler_0/ADI_SPI_0/data_counter[23]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[23]:CLK,-1004
Controler_0/ADI_SPI_0/data_counter[23]:D,-1182
Controler_0/ADI_SPI_0/data_counter[23]:EN,2768
Controler_0/ADI_SPI_0/data_counter[23]:Q,-1004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]:A,1030
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]:B,986
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]:C,937
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]:D,831
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]:Y,831
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:B,2631
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:C,-1204
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:CC,-1158
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:P,-1204
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:S,-1158
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIR4QQK4[13]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_10:B,1976
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_10:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_10:P,1976
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_10:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_10:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:A,175476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:B,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:C,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:B,175030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:C,2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPB,175030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPC,2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPD,
Controler_0/Answer_Encoder_0/cmd_status_dummy[1]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_dummy[1]:CLK,2790
Controler_0/Answer_Encoder_0/cmd_status_dummy[1]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_dummy[1]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_dummy[1]:Q,2790
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]:CLK,1884
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]:Q,1884
Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0:A,1563
Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0:B,2317
Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0:Y,1563
Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free:CLK,1582
Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free:D,54
Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free:Q,1582
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:B,174913
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:C,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:CC,174159
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:P,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:S,173383
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIS8K46[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:CLK,173090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:D,173376
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]:Q,173090
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:B,2696
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:C,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:CC,204
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:P,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:S,204
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[5]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:A,175470
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:C,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:D,175322
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:Y,175322
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:D,174289
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]:Q,174588
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4]:A,175420
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4]:B,175391
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4]:Y,175391
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:B,171845
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:CC,171476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:P,172148
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:S,171476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIJL2O1[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:CLK,173250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:D,172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:Q,173250
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:CLK,173425
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:D,173210
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:Q,173425
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:A,768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:B,2796
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:P,768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3A,2847
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:B,174998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:C,2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPB,174998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPC,2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]:CLK,-957
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]:Q,-957
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:A,2989
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:B,2962
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:C,3032
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:CC,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:D,2796
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:P,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:S,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO[16]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_24:Y,
Controler_0/Command_Decoder_0/counter[21]:ALn,1695
Controler_0/Command_Decoder_0/counter[21]:CLK,2283
Controler_0/Command_Decoder_0/counter[21]:D,2620
Controler_0/Command_Decoder_0/counter[21]:Q,2283
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:D,1165
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_24:A,2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_24:Y,2684
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:A,1546
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:B,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:C,1455
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:D,1363
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:Y,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:A,175476
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:B,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:C,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]:Y,172812
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:CLK,173650
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:D,176224
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:EN,173676
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:Q,173650
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16:A,-1134
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16:B,-1178
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16:C,-1227
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16:D,-1333
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16:Y,-1333
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:B,-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPB,-160
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:CLK,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:Q,175379
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:B,745
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:CC,-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:P,745
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:S,-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIHEHQ6[16]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:A,2758
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:B,2625
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:C,2565
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:CC,2571
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:P,2565
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:S,2571
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIUSES6[5]:Y3A,2566
Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]:A,3171
Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]:B,3173
Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]:Y,3171
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:A,171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:B,172284
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:CC,172527
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:P,171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:S,172527
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3A,172371
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi:A,2274
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi:B,2240
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi:C,1308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi:D,1397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi:Y,1308
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:B,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:P,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:B,2527
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:C,2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:CC,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:P,2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:S,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNID22E1[1]:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_2[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_2[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_2[7]:Q,2023
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK,286
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:D,254
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:Q,286
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:CLK,743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:Q,743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:B,174955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:C,172995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:CC,174149
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:P,172995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:S,173376
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIRCG2A[0]:Y3A,
UART_Protocol_1/mko_0/counter[13]:ALn,175093
UART_Protocol_1/mko_0/counter[13]:CLK,172426
UART_Protocol_1/mko_0/counter[13]:D,169662
UART_Protocol_1/mko_0/counter[13]:Q,172426
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_5:B,1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_5:C,1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_5:IPB,1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_5:IPC,1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_5:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:CLK,173376
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:D,173153
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]:Q,173376
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2:A,35
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2:B,-9
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2:C,-181
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2:D,-1710
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2:Y,-1710
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:CLK,843
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:D,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]:Q,843
TX_1_obuf/U_IOPAD:D,
TX_1_obuf/U_IOPAD:E,
TX_1_obuf/U_IOPAD:PAD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11:A,908
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11:B,871
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11:C,805
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11:D,760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_11:Y,760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:D,172667
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:D,174270
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]:CLK,2400
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]:Q,2400
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:CLK,175214
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:Q,175214
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_13:C,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_13:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_13:IPC,2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_13:IPD,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]:CLK,175058
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]:Q,175058
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:CLK,986
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:D,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:EN,2908
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]:Q,986
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:A,172426
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:B,172382
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:C,172333
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:D,172227
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16:Y,172227
Controler_0/ADI_SPI_0/rx_data_buffer[6]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[6]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[6]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[6]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[6]:Q,3964
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]:A,-316
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]:Y,-1192
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:CLK,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:D,176200
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:Q,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:C,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]:Y,172570
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2_0:A,1425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2_0:B,-1075
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2_0:C,1455
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2_0:Y,-1075
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:CLK,2467
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:D,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:Q,2467
UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:A,174409
UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:B,174377
UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:Y,174377
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]:Q,175379
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:A,175330
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:B,174397
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:C,173563
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:Y,173563
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:D,1237
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:A,-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:B,998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:CC,-1081
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:P,-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:S,-1081
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3A,1049
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:CLK,2121
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:Q,2121
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:CLK,175056
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:D,175361
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]:Q,175056
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:B,1463
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:C,1408
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:CC,
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:D,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:P,-315
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:Y,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:Y3,
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]:Y3A,
UART_Protocol_0/mko_0/counter_5_cry_9_0:A,169727
UART_Protocol_0/mko_0/counter_5_cry_9_0:B,171369
UART_Protocol_0/mko_0/counter_5_cry_9_0:C,174906
UART_Protocol_0/mko_0/counter_5_cry_9_0:CC,169734
UART_Protocol_0/mko_0/counter_5_cry_9_0:P,169727
UART_Protocol_0/mko_0/counter_5_cry_9_0:S,169734
UART_Protocol_0/mko_0/counter_5_cry_9_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_9_0:Y3A,171369
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:B,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:C,174910
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:CC,174137
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:P,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:S,173511
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIJKAP1[1]:Y3A,
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:B,2733
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:C,-1101
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:CC,-1262
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:P,-1101
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:S,-1262
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIVA6BA8[25]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]:CLK,173795
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]:D,176212
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]:Q,173795
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:A,760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:B,2784
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:P,760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3A,2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]:CLK,2004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]:D,2108
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]:Q,2004
DBGport_3_obuf/U_IOTRI:DOUT,
DBGport_3_obuf/U_IOTRI:EOUT,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:CLK,-613
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:D,1752
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]:Q,-613
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]:CLK,-30
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]:D,2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]:Q,-30
Controler_0/ADI_SPI_0/counter[6]:ALn,2833
Controler_0/ADI_SPI_0/counter[6]:CLK,2413
Controler_0/ADI_SPI_0/counter[6]:D,2746
Controler_0/ADI_SPI_0/counter[6]:Q,2413
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:B,175009
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:CC,174852
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:P,175009
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:S,174852
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[24]:Y3A,
Controler_0/ADI_SPI_0/data_counter[22]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[22]:CLK,-1047
Controler_0/ADI_SPI_0/data_counter[22]:D,-1234
Controler_0/ADI_SPI_0/data_counter[22]:EN,2768
Controler_0/ADI_SPI_0/data_counter[22]:Q,-1047
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:B,2769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:CC,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:P,2769
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:S,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:CLK,173509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:D,174385
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int:Q,173509
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:B,557
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:CC,455
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:P,557
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:S,455
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_13:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1:CLK,1731
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1:D,2010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1:Q,1731
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]:A,175443
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]:B,175427
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]:C,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]:D,175292
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]:Y,174552
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:A,173747
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:B,174546
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]:Y,173747
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:B,171224
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:CC,171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:P,171224
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:S,171302
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNITU111[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:CLK,2057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:D,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:Q,2057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:CLK,173095
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:D,173019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]:Q,173095
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2:A,2426
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2:B,2387
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2:C,2338
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2:D,2226
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2:Y,2226
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]:D,2018
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]:Q,3185
Controler_0/Command_Decoder_0/counter_cry[2]:B,2562
Controler_0/Command_Decoder_0/counter_cry[2]:CC,2934
Controler_0/Command_Decoder_0/counter_cry[2]:P,2562
Controler_0/Command_Decoder_0/counter_cry[2]:S,2934
Controler_0/Command_Decoder_0/counter_cry[2]:Y3,
Controler_0/Command_Decoder_0/counter_cry[2]:Y3A,
Controler_0/Command_Decoder_0/AE_CMD_Data[6]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[6]:CLK,1493
Controler_0/Command_Decoder_0/AE_CMD_Data[6]:D,1158
Controler_0/Command_Decoder_0/AE_CMD_Data[6]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[6]:Q,1493
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01:A,2278
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01:B,1439
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01:C,2187
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01:Y,1439
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:D,1105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:Q,3222
Controler_0/Command_Decoder_0/counter_cry[9]:B,2673
Controler_0/Command_Decoder_0/counter_cry[9]:CC,2722
Controler_0/Command_Decoder_0/counter_cry[9]:P,2673
Controler_0/Command_Decoder_0/counter_cry[9]:S,2722
Controler_0/Command_Decoder_0/counter_cry[9]:Y3,
Controler_0/Command_Decoder_0/counter_cry[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:B,824
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:CC,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:P,824
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:S,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIGKRB9[25]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:B,174956
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:C,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:CC,173050
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:P,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:S,173050
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI0L3GF[5]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:B,175003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:CC,174975
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:P,175003
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:S,174975
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:CLK,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:D,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]:Q,561
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:CLK,2377
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]:Q,2377
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:D,2029
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]:Q,2328
Controler_0/ADI_SPI_0/tx_data_buffer[2]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[2]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[2]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[2]:Q,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]:CLK,518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]:Q,518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:B,56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:C,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPB,56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPC,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_19:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:D,173514
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:Q,175482
UART_Protocol_0/mko_0/counter[3]:ALn,175093
UART_Protocol_0/mko_0/counter[3]:CLK,172193
UART_Protocol_0/mko_0/counter[3]:D,169778
UART_Protocol_0/mko_0/counter[3]:Q,172193
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_9:IPD,
UART_Protocol_1/UART_RX_Protocol_0/state_reg[11]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[11]:CLK,169548
UART_Protocol_1/UART_RX_Protocol_0/state_reg[11]:D,174559
UART_Protocol_1/UART_RX_Protocol_0/state_reg[11]:Q,169548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]:CLK,1907
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]:Q,1907
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]:D,1227
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]:Y,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:B,804
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:CC,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:P,804
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:S,-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI1LOP8[23]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:CLK,2019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:D,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]:Q,2019
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]:Y,175158
LED_1_obuf/U_IOTRI:D,
LED_1_obuf/U_IOTRI:DOUT,
LED_1_obuf/U_IOTRI:EOUT,
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2:A,-288
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2:B,-332
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2:C,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2:D,-1276
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2:Y,-1334
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]:D,2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]:Q,2394
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_24:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED:B,2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED:P,2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:CLK,171588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:D,174941
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]:Q,171588
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0:A,3216
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0:B,3145
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0:C,-515
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0:D,-409
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0:Y,-515
UART_Protocol_1/UART_RX_Protocol_0/counter[3]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[3]:CLK,171900
UART_Protocol_1/UART_RX_Protocol_0/counter[3]:D,175026
UART_Protocol_1/UART_RX_Protocol_0/counter[3]:Q,171900
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3:Y3A,2287
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:C,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:Y,172665
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:A,173788
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:B,174395
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:C,173574
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:D,173669
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1:Y,173574
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:D,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:Q,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:C,172650
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]:Y,172650
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_25:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:C,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:Y,172504
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]:Q,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:A,175449
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:B,175403
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:C,173737
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:Y,173737
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_2:B,1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_2:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_2:P,1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_2:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_2:Y3A,
Controler_0/Command_Decoder_0/AE_CMD_Data[29]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[29]:CLK,1385
Controler_0/Command_Decoder_0/AE_CMD_Data[29]:D,1180
Controler_0/Command_Decoder_0/AE_CMD_Data[29]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[29]:Q,1385
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318:B,174798
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318:CC,
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318:P,174798
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_7:IPD,
Controler_0/ADI_SPI_0/un1_counter_cry_3:B,2295
Controler_0/ADI_SPI_0/un1_counter_cry_3:CC,1981
Controler_0/ADI_SPI_0/un1_counter_cry_3:P,2794
Controler_0/ADI_SPI_0/un1_counter_cry_3:S,1981
Controler_0/ADI_SPI_0/un1_counter_cry_3:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_3:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]:CLK,175038
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]:Q,175038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:B,31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:C,175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPB,31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPC,175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPD,
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:A,174731
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:B,174694
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:C,173804
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:D,173706
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:Y,173706
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_24:A,1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_24:Y,1933
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]:Q,175379
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[10],692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[1],1899
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[2],995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[3],789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[4],738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[5],710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[6],769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[7],723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[8],688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:CC[9],745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[0],1639
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[1],688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[2],769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[3],817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[4],766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[5],840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[6],792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[7],761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[8],833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:P[9],991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3A[9],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0:Y3[9],
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:A,173729
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:B,173692
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:C,173626
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4:Y,173626
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]:D,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]:Q,2437
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:D,173510
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:Q,175482
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:A,174498
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:B,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:C,175367
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:D,175268
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:Y,173002
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:B,2641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:C,634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:CC,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:P,634
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:S,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[3]:Y3A,
Controler_0/ADI_SPI_0/divider_enable_RNI2FLL:A,1202
Controler_0/ADI_SPI_0/divider_enable_RNI2FLL:B,1165
Controler_0/ADI_SPI_0/divider_enable_RNI2FLL:Y,1165
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:CLK,-605
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:D,3002
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:Q,-605
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:CLK,173233
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:D,173216
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]:Q,173233
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:A,172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:B,173258
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:CC,172079
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:P,172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:S,172079
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3A,173309
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:B,2543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:C,2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:CC,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:P,2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:S,2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_7:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:C,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]:Y,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:D,174372
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]:Q,174588
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:B,2711
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:C,-1123
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:CC,-1268
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:P,-1123
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:S,-1268
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI4K51C8[21]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]:CLK,1206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]:D,-4
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]:Q,1206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]:SLn,1056
Controler_0/ADI_SPI_0/wr_addr_buffer[3]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[3]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[3]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[3]:Q,3119
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:B,1421
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:C,516
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:CC,
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:D,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:P,-297
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:Y,-1375
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:D,2107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]:Q,2328
Controler_0/Answer_Encoder_0/cmd_ID[3]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[3]:CLK,-144
Controler_0/Answer_Encoder_0/cmd_ID[3]:D,3958
Controler_0/Answer_Encoder_0/cmd_ID[3]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[3]:Q,-144
Controler_0/Answer_Encoder_0/cmd_ID[3]:SLn,3072
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:B,2726
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:C,761
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:CC,723
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:P,761
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:S,723
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIT1PJT[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:C,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]:Y,408
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:D,173417
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:B,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:CC,-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:P,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:S,-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIEB07A[28]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[10],955
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[11],925
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[1],1453
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[2],1227
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[3],1052
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[4],1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[5],973
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[6],1032
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[7],986
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[8],951
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CC[9],1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:CO,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[0],967
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[10],1062
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[11],1123
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[1],904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[2],1004
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[3],1037
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[4],977
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[5],1067
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[6],1025
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[7],994
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[8],1063
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:P[9],1097
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:CLK,175288
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:D,174472
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]:Q,175288
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:D,176218
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:A,2613
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:B,2451
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:C,2391
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:CC,2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:D,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:P,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:S,2790
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI5CV61[0]:Y3A,2378
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CC[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CI,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CO,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[0],-1963
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[10],-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[11],-1857
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[1],-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[2],-1908
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[3],-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[4],-1991
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[5],-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[6],-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[7],-2023
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[8],-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:P[9],-1925
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[0],586
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[10],582
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[11],618
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[1],544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[2],588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[3],629
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[4],580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[5],621
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[6],577
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[7],546
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[8],592
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3A[9],614
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:Y3[9],
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:A,-1684
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:B,437
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:CC,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:P,-1117
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:S,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3A,1064
Controler_0/Command_Decoder_0/un1_decode_vector6_i:A,2226
Controler_0/Command_Decoder_0/un1_decode_vector6_i:B,2198
Controler_0/Command_Decoder_0/un1_decode_vector6_i:C,1385
Controler_0/Command_Decoder_0/un1_decode_vector6_i:D,2259
Controler_0/Command_Decoder_0/un1_decode_vector6_i:Y,1385
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:C,172670
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:Y,172670
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:B,2789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:C,840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:CC,710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:P,840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:S,710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI4CMIA[4]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:Q,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:B,-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPB,-168
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:B,171532
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:CC,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:P,171568
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:S,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIRM301[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1:A,1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1:B,2052
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1:Y,1043
Controler_0/ADI_SPI_0/data_counter[15]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[15]:CLK,-1070
Controler_0/ADI_SPI_0/data_counter[15]:D,-1156
Controler_0/ADI_SPI_0/data_counter[15]:EN,2768
Controler_0/ADI_SPI_0/data_counter[15]:Q,-1070
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:C,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:Y,172518
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]:A,721
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]:B,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]:C,3059
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]:D,1343
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]:Y,-200
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]:A,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]:B,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]:Y,-1192
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:A,2359
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:B,2322
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:C,2256
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:D,2211
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:Y,2211
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:B,42
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:C,175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPB,42
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPC,175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_23:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:CLK,843
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:D,789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:Q,843
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO_0[0]:A,-1117
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO_0[0]:B,1426
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO_0[0]:Y,-1117
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:CLK,923
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:D,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:Q,923
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4]:A,1030
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4]:B,986
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4]:C,937
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4]:D,831
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4]:Y,831
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:CLK,2273
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:D,2451
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]:Q,2273
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:CLK,173623
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:Q,173623
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:B,2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:CC,2967
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:P,2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:S,2967
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]:CLK,582
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]:Q,582
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:D,2105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:CLK,173132
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:D,173067
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]:Q,173132
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:B,548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:CC,716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:P,548
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:S,716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_2:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:D,174187
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:Q,174588
Controler_0/Answer_Encoder_0/cmd_status_err:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_err:CLK,2746
Controler_0/Answer_Encoder_0/cmd_status_err:D,3952
Controler_0/Answer_Encoder_0/cmd_status_err:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_err:Q,2746
Controler_0/ADI_SPI_0/busy:ALn,2833
Controler_0/ADI_SPI_0/busy:CLK,1364
Controler_0/ADI_SPI_0/busy:D,2370
Controler_0/ADI_SPI_0/busy:Q,1364
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:CLK,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:D,412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:Q,1998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:D,173436
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_12:B,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_12:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_12:P,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_12:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_12:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[10],871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[11],882
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[1],870
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[2],789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[3],762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[4],760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[5],681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[6],797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[7],704
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[8],638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:CC[9],768
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[0],638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[10],2032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[1],1457
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[2],1519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[3],1580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[4],1529
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[5],1587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[6],1680
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[7],1649
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[8],1712
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:P[9],1971
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIKLP9_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]:CLK,2006
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]:Q,2006
Controler_0/ADI_SPI_0/addr_counter[28]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[28]:CLK,-1067
Controler_0/ADI_SPI_0/addr_counter[28]:D,-1349
Controler_0/ADI_SPI_0/addr_counter[28]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[28]:Q,-1067
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:A,2624
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:B,2721
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:CC,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:P,2624
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:S,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIE3QD6[9]:Y3A,2770
UART_Protocol_0/mko_0/counter[13]:ALn,175093
UART_Protocol_0/mko_0/counter[13]:CLK,172426
UART_Protocol_0/mko_0/counter[13]:D,169662
UART_Protocol_0/mko_0/counter[13]:Q,172426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:A,2563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:B,2654
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:CC,2849
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:P,2563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:S,2849
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIAN6R1[1]:Y3A,2714
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:A,-324
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:B,-368
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:CC,-1099
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:P,477
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:S,-1099
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNID3EV7[8]:Y3A,500
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:CLK,173091
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:D,172970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:Q,173091
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]:A,887
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]:B,843
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]:C,794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]:Y,688
Controler_0/Command_Decoder_0/counter[26]:ALn,1695
Controler_0/Command_Decoder_0/counter[26]:CLK,2768
Controler_0/Command_Decoder_0/counter[26]:D,2512
Controler_0/Command_Decoder_0/counter[26]:Q,2768
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]:D,2094
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]:Q,2431
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:A,173469
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:B,173425
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:C,173376
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:D,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:Y,173270
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:D,1254
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39]:Y,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:D,1259
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]:CLK,473
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]:Q,473
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]:D,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]:Q,2394
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]:D,1944
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]:Q,3185
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:A,2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:B,2722
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:CC,2542
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:P,2623
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:S,2542
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI72595[7]:Y3A,2777
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]:C,1256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]:Y,1256
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:B,2767
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:C,-1075
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:CC,-1234
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:P,-1075
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:S,-1234
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIUN1VC7[22]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_24:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_7:IPD,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]:A,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]:B,3185
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]:C,330
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]:D,1229
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]:Y,-62
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:CLK,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:D,176218
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:EN,174045
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:Q,174444
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:CLK,-708
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:D,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:Q,-708
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:A,2773
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:B,2611
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:C,2551
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:CC,2386
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:D,2439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:P,2439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:S,2386
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRFI77[11]:Y3A,2465
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:Y,175158
Controler_0/Command_Decoder_0/decode_vector_6_3dflt:A,3174
Controler_0/Command_Decoder_0/decode_vector_6_3dflt:B,3139
Controler_0/Command_Decoder_0/decode_vector_6_3dflt:C,2169
Controler_0/Command_Decoder_0/decode_vector_6_3dflt:D,2972
Controler_0/Command_Decoder_0/decode_vector_6_3dflt:Y,2169
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]:A,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]:B,3185
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]:C,152
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]:D,1229
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]:Y,-62
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:A,171218
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:B,171181
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:C,171115
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:D,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3:Y,171064
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]:CLK,2467
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]:D,3964
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]:Q,2467
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[0]:A,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[0]:B,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[0]:C,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[0]:D,2167
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[0]:Y,-760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]:C,1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]:Y,1260
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]:CLK,175098
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]:Q,175098
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:B,2943
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:C,991
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:CC,745
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:P,991
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:S,745
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6OE351[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:CLK,639
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:D,2669
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]:Q,639
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:A,2657
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:B,2542
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:C,2481
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:CC,2788
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:D,2375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:P,2375
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:S,2788
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIER3Q2[0]:Y3A,2515
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:A,171476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:B,172697
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:CC,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:P,172043
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:S,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3A,173324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:CLK,1477
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:D,2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:Q,1477
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]:Q,
Data_Block_0/FIFOs_Reader_0/Event_In_Process:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_In_Process:CLK,1528
Data_Block_0/FIFOs_Reader_0/Event_In_Process:D,3958
Data_Block_0/FIFOs_Reader_0/Event_In_Process:EN,2980
Data_Block_0/FIFOs_Reader_0/Event_In_Process:Q,1528
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:B,172406
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:CC,172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:P,172439
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:S,172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIP2T52[8]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]:CLK,1906
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]:D,3916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]:Q,1906
Controler_0/ADI_SPI_0/assert_data_3_0_a2:A,3015
Controler_0/ADI_SPI_0/assert_data_3_0_a2:B,3151
Controler_0/ADI_SPI_0/assert_data_3_0_a2:Y,3015
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:A,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:B,173846
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:C,175337
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:Y,173708
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:A,-738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:B,-888
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:C,-1003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:D,-1078
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:Y,-1078
Controler_0/ADI_SPI_0/data_counter[9]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[9]:CLK,-1029
Controler_0/ADI_SPI_0/data_counter[9]:D,-1109
Controler_0/ADI_SPI_0/data_counter[9]:EN,2768
Controler_0/ADI_SPI_0/data_counter[9]:Q,-1029
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]:D,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]:Y,-1110
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:CLK,831
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:D,710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]:Q,831
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]:CLK,173748
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]:Q,173748
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:D,173417
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:CLK,173250
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:D,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]:Q,173250
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8:A,63
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8:B,19
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8:C,-30
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8:D,-136
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_8:Y,-136
UART_Protocol_1/UART_TX_Protocol_0/state_reg[0]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[0]:CLK,173563
UART_Protocol_1/UART_TX_Protocol_0/state_reg[0]:D,175421
UART_Protocol_1/UART_TX_Protocol_0/state_reg[0]:Q,173563
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:D,173365
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:D,2108
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:B,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPB,175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_3:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]:Y,174607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:CLK,1991
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:D,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]:Q,1991
UART_Protocol_1/mko_0/counter_5_cry_17_0:A,169798
UART_Protocol_1/mko_0/counter_5_cry_17_0:B,171448
UART_Protocol_1/mko_0/counter_5_cry_17_0:C,174967
UART_Protocol_1/mko_0/counter_5_cry_17_0:CC,169601
UART_Protocol_1/mko_0/counter_5_cry_17_0:P,169798
UART_Protocol_1/mko_0/counter_5_cry_17_0:S,169601
UART_Protocol_1/mko_0/counter_5_cry_17_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_17_0:Y3A,171504
Data_Block_0/Test_Generator_0/Test_Data_1[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_1[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_1[11]:Q,2150
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_24:Y,
UART_Protocol_1/mko_0/counter[20]:ALn,175093
UART_Protocol_1/mko_0/counter[20]:CLK,172885
UART_Protocol_1/mko_0/counter[20]:D,169575
UART_Protocol_1/mko_0/counter[20]:Q,172885
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:CLK,173282
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:D,173190
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:Q,173282
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:B,2593
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:C,-1238
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:CC,-1064
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:P,-1238
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:S,-1064
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIHS8JR1[4]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_buffer[9]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[9]:CLK,2720
Controler_0/Answer_Encoder_0/periph_data_buffer[9]:D,-345
Controler_0/Answer_Encoder_0/periph_data_buffer[9]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[9]:Q,2720
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12:Q,3970
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8]:A,175470
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8]:B,175433
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8]:C,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8]:Y,175338
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:Q,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:D,1252
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]:Q,3222
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]:D,2105
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]:Q,3185
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:B,174992
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:CC,174849
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:P,174992
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:S,174849
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[17]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:B,24
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:C,175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPB,24
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPC,175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_25:IPD,
Data_Block_0/Test_Generator_0/Test_Data_7[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_7[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_7[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_7[10]:Q,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:B,1332
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:CC,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:P,1332
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:S,726
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_31:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]:D,2107
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]:Q,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]:Q,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:B,2647
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:C,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:CC,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:P,2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:S,2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIP7F9D[18]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:CLK,2280
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:D,2494
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:Q,2280
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:D,174218
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]:Q,174588
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:D,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:Q,175445
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:A,172283
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:B,171459
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:C,172190
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:D,172084
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13:Y,171459
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3:A,173980
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3:B,173943
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3:C,173871
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3:D,173782
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3:Y,173782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:Q,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:A,-928
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:B,-1011
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:C,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:D,-1099
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:Y,-1112
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:B,175017
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:C,173052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:CC,173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:P,173052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:S,173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI26K7M[5]:Y3A,
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:A,172983
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:B,172941
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:C,172893
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:D,172787
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17:Y,172787
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_29:IPD,
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0:A,173832
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0:B,173795
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0:C,173723
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0:D,173639
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0:Y,173639
UART_Protocol_1/UART_TX_Protocol_0/counter_c1:A,174539
UART_Protocol_1/UART_TX_Protocol_0/counter_c1:B,174508
UART_Protocol_1/UART_TX_Protocol_0/counter_c1:Y,174508
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:B,174922
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:CC,174878
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:P,174922
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:S,174878
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[16]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:B,175031
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:C,2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPB,175031
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPC,2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:CLK,171699
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:D,174960
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:Q,171699
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:CLK,887
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:D,738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]:Q,887
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]:A,3174
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]:Y,-171
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:A,-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:B,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:P,-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_15:Y3A,629
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:CLK,937
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:D,769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:Q,937
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]:CLK,63
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]:D,2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]:Q,63
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:CLK,2082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:D,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:Q,2082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:C,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]:Y,412
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]:D,2103
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]:Q,3185
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:CLK,171936
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:D,174925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:Q,171936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:B,1123
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:CC,925
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:P,1123
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:S,925
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_11:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]:D,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]:Y,-1110
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_3:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6]:B,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6]:C,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6]:D,1961
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6]:Y,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:B,800
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:CC,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:P,800
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:S,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_26:Y3A,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_7:B,2780
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_7:IPB,2780
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_7:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_7:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:Y,3169
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8:Q,3970
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:CLK,174171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:D,173197
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]:Q,174171
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:B,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:CC,-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:P,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:S,-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI3OUT9[27]:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_6[1]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[1]:CLK,1931
Data_Block_0/Test_Generator_0/Test_Data_6[1]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_6[1]:Q,1931
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK,2098
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:D,3964
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q,2098
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:A,173509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:B,173578
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:Y,173509
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:C,172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:Y,172400
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:CLK,2035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:D,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]:Q,2035
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_28:Y,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:A,2467
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:B,2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:C,2374
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0:Y,2374
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_31:B,1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_31:C,2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_31:IPB,1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_31:IPC,2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]:Q,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:B,175021
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:C,173066
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:CC,173059
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:P,173066
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:S,173059
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDJI0B[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:B,1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:CC,936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:P,1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:S,936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_13:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],2018
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:CLK,2000
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:D,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]:Q,2000
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:CLK,1732
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:D,745
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:Q,1732
UART_Protocol_0/UART_TX_Protocol_0/counter[4]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/counter[4]:CLK,174377
UART_Protocol_0/UART_TX_Protocol_0/counter[4]:D,174632
UART_Protocol_0/UART_TX_Protocol_0/counter[4]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/counter[4]:Q,174377
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:CLK,1546
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:D,1236
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:Q,1546
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:CLK,986
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:D,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]:Q,986
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:A,175464
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]:Y,175429
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[10],2494
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[11],2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[1],2901
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[2],2797
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[3],2591
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[4],2540
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[5],2512
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[6],2571
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[7],2525
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[8],2490
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:CC[9],2547
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[0],2616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[10],2814
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[11],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[1],2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[2],2535
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[3],2593
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[4],2542
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[5],2601
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[6],2565
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[7],2533
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[8],2600
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:P[9],2750
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[10],2861
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[11],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[1],2538
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[2],2611
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[3],2604
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[4],2607
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[5],2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[6],2566
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[7],2588
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[8],2660
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3A[9],2785
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[11],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0:Y3[9],
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i:A,3186
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i:B,3143
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i:C,428
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i:Y,428
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:A,174620
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:B,173650
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:C,174536
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:D,174430
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2:Y,173650
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]:D,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]:Q,2468
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:Q,3970
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:CLK,138
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:D,292
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:Q,138
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a2:A,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a2:B,2242
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a2:Y,2242
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:B,2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:C,719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:CC,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:P,719
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:S,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[9]:Y3A,
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]:A,2260
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]:B,2205
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]:C,1395
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]:Y,1395
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:B,174292
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:CC,173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:P,174292
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:S,173068
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI4V724[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3[1]:A,15
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3[1]:B,-6
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3[1]:C,-88
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3[1]:D,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3[1]:Y,-156
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:B,174835
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:CC,174960
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:P,174835
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:S,174960
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[7]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:CLK,2054
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:D,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]:Q,2054
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]:A,173814
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]:B,174570
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]:C,175327
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]:D,174459
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]:Y,173814
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:Q,176230
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:A,175479
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:B,175435
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:D,174457
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]:Y,174457
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/mko_0/counter[9]:ALn,175093
UART_Protocol_1/mko_0/counter[9]:CLK,172227
UART_Protocol_1/mko_0/counter[9]:D,169734
UART_Protocol_1/mko_0/counter[9]:Q,172227
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition:CLK,1295
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition:D,-346
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition:Q,1295
Controler_0/Answer_Encoder_0/cmd_ID[6]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[6]:CLK,-102
Controler_0/Answer_Encoder_0/cmd_ID[6]:D,3958
Controler_0/Answer_Encoder_0/cmd_ID[6]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[6]:Q,-102
Controler_0/Answer_Encoder_0/cmd_ID[6]:SLn,3072
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_15:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:CLK,173660
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:D,173706
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]:Q,173660
Data_Block_0/Test_Generator_0/Test_Data_3[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_3[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_3[10]:Q,2089
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]:CLK,173871
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]:Q,173871
UART_Protocol_0/mko_0/counter_5_cry_13_0:A,169651
UART_Protocol_0/mko_0/counter_5_cry_13_0:B,171297
UART_Protocol_0/mko_0/counter_5_cry_13_0:C,174830
UART_Protocol_0/mko_0/counter_5_cry_13_0:CC,169662
UART_Protocol_0/mko_0/counter_5_cry_13_0:P,169651
UART_Protocol_0/mko_0/counter_5_cry_13_0:S,169662
UART_Protocol_0/mko_0/counter_5_cry_13_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_13_0:Y3A,171369
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:B,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:C,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:CC,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:P,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:S,595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[12]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:A,1450
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:Y,1450
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2:Y3A,2287
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:C,401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:Y,401
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:CLK,173068
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:D,175411
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:EN,175182
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:Q,173068
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]:C,-341
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]:D,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]:Y,-1110
Controler_0/ADI_SPI_0/addr_counter[7]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[7]:CLK,-385
Controler_0/ADI_SPI_0/addr_counter[7]:D,-1169
Controler_0/ADI_SPI_0/addr_counter[7]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[7]:Q,-385
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:CLK,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:A,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:B,926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:CC,-194
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:P,-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:S,-194
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_7:Y3A,976
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]:D,2107
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]:Q,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:B,1063
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:CC,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:P,1063
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:S,951
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_8:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1:A,1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1:B,2052
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1:Y,1043
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_26:Y,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_7:B,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_7:IPB,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_7:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_7:IPD,
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]:Y,3012
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:A,173754
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:B,173706
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:C,175331
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:D,174408
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:Y,173706
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:B,174991
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:C,173026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:CC,172998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:P,173026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:S,172998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIPH422[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:C,2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPB,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPC,2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_31:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:B,-708
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:C,-775
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:D,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:P,-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:Y,938
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S:Y3A,
Data_Block_0/FIFOs_Reader_0/state_reg[1]:ALn,2833
Data_Block_0/FIFOs_Reader_0/state_reg[1]:CLK,3970
Data_Block_0/FIFOs_Reader_0/state_reg[1]:D,2016
Data_Block_0/FIFOs_Reader_0/state_reg[1]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:A,1821
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:B,980
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:C,-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:D,685
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:P,-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:Y,524
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0:Y3A,-58
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:C,172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:Y,172663
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:CLK,172564
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:D,174881
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:Q,172564
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:CLK,2058
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:D,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]:Q,2058
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:A,172206
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:B,172140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:C,171238
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:D,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:Y,171204
UART_Protocol_1/mko_0/counter[21]:ALn,175093
UART_Protocol_1/mko_0/counter[21]:CLK,172991
UART_Protocol_1/mko_0/counter[21]:D,169632
UART_Protocol_1/mko_0/counter[21]:Q,172991
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:A,2374
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:B,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:C,2167
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:D,2092
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO:Y,2092
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:B,173940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:CC,172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:P,173940
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:S,172994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9UC61[5]:Y3A,
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]:A,2044
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]:B,2010
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]:C,1708
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]:D,1668
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]:Y,1668
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]:CLK,515
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]:Q,515
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:B,2715
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:C,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:CC,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:P,2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:S,2140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[23]:Y3A,
Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]:A,2437
Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]:B,3169
Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]:C,3114
Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]:Y,2437
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:D,174519
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]:Q,175439
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]:CLK,641
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]:D,154
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]:Q,641
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]:SLn,1056
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:B,3080
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:CC,2665
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:P,
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:S,2665
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_s_8:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],2751
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],2782
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],2804
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],1265
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],1263
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],1254
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],1256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],1243
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],1261
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],1258
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],993
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],1111
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],1080
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],1097
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],1171
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],1158
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],1182
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],1163
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],1180
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,2513
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],3513
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],3485
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],3481
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],3462
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],3441
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],3499
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],3515
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],3532
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],3522
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],3498
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],1715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],1649
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],1659
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],1638
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],1652
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],1682
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],1624
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],1712
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],1606
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],1598
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:D,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:A,-602
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:B,-646
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:CC,-928
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:P,-646
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:S,-928
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDL883[5]:Y3A,-646
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],56
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],44
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[12],42
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[13],24
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[14],31
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[15],31
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[16],60
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[17],64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[18],14
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[19],17
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],-160
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],-32
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],-65
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],-62
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],-88
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],-64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],-40
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],-86
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],-87
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,2507
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],3513
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],3485
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],3481
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],3462
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],3441
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],3499
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],3515
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],3532
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],3522
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],3498
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],2754
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],2698
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],2735
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],2741
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],2655
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],2690
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:B,2789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:C,833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:CC,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:P,833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:S,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHSJB11[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:B,2587
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:C,2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:CC,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:P,2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:S,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[2]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]:CLK,622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]:D,233
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]:Q,622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]:SLn,1056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:Q,176230
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:B,175034
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:CC,174774
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:P,175034
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:S,174774
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[28]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]:A,175464
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]:B,174546
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]:C,173666
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]:D,174475
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]:Y,173666
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:A,174695
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:B,174658
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:C,174630
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:D,174559
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]:Y,174559
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:B,2101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:CC,-6
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:P,2101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:S,-6
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_18:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:D,173514
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:D,172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]:Q,175482
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:B,175031
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:C,2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPB,175031
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPC,2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_21:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:A,172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:B,174915
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:P,172988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3A,174988
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:C,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:Y,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:B,173972
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:CC,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:P,173972
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:S,172835
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIERQH1[7]:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0:A,-1109
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0:B,-1153
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0:C,-1202
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0:D,-1308
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0:Y,-1308
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11:A,-854
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11:B,-896
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11:C,-942
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11:D,-1046
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11:Y,-1046
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:C,408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]:Y,408
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:CLK,175342
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:D,174414
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:Q,175342
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:CLK,171631
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:D,173601
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]:Q,171631
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7:A,1385
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7:B,2286
Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7:Y,1385
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]:C,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:B,1288
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:C,1226
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:P,2583
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:Y,1226
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]:C,1261
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]:Y,1261
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:B,3086
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:C,882
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:CC,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:S,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_s_10:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[0],2386
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[1],2340
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[2],2306
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[3],2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[4],2308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CC[5],2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:CI,2279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[0],2439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[1],2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[2],2473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[3],2633
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[4],2666
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:P[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[0],2465
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[1],2474
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[2],2544
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[3],2693
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[4],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1:Y3[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_29:B,2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_29:C,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_29:IPB,2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_29:IPC,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_29:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:D,1840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]:Q,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:B,2743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:CC,2715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:P,2743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:S,2715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:A,175458
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:B,175417
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0:Y,175417
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:A,173222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:B,173250
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:C,173090
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:D,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:P,173816
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:Y,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJSG12[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:CLK,-758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:D,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]:Q,-758
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:A,2467
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:B,2425
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:C,2359
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0:Y,2359
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_26:Y,
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]:A,175440
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]:B,175427
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]:C,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]:D,175244
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]:Y,174552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:D,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]:Q,175482
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]:A,1974
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]:B,1940
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]:C,1638
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]:D,1598
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]:Y,1598
UART_Protocol_1/UART_RX_Protocol_0/counter[6]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[6]:CLK,171115
UART_Protocol_1/UART_RX_Protocol_0/counter[6]:D,175006
UART_Protocol_1/UART_RX_Protocol_0/counter[6]:Q,171115
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:CLK,2062
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:D,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]:Q,2062
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51:A,3011
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51:B,2974
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51:C,2819
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51:D,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51:Y,2740
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:CLK,2704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:D,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]:Q,2704
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_31:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8:A,2238
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8:B,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8:C,321
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8:Y,321
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:A,172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:B,175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:P,172957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_3:Y3A,175052
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:A,173889
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:B,173833
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:C,173772
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:D,173666
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]:Y,173666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:C,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:Y,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:C,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]:Y,244
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:A,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:B,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:P,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_1:Y3A,2018
UART_Protocol_0/mko_0/counter[7]:ALn,175093
UART_Protocol_0/mko_0/counter[7]:CLK,172392
UART_Protocol_0/mko_0/counter[7]:D,169712
UART_Protocol_0/mko_0/counter[7]:Q,172392
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:B,2731
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:C,766
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:CC,738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:P,766
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:S,738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI9O8IJ[3]:Y3A,
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[0],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[10],2721
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[11],2730
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[12],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[13],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[1],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[2],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[3],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[4],2686
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[5],2710
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[6],2750
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[7],2752
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[8],2752
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_ADDR[9],2774
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_BLK_EN[0],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_BLK_EN[1],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_BLK_EN[2],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_CLK,152
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[0],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[10],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[11],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[12],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[13],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[14],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[15],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[17],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[18],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[19],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[1],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[2],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[4],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[5],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[6],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[7],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[8],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DIN[9],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[0],208
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[1],152
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[2],1117
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[3],306
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[4],256
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[5],330
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[6],1164
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_DOUT[7],408
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:A_REN,3473
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[10],3483
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[11],3455
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[4],3399
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[5],3463
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[6],3473
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[7],3490
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[8],3492
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_ADDR[9],3468
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_BLK_EN[0],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_BLK_EN[1],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_BLK_EN[2],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_CLK,
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[0],2777
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[10],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[11],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[12],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[13],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[14],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[15],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[16],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[17],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[18],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[19],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[1],2786
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[2],2796
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[3],2794
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[4],2780
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[5],2680
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[6],2717
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[7],2717
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[8],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_DIN[9],
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_WEN[0],3192
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:B_WEN[1],3190
Controler_0/REGISTERS_0/memory_memory_0_0/INST_RAM1K20_IP:ECC_EN,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:CLK,2324
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:D,2464
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]:Q,2324
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:CLK,2048
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:D,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]:Q,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]:CLK,1988
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]:D,2103
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]:Q,1988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:C,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]:Y,172504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:D,2010
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]:Q,2328
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_24:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]:Q,176230
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25:A,2320
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25:B,2283
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25:C,1366
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25:D,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25:Y,-1334
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO:A,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO:Y,1889
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_11:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:B,2711
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:C,2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:CC,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:P,2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:S,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI6E45E[19]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:A,2006
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:B,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:P,2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_4:Y3A,2087
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316:B,174969
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316:P,174969
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_316:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:B,174908
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:CC,174956
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:P,174908
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:S,174956
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[12]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:B,679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:CC,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:P,679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:S,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIS3GV5[13]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:CLK,173287
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:D,173014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:Q,173287
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:D,173514
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:A,871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:B,2954
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:P,871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3A,2978
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]:A,60
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]:B,17
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]:C,-8
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]:D,-76
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]:Y,-76
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:B,175005
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:CC,174826
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:P,175005
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:S,174826
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[22]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_28:Y,1695
Controler_0/Command_Decoder_0/AE_CMD_Data[7]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[7]:CLK,1538
Controler_0/Command_Decoder_0/AE_CMD_Data[7]:D,1182
Controler_0/Command_Decoder_0/AE_CMD_Data[7]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[7]:Q,1538
Controler_0/Command_Decoder_0/counter[6]:ALn,1695
Controler_0/Command_Decoder_0/counter[6]:CLK,-332
Controler_0/Command_Decoder_0/counter[6]:D,2746
Controler_0/Command_Decoder_0/counter[6]:Q,-332
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:CLK,173246
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:D,172983
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]:Q,173246
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:B,2575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:C,2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:CC,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:P,2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:S,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI7N9F3[5]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]:A,1848
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]:B,2051
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]:C,-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]:D,1649
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]:Y,-168
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_26:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:CLK,172835
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:D,174982
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]:Q,172835
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]:CLK,1877
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]:Q,1877
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:CLK,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:D,176200
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:Q,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO:A,2152
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO:Y,2152
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:A,175071
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:B,174508
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:C,175239
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:D,174377
UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa:Y,174377
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:C,172661
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]:Y,172661
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:CLK,2062
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:D,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:Q,2062
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:A,175446
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:B,175411
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:C,175343
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:Y,175343
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_10:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:B,175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPB,175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPD,
LED_3_obuf/U_IOTRI:DOUT,
LED_3_obuf/U_IOTRI:EOUT,
Controler_0/ADI_SPI_0/addr_counter[27]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[27]:CLK,-1111
Controler_0/ADI_SPI_0/addr_counter[27]:D,-1320
Controler_0/ADI_SPI_0/addr_counter[27]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[27]:Q,-1111
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]:CLK,-15
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]:D,2516
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]:Q,-15
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]:A,1776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]:B,1979
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]:C,-64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]:D,1577
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]:Y,-64
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:B,-143
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:CC,-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:P,-143
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:S,-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIO89M[6]:Y3A,
Controler_0/ADI_SPI_0/un1_state_reg_9_i_0:A,1459
Controler_0/ADI_SPI_0/un1_state_reg_9_i_0:B,2847
Controler_0/ADI_SPI_0/un1_state_reg_9_i_0:C,1374
Controler_0/ADI_SPI_0/un1_state_reg_9_i_0:Y,1374
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:D,1958
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]:Q,2328
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:A,173849
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:B,173805
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:C,173756
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:D,173650
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4:Y,173650
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:Y,3169
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK,173757
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:Q,173757
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]:C,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]:Y,-1237
UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0]:A,175473
UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0]:Y,175473
UART_Protocol_1/UART_RX_Protocol_0/state_reg[13]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[13]:CLK,173574
UART_Protocol_1/UART_RX_Protocol_0/state_reg[13]:D,173814
UART_Protocol_1/UART_RX_Protocol_0/state_reg[13]:Q,173574
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]:CLK,1496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]:D,2849
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]:Q,1496
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14:A,2301
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14:B,2271
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14:C,2195
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14:D,2121
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14:Y,2121
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:B,1938
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:CC,768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:P,1971
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:S,768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIG0NO[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:C,172663
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:Y,172663
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]:ALn,2833
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]:CLK,2733
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]:D,2934
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]:EN,3777
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]:Q,2733
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:B,-672
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:CC,-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:P,-672
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:S,-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIV2QJ[3]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]:C,-89
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]:Y,-1045
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4]:A,173290
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4]:B,173246
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4]:C,173197
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4]:D,173091
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4]:Y,173091
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[10],171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[1],172527
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[2],171641
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[3],171384
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[4],171268
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[5],171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[6],173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[7],172966
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[8],172079
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[9],172130
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[0],171302
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[1],171208
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[2],171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[3],171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[4],171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[5],172043
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[6],171950
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[7],171884
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[8],172014
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[9],172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[0],172367
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[1],172371
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[2],172449
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[3],172587
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[4],172649
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[5],173324
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[6],173217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[7],173236
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[8],173309
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[9],173440
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[9],
Data_Block_0/Test_Generator_0/Test_Data_5[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_5[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_5[6]:Q,2052
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]:CLK,3080
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]:D,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]:Q,3080
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:B,175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:CC,174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:P,175061
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:S,174925
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:A,-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:B,86
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:P,-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y,-453
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0:Y3A,107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:A,-111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:B,-194
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:C,-1081
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:D,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:Y,-1965
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_25:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]:C,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]:Y,-1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_24:A,2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_24:Y,2684
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]:CLK,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]:Q,3185
Controler_0/Command_Decoder_0/counter_cry[30]:B,2972
Controler_0/Command_Decoder_0/counter_cry[30]:CC,2541
Controler_0/Command_Decoder_0/counter_cry[30]:P,2972
Controler_0/Command_Decoder_0/counter_cry[30]:S,2541
Controler_0/Command_Decoder_0/counter_cry[30]:Y3,
Controler_0/Command_Decoder_0/counter_cry[30]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]:Q,
Controler_0/Command_Decoder_0/counter[4]:ALn,1695
Controler_0/Command_Decoder_0/counter[4]:CLK,-1179
Controler_0/Command_Decoder_0/counter[4]:D,2715
Controler_0/Command_Decoder_0/counter[4]:Q,-1179
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:Y,3169
Controler_0/ADI_SPI_0/addr_counter[3]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[3]:CLK,-1153
Controler_0/ADI_SPI_0/addr_counter[3]:D,-1119
Controler_0/ADI_SPI_0/addr_counter[3]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[3]:Q,-1153
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:CLK,1424
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:D,2790
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]:Q,1424
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:B,1877
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:CC,-67
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:P,1877
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:S,-67
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_5:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:B,173840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:CC,172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:P,173840
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:S,172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI9A8L[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:B,-728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:CC,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:P,-692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:S,-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNI9F1V[2]:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_2[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_2[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_2[10]:Q,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]:CLK,649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]:Q,649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:B,545
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:CC,485
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:P,545
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:S,485
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_7:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:C,172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:Y,172589
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:CLK,174984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:D,175262
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:Q,174984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:A,173806
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:B,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:C,173715
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:D,173623
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:Y,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:CLK,3119
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]:Q,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:B,1025
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:CC,1032
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:P,1025
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:S,1032
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_6:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:CLK,1587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:D,1874
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:Q,1587
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7]:Y,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:B,633
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:CC,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:P,633
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:S,-2025
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR4G74[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_21:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:CLK,652
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]:Q,652
Controler_0/Answer_Encoder_0/periph_data24_0_a2_2:A,-35
Controler_0/Answer_Encoder_0/periph_data24_0_a2_2:B,-83
Controler_0/Answer_Encoder_0/periph_data24_0_a2_2:C,-153
Controler_0/Answer_Encoder_0/periph_data24_0_a2_2:Y,-153
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]:D,2027
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]:Q,3185
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]:CLK,175096
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]:Q,175096
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0:CLK,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0:D,-210
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0:Q,3970
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:A,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]:Y,174607
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:D,174089
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:Q,174588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0:A,3064
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0:B,2242
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0:C,2024
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0:D,1839
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0:Y,1839
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]:CLK,175088
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]:Q,175088
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:A,2539
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:B,2636
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:CC,2592
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:P,2539
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:S,2592
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5CRV2[3]:Y3A,2710
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:A,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:B,175409
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:C,174509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:Y,174509
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:CLK,174681
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]:Q,174681
Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]:A,2381
Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]:B,2329
Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]:C,2264
Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]:D,2182
Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]:Y,2182
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]:CLK,1957
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]:D,2105
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]:Q,1957
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:B,174395
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:CC,173079
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:P,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:S,173079
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIIJ5B4[10]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
Controler_0/ADI_SPI_0/rx_data_buffer[2]:ALn,2833
Controler_0/ADI_SPI_0/rx_data_buffer[2]:CLK,3964
Controler_0/ADI_SPI_0/rx_data_buffer[2]:D,3964
Controler_0/ADI_SPI_0/rx_data_buffer[2]:EN,2225
Controler_0/ADI_SPI_0/rx_data_buffer[2]:Q,3964
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:CLK,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:D,173188
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]:Q,173270
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]:CLK,1983
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]:D,2107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]:Q,1983
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:A,2433
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:B,2389
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:C,2340
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:D,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:Y,2277
Controler_0/ADI_SPI_0/wr_addr_buffer[1]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[1]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[1]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[1]:Q,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:B,2801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:C,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:CC,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:P,2365
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:S,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNINBBUL[28]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]:A,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]:B,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]:C,-1237
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]:D,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]:Y,-1237
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10:A,-891
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10:B,-933
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10:C,-979
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10:D,-1080
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10:Y,-1080
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:CLK,171627
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:D,175227
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]:Q,171627
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:D,2107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:A,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:B,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:P,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_25:Y3A,543
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]:CLK,175044
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]:Q,175044
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:C,172650
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:Y,172650
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[10],2751
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[11],2760
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[12],2662
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[13],2666
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[4],2728
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[5],2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[6],2792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[7],2794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[8],2782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_ADDR[9],2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_CLK,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[0],129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[10],412
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[11],407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[12],407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[13],410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[14],401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[15],403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[16],390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[17],408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[18],405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[19],405
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[1],140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[2],258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[3],227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[4],244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[5],318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[6],305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[7],329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[8],310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_DOUT[9],327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:A_REN,2111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[10],175773
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[11],175745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[12],175741
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[13],175722
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[4],175701
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[5],175759
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[6],175775
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[7],175792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[8],175782
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_ADDR[9],175758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2],173166
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[0],175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[10],175038
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[11],175031
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[12],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[13],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[14],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[15],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[16],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[17],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[18],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[19],174994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[1],175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[2],175098
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[3],175096
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[4],175088
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[5],174988
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[6],175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[7],175025
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[8],174998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_DIN[9],174980
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_0/UART_RX_Protocol_0/state_reg[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[2]:CLK,170448
UART_Protocol_0/UART_RX_Protocol_0/state_reg[2]:D,175263
UART_Protocol_0/UART_RX_Protocol_0/state_reg[2]:Q,170448
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:B,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:CC,670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:P,453
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:S,670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_1:Y3A,
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:B,2697
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:C,-1121
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:CC,-1245
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:P,-1121
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:S,-1245
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIRAK2H6[16]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:D,1829
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]:Q,2328
UART_Protocol_1/mko_0/counter[24]:ALn,175093
UART_Protocol_1/mko_0/counter[24]:CLK,172190
UART_Protocol_1/mko_0/counter[24]:D,169604
UART_Protocol_1/mko_0/counter[24]:Q,172190
Controler_0/Answer_Encoder_0/periph_data_buffer[12]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[12]:CLK,2781
Controler_0/Answer_Encoder_0/periph_data_buffer[12]:D,-300
Controler_0/Answer_Encoder_0/periph_data_buffer[12]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[12]:Q,2781
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],2760
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],2662
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],2666
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],2728
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],2792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],2794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],2804
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],408
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],310
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],327
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,2111
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],175773
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],175745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],175741
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],175722
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],175701
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],175759
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],175775
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],175792
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],175782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],175758
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],173166
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],175091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],175032
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],175035
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],175014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],175030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],175028
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],175058
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],174997
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],175000
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],175082
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],174982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],175019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],174992
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],174974
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]:CLK,566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]:Q,566
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:A,2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:B,2696
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:CC,2643
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:P,2599
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:S,2643
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI71HD2[2]:Y3A,2708
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4]:A,173290
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4]:B,173246
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4]:C,173197
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4]:D,173091
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4]:Y,173091
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_15:IPD,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:B,174878
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:CC,175026
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:P,174878
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:S,175026
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:B,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:C,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPB,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPC,2746
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:C,172670
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]:Y,172670
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_10:Y,1607
Controler_0/Answer_Encoder_0/state_reg_RNO[4]:A,3207
Controler_0/Answer_Encoder_0/state_reg_RNO[4]:B,2211
Controler_0/Answer_Encoder_0/state_reg_RNO[4]:C,3120
Controler_0/Answer_Encoder_0/state_reg_RNO[4]:D,3008
Controler_0/Answer_Encoder_0/state_reg_RNO[4]:Y,2211
Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]:A,2372
Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]:B,2335
Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]:C,2263
Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]:Y,2263
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]:A,1982
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]:B,1948
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]:C,1646
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]:D,1606
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]:Y,1606
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:CLK,173103
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:D,173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]:Q,173103
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]:CLK,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]:EN,372
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]:Q,1324
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:B,3050
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:C,1045
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:CC,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:P,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:S,563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_s[15]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_15:IPD,
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]:B,3137
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]:Y,3012
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:C,244
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:Y,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:CLK,1980
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:D,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]:Q,1980
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19:A,663
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19:B,619
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19:C,570
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19:D,464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19:Y,464
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:B,175089
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:CC,174825
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:P,175089
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:S,174825
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[27]:Y3A,
UART_Protocol_1/INV_0:A,173563
UART_Protocol_1/INV_0:Y,173563
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:C,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:Y,129
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_10:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]:Y,175429
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:B,3074
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:C,-734
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:CC,-1375
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:P,
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:S,-1375
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNO[31]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:C,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]:Y,129
Controler_0/Command_Decoder_0/cmd_ID[3]:ALn,2833
Controler_0/Command_Decoder_0/cmd_ID[3]:CLK,2296
Controler_0/Command_Decoder_0/cmd_ID[3]:D,1182
Controler_0/Command_Decoder_0/cmd_ID[3]:EN,3598
Controler_0/Command_Decoder_0/cmd_ID[3]:Q,2296
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13]:A,898
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13]:B,861
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13]:C,-1874
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13]:D,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13]:Y,-1919
UART_Protocol_1/UART_RX_Protocol_0/counter[19]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[19]:CLK,174432
UART_Protocol_1/UART_RX_Protocol_0/counter[19]:D,174857
UART_Protocol_1/UART_RX_Protocol_0/counter[19]:Q,174432
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:C,412
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]:Y,412
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:A,172527
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:B,172709
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:C,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:D,171884
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8:Y,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:C,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:Y,172665
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:D,1958
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[2]:A,3210
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[2]:B,3131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[2]:Y,3131
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:D,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:C,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:Y,318
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:B,2910
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:C,368
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:CC,221
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:P,368
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:S,221
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[7]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_buffer[5]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[5]:CLK,2728
Controler_0/Answer_Encoder_0/periph_data_buffer[5]:D,-62
Controler_0/Answer_Encoder_0/periph_data_buffer[5]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[5]:Q,2728
Controler_0/ADI_SPI_0/data_counter[28]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[28]:CLK,-902
Controler_0/ADI_SPI_0/data_counter[28]:D,-1289
Controler_0/ADI_SPI_0/data_counter[28]:EN,2768
Controler_0/ADI_SPI_0/data_counter[28]:Q,-902
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]:A,174559
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]:B,175246
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]:C,175367
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]:D,175221
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]:Y,174559
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]:Y,174607
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0]:A,1017
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0]:B,980
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0]:Y,980
Controler_0/ADI_SPI_0/data_counter[26]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[26]:CLK,-995
Controler_0/ADI_SPI_0/data_counter[26]:D,-1209
Controler_0/ADI_SPI_0/data_counter[26]:EN,2768
Controler_0/ADI_SPI_0/data_counter[26]:Q,-995
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CC[0],982
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CC[1],936
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CC[2],1094
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CC[3],1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CC[4],904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:CI,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:P[0],1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:P[1],1001
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:P[2],1101
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:P[3],1258
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:P[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1:Y3[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:B,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:P,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_1:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]:A,1677
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]:B,1640
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]:C,-1065
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]:Y,-1110
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:A,2735
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:B,2602
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:C,2542
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:CC,2540
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:P,2542
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:S,2540
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIT2FN4[3]:Y3A,2607
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:CLK,-680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:D,1450
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:Q,-680
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:B,2647
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:C,-1200
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:CC,-1177
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:P,-1200
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:S,-1177
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIN4IP56[18]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:A,3070
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:B,2812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:C,946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:Y,946
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]:A,3198
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]:Y,-171
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]:CLK,427
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]:Q,427
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_6:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:CLK,1985
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:D,329
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:Q,1985
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]:CLK,610
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]:D,201
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]:Q,610
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]:SLn,1056
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:B,14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:C,174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPB,14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPC,174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]:CLK,-1928
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]:D,3964
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]:Q,-1928
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:D,2010
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]:Q,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[10],-110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[11],-176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[1],792
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[2],-738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[3],-888
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[4],-1003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[5],-1078
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[6],-928
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[7],-1011
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[8],-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:CC[9],-1099
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[0],-1112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[10],531
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[1],-758
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[2],-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[3],-629
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[4],-680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[5],-606
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[6],-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[7],-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[8],-605
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:P[9],477
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[10],581
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[1],-685
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[2],-616
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[3],-619
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[4],-613
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[5],-550
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[6],-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[7],-627
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[8],-554
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3A[9],500
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0:Y3[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]:CLK,1985
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]:D,2107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]:Q,1985
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:A,174610
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:B,175423
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:Y,174610
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],2751
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],2794
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],2782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],-168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],56
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],44
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],54
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],36
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],43
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],43
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],60
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],14
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],17
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],-160
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],-32
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],-65
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],-62
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],-88
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],-64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],-40
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],-86
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],-87
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,2507
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],3513
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],3485
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],3481
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],3462
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],3441
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],3499
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],3515
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],3532
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],3522
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],3498
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],2778
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],2771
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],2781
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],2828
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],2765
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],2738
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],2720
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK,831
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:D,710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]:Q,831
Controler_0/ADI_SPI_0/rx_data_frame[5]:CLK,2371
Controler_0/ADI_SPI_0/rx_data_frame[5]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[5]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[5]:Q,2371
UART_Protocol_1/mko_0/counter_5_cry_24_0:A,169987
UART_Protocol_1/mko_0/counter_5_cry_24_0:B,171633
UART_Protocol_1/mko_0/counter_5_cry_24_0:C,175166
UART_Protocol_1/mko_0/counter_5_cry_24_0:CC,169604
UART_Protocol_1/mko_0/counter_5_cry_24_0:P,169987
UART_Protocol_1/mko_0/counter_5_cry_24_0:S,169604
UART_Protocol_1/mko_0/counter_5_cry_24_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_24_0:Y3A,171679
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:A,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:B,2655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:P,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_1:Y3A,2728
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:B,174981
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:C,173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:CC,173255
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:P,173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:S,173255
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI86KB9[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]:CLK,2262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]:D,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]:Q,2262
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:CLK,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:D,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:Q,173127
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]:Q,175379
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:A,174590
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:B,174559
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:C,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:D,173603
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]:Y,172807
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:A,173509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:B,173578
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse:Y,173509
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]:CLK,737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]:D,18
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]:Q,737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]:SLn,1056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:CLK,183
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:D,238
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:Q,183
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19:A,-329
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19:B,-1308
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19:C,-422
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19:Y,-1308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_29:IPD,
Controler_0/ADI_SPI_0/divider_enable_RNIU4K11:A,2883
Controler_0/ADI_SPI_0/divider_enable_RNIU4K11:B,2840
Controler_0/ADI_SPI_0/divider_enable_RNIU4K11:C,2768
Controler_0/ADI_SPI_0/divider_enable_RNIU4K11:Y,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:A,2421
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:B,2377
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:C,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]:Y,552
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame:CLK,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame:D,1230
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame:Q,3970
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:A,171501
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:B,171459
UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1:Y,171459
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0[0]:A,1608
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0[0]:B,2295
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0[0]:C,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0[0]:D,3020
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_0[0]:Y,1608
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]:B,3125
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]:Y,3012
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:CLK,173735
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]:Q,173735
UART_Protocol_0/mko_0/counter[6]:ALn,175093
UART_Protocol_0/mko_0/counter[6]:CLK,172348
UART_Protocol_0/mko_0/counter[6]:D,169758
UART_Protocol_0/mko_0/counter[6]:Q,172348
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_10:Y,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:A,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:B,174477
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:Y,174414
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:B,630
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:CC,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:P,630
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:S,500
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_16:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:D,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:Q,175445
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]:A,3145
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]:Y,-171
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:B,2987
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:C,-857
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:CC,-1281
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:P,-857
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:S,-1281
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI1N4AR9[30]:Y3A,
Controler_0/Command_Decoder_0/state_reg_RNO[2]:A,3210
Controler_0/Command_Decoder_0/state_reg_RNO[2]:B,3149
Controler_0/Command_Decoder_0/state_reg_RNO[2]:C,3078
Controler_0/Command_Decoder_0/state_reg_RNO[2]:D,2193
Controler_0/Command_Decoder_0/state_reg_RNO[2]:Y,2193
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:A,173757
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:B,173726
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:C,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:D,173609
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]:Y,172807
Controler_0/Command_Decoder_0/counter[19]:ALn,1695
Controler_0/Command_Decoder_0/counter[19]:CLK,1276
Controler_0/Command_Decoder_0/counter[19]:D,2597
Controler_0/Command_Decoder_0/counter[19]:Q,1276
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:B,2711
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:C,2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:CC,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:P,2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:S,2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[21]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]:C,1256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]:Y,1256
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:C,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]:Y,329
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]:A,887
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]:B,843
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]:C,794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]:D,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]:Y,688
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_33:IPD,
Controler_0/Command_Decoder_0/AE_CMD_Data[1]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[1]:CLK,2165
Controler_0/Command_Decoder_0/AE_CMD_Data[1]:D,993
Controler_0/Command_Decoder_0/AE_CMD_Data[1]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[1]:Q,2165
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:A,174675
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:B,174643
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2:Y,174643
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:Y,175429
Controler_0/System_Controler_0/state_reg_RNO[2]:A,3168
Controler_0/System_Controler_0/state_reg_RNO[2]:B,3173
Controler_0/System_Controler_0/state_reg_RNO[2]:Y,3168
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[7]:A,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[7]:B,1538
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[7]:Y,-108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:A,171695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:B,171654
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:CC,171238
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:P,171654
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:S,171238
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJUFD3[4]:Y3A,171710
ADC_sdio_iobuf/U_IOBI:D,
ADC_sdio_iobuf/U_IOBI:DOUT,
ADC_sdio_iobuf/U_IOBI:E,
ADC_sdio_iobuf/U_IOBI:EOUT,
ADC_sdio_iobuf/U_IOBI:Y,
ADC_sdio_iobuf/U_IOBI:YIN,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:D,173508
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:C,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]:Y,410
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:CLK,175227
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:D,174643
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:EN,173729
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int:Q,175227
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_33:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_33:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_33:IPD,
DBGport_0_obuf/U_IOPAD:D,
DBGport_0_obuf/U_IOPAD:E,
DBGport_0_obuf/U_IOPAD:PAD,
Controler_0/Command_Decoder_0/counter_cry[16]:B,2662
Controler_0/Command_Decoder_0/counter_cry[16]:CC,2618
Controler_0/Command_Decoder_0/counter_cry[16]:P,2662
Controler_0/Command_Decoder_0/counter_cry[16]:S,2618
Controler_0/Command_Decoder_0/counter_cry[16]:Y3,
Controler_0/Command_Decoder_0/counter_cry[16]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:D,174265
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:Q,174588
Data_Block_0/Test_Generator_0/Test_Data_6[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_6[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_6[11]:Q,2150
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:A,173774
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:B,173737
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:C,173671
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:D,173626
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5:Y,173626
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:CLK,1580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:D,1953
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]:Q,1580
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2:A,-313
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2:B,-357
Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2:Y,-357
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:CLK,1546
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]:Q,1546
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:A,171263
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:B,171226
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:C,171160
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:D,171115
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:Y,171115
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_1:B,2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_1:IPB,2837
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_1:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_1:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_6:A,1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_6:Y,1925
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:Q,
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:B,2663
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:C,-1166
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:CC,-1195
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:P,-1166
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:S,-1195
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI21SAA4[10]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:B,622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:CC,-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:P,622
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:S,-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNID3KL2[2]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_27:B,1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_27:C,2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_27:IPB,1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_27:IPC,2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_27:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:CLK,173003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:Q,173003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:A,171627
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:B,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:CC,171578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:P,171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:S,171578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI8BTO1[1]:Y3A,171644
UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]:CLK,170461
UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]:D,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]:Q,170461
Data_Block_0/Test_Generator_0/Test_Data_6[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_6[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_6[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_6[3]:Q,2064
UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:A,174553
UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:B,173729
UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:C,174460
UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:D,174354
UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2:Y,173729
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:B,17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPB,17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPD,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO:A,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO:Y,1933
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]:A,2354
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]:B,614
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]:C,208
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]:Y,208
UART_Protocol_0/mko_0/counter_5_cry_8:A,169705
UART_Protocol_0/mko_0/counter_5_cry_8:B,171351
UART_Protocol_0/mko_0/counter_5_cry_8:C,174878
UART_Protocol_0/mko_0/counter_5_cry_8:CC,169677
UART_Protocol_0/mko_0/counter_5_cry_8:P,169705
UART_Protocol_0/mko_0/counter_5_cry_8:S,169677
UART_Protocol_0/mko_0/counter_5_cry_8:Y3,
UART_Protocol_0/mko_0/counter_5_cry_8:Y3A,171416
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[10],175011
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[11],175020
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[12],174922
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[13],174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[4],174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[5],175006
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[6],175052
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[7],175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[8],175042
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_ADDR[9],175064
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_BLK_EN[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_CLK,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[12],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[13],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[14],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[15],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[17],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[18],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[19],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DIN[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[0],172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[10],172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[11],172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[12],172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[13],172670
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[14],172661
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[15],172663
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[16],172650
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[17],172668
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[18],172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[19],172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[1],172400
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[2],172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[3],172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[4],172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[5],172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[6],172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[7],172589
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[8],172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_DOUT[9],172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:A_REN,174421
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[10],3513
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[11],3485
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[12],3481
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[13],3462
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[4],3441
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[5],3499
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[6],3515
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[7],3532
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[8],3522
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_ADDR[9],3498
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2],908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[0],-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[10],56
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[11],44
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[12],54
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[13],36
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[14],43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[15],43
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[16],60
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[17],64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[18],14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[19],17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[1],-160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[2],-32
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[3],-65
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[4],-62
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[5],-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[6],-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[7],-40
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[8],-86
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_DIN[9],-87
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/INST_RAM1K20_IP:ECC_EN,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:CLK,695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:Q,695
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]:CLK,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]:D,2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]:Q,2431
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_19:IPD,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_10:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1:A,2837
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1:B,2569
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1:C,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1:Y,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8]:A,173287
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8]:B,173250
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8]:Y,173250
Controler_0/REGISTERS_0/state_reg[2]:ALn,2833
Controler_0/REGISTERS_0/state_reg[2]:CLK,2335
Controler_0/REGISTERS_0/state_reg[2]:D,3168
Controler_0/REGISTERS_0/state_reg[2]:Q,2335
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:Q,175379
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7]:A,175420
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7]:B,175391
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7]:Y,175391
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]:CLK,173768
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]:Q,173768
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]:CLK,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]:D,2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]:Q,1543
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]:Y,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:D,2107
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]:Q,2328
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:B,2726
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:C,761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:CC,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:P,761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:S,723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI36FDJ[6]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:D,987
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:Q,3222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:A,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:B,175433
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:C,175325
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:D,174414
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:Y,174414
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]:A,3216
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]:B,283
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]:C,-346
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]:Y,-1195
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:D,976
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:Q,3222
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:Y,175202
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:CLK,175445
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:D,176218
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:EN,175317
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:Q,175445
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]:CLK,1580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]:D,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]:Q,1580
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_19:IPD,
UART_Protocol_1/mko_0/counter_5_cry_2_0:A,169628
UART_Protocol_1/mko_0/counter_5_cry_2_0:B,171274
UART_Protocol_1/mko_0/counter_5_cry_2_0:C,174798
UART_Protocol_1/mko_0/counter_5_cry_2_0:CC,169953
UART_Protocol_1/mko_0/counter_5_cry_2_0:P,169628
UART_Protocol_1/mko_0/counter_5_cry_2_0:S,169953
UART_Protocol_1/mko_0/counter_5_cry_2_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_2_0:Y3A,171336
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:A,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:B,172384
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:CC,171641
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:P,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:S,171641
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2:Y3A,172449
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:B,2587
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:C,2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:CC,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:P,2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:S,2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2UBU1[2]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]:Y,175158
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0:A,526
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0:B,-345
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0:C,417
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0:D,343
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0:Y,-345
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:A,871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:B,2954
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:P,871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_9:Y3A,2978
Controler_0/Command_Decoder_0/counter_cry[15]:B,2722
Controler_0/Command_Decoder_0/counter_cry[15]:CC,2669
Controler_0/Command_Decoder_0/counter_cry[15]:P,2722
Controler_0/Command_Decoder_0/counter_cry[15]:S,2669
Controler_0/Command_Decoder_0/counter_cry[15]:Y3,
Controler_0/Command_Decoder_0/counter_cry[15]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg[1]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[1]:CLK,173767
UART_Protocol_1/UART_TX_Protocol_0/state_reg[1]:D,175310
UART_Protocol_1/UART_TX_Protocol_0/state_reg[1]:Q,173767
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2:A,2290
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2:B,-409
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2:C,2213
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2:Y,-409
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:D,3958
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]:Q,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:CLK,173324
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:D,173234
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]:Q,173324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:B,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:CC,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:P,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:S,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI18JV2[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:A,172100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:B,174070
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:C,171262
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:D,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:Y,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:Y,175429
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_7:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]:C,1097
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]:Y,1097
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]:Q,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:D,2105
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]:Q,2328
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:A,172899
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:B,172862
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:C,171115
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:D,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13:Y,171064
UART_Protocol_1/mko_0/counter_5_cry_8:A,169705
UART_Protocol_1/mko_0/counter_5_cry_8:B,171351
UART_Protocol_1/mko_0/counter_5_cry_8:C,174878
UART_Protocol_1/mko_0/counter_5_cry_8:CC,169677
UART_Protocol_1/mko_0/counter_5_cry_8:P,169705
UART_Protocol_1/mko_0/counter_5_cry_8:S,169677
UART_Protocol_1/mko_0/counter_5_cry_8:Y3,
UART_Protocol_1/mko_0/counter_5_cry_8:Y3A,171416
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:CLK,2322
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:D,2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]:Q,2322
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:A,171624
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:B,171580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:CC,171313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:P,171580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:S,171313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI3TPV2[3]:Y3A,171647
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:A,174516
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:Y,174516
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552:A,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552:B,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552:Y,-479
Controler_0/ADI_SPI_0/data_counter[3]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[3]:CLK,2542
Controler_0/ADI_SPI_0/data_counter[3]:D,-1039
Controler_0/ADI_SPI_0/data_counter[3]:EN,2768
Controler_0/ADI_SPI_0/data_counter[3]:Q,2542
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:Q,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:B,2663
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:C,2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:CC,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:P,2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:S,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNILP6C6[10]:Y3A,
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13:A,2249
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13:B,2224
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13:C,2158
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13:D,2113
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13:Y,2113
UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed:CLK,174542
UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed:D,171064
UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed:Q,174542
UART_Protocol_0/UART_RX_Protocol_0/counter[16]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[16]:CLK,173758
UART_Protocol_0/UART_RX_Protocol_0/counter[16]:D,174878
UART_Protocol_0/UART_RX_Protocol_0/counter[16]:Q,173758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_8:A,1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_8:Y,1926
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:B,2715
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:C,-1119
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:CC,-1242
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:P,-1119
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:S,-1242
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNINEQJ39[23]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:B,612
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:CC,523
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:P,612
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:S,523
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_8:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:CLK,171624
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:D,175026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]:Q,171624
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_8:Y,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:CLK,2091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:D,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:Q,2091
UART_Protocol_0/mko_0/counter[25]:ALn,175093
UART_Protocol_0/mko_0/counter[25]:CLK,172325
UART_Protocol_0/mko_0/counter[25]:D,169558
UART_Protocol_0/mko_0/counter[25]:Q,172325
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:D,174365
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:C,172663
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]:Y,172663
Controler_0/ADI_SPI_0/wr_addr_buffer[6]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[6]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[6]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[6]:Q,3119
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:CLK,172652
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:D,174852
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:Q,172652
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_26:A,2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_26:Y,2680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:CLK,1985
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:D,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:Q,1985
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_9:IPD,
Controler_0/REGISTERS_0/state_reg_RNO[2]:A,3168
Controler_0/REGISTERS_0/state_reg_RNO[2]:B,3173
Controler_0/REGISTERS_0/state_reg_RNO[2]:Y,3168
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_13:B,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_13:C,2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_13:IPB,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_13:IPC,2746
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_13:IPD,
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:A,175458
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:B,173702
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:C,175374
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:D,175262
UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:Y,173702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_6:A,2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_6:Y,2676
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:D,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:B,174982
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPB,174982
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_9:IPD,
UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0]:A,175473
UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0]:Y,175473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:C,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:Y,172487
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:A,175431
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:B,175433
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]:Y,175431
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:C,305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]:Y,305
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:A,2359
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:B,2322
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:C,2256
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:D,2211
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2:Y,2211
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]:CLK,175019
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]:Q,175019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:C,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]:Y,408
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:A,171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:B,172540
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:CC,171384
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:P,171300
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:S,171384
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3A,172587
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]:C,1180
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]:Y,1180
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:B,2789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:C,833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:CC,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:P,833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:S,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBAPF61[7]:Y3A,
Controler_0/ADI_SPI_0/rx_data_frame[2]:CLK,2437
Controler_0/ADI_SPI_0/rx_data_frame[2]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[2]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[2]:Q,2437
Controler_0/System_Controler_0/state_reg[3]:ALn,2833
Controler_0/System_Controler_0/state_reg[3]:CLK,2234
Controler_0/System_Controler_0/state_reg[3]:D,3958
Controler_0/System_Controler_0/state_reg[3]:Q,2234
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]:CLK,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]:D,1840
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]:Q,2048
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]:A,175464
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]:B,175433
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]:C,175327
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]:D,175263
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]:Y,175263
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:D,173247
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_8:Y,
UART_Protocol_0/UART_RX_Protocol_0/STX_Detect:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/STX_Detect:CLK,173833
UART_Protocol_0/UART_RX_Protocol_0/STX_Detect:D,173702
UART_Protocol_0/UART_RX_Protocol_0/STX_Detect:Q,173833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:CLK,1683
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:D,692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]:Q,1683
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]:CLK,174988
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]:Q,174988
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:A,2453
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:B,2465
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:C,-323
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:CC,151
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:D,2248
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:P,-323
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:S,151
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIJ7IHJ[0]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:A,175479
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:B,175435
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:D,174457
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]:Y,174457
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:CLK,176230
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]:Q,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:B,175021
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:CC,173153
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:P,175021
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:S,173153
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2DG34[7]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]:CLK,-137
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]:D,-1195
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]:Q,-137
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_15:B,1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_15:C,2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_15:IPB,1616
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_15:IPC,2792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_15:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:CLK,2019
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:D,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]:Q,2019
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2:A,173943
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2:B,173906
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2:C,173834
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2:D,173748
UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2:Y,173748
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:CLK,1071
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:D,530
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:Q,1071
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:A,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:B,174051
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:C,173963
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0:Y,173038
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0]:A,172843
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0]:B,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0]:Y,172807
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:A,175370
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:B,175429
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:Y,175370
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]:CLK,2334
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]:Q,2334
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9]:A,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9]:B,175427
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9]:Y,175427
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:CLK,173906
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:D,176212
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]:Q,173906
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:D,1840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]:Q,2328
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:D,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]:Q,
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]:CLK,173840
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]:Q,173840
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]:CLK,175019
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]:Q,175019
Controler_0/Answer_Encoder_0/cmd_ID[2]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_ID[2]:CLK,-265
Controler_0/Answer_Encoder_0/cmd_ID[2]:D,3922
Controler_0/Answer_Encoder_0/cmd_ID[2]:EN,2872
Controler_0/Answer_Encoder_0/cmd_ID[2]:Q,-265
Controler_0/Answer_Encoder_0/cmd_ID[2]:SLn,3072
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:B,3080
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:CC,2669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:P,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:S,2669
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s[10]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1952
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1933
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],2024
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]:A,2474
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]:B,-62
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]:C,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]:D,-186
Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]:Y,-186
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]:CLK,175088
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]:Q,175088
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:B,174879
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:CC,174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:P,174879
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:S,174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIP9LS[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:A,173003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:B,172955
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:C,172912
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:D,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]:Y,172812
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]:A,2437
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]:B,2318
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]:C,547
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]:D,447
Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]:Y,447
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]:CLK,173723
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]:Q,173723
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:B,64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:C,174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPB,64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPC,174922
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_31:IPD,
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:A,174625
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:B,174588
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:C,173626
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:D,173626
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7:Y,173626
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[10],692
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[1],1899
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[2],995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[3],789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[4],738
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[5],710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[6],769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[7],723
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[8],688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:CC[9],745
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[0],1639
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[1],688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[2],769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[3],817
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[4],766
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[5],840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[6],792
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[7],761
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[8],833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:P[9],991
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3A[9],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[0],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[10],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[1],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[2],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[3],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[4],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[5],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[6],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[7],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[8],
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0:Y3[9],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:B,175077
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:CC,173210
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:P,175077
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:S,173210
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI91NL5[8]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:B,2726
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:C,761
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:CC,723
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:P,761
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:S,723
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI61R78[6]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]:A,1782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]:B,1985
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]:C,44
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]:D,1583
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]:Y,44
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:B,2943
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:C,991
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:CC,745
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:P,991
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:S,745
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIT85G71[8]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/counter[3]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/counter[3]:CLK,175239
UART_Protocol_0/UART_TX_Protocol_0/counter[3]:D,174632
UART_Protocol_0/UART_TX_Protocol_0/counter[3]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/counter[3]:Q,175239
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:A,-1054
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:B,983
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:C,869
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:Y,-1054
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:ALn,2833
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:CLK,-1965
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:D,3175
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:Q,-1965
Controler_0/Command_Decoder_0/counter_cry[17]:B,2732
Controler_0/Command_Decoder_0/counter_cry[17]:CC,2589
Controler_0/Command_Decoder_0/counter_cry[17]:P,2732
Controler_0/Command_Decoder_0/counter_cry[17]:S,2589
Controler_0/Command_Decoder_0/counter_cry[17]:Y3,
Controler_0/Command_Decoder_0/counter_cry[17]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:A,797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:B,2805
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:P,797
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3A,2862
Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]:A,2842
Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]:B,2862
Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]:C,2134
Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]:D,1305
Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]:Y,1305
UART_Protocol_1/mko_0/MKO_OUT:ALn,175093
UART_Protocol_1/mko_0/MKO_OUT:CLK,
UART_Protocol_1/mko_0/MKO_OUT:D,170952
UART_Protocol_1/mko_0/MKO_OUT:Q,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:B,2663
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:C,2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:CC,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:P,2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:S,2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[10]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:A,171624
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:B,171580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:CC,171313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:P,171580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:S,171313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIO0VR2[3]:Y3A,171647
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]:CLK,861
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]:D,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]:Q,861
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_27:B,1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_27:C,2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_27:IPB,1654
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_27:IPC,2760
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_27:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4]:A,173132
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4]:B,173095
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4]:C,173029
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4]:D,172984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4]:Y,172984
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:CLK,2273
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:D,2525
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]:Q,2273
Controler_0/ADI_SPI_0/op_eq.divider_enable38_5:A,1610
Controler_0/ADI_SPI_0/op_eq.divider_enable38_5:B,1566
Controler_0/ADI_SPI_0/op_eq.divider_enable38_5:C,1499
Controler_0/ADI_SPI_0/op_eq.divider_enable38_5:D,1411
Controler_0/ADI_SPI_0/op_eq.divider_enable38_5:Y,1411
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:D,174365
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:D,172504
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:CLK,173197
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:D,173029
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:Q,173197
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:Y,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:A,3216
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:C,3101
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]:Y,3101
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:A,174681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:B,174637
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:C,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:CLK,937
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:D,769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]:Q,937
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:CLK,171655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:D,175262
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:Q,171655
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]:CLK,489
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]:D,366
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]:Q,489
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]:SLn,1056
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:A,2705
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:B,2543
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:C,2483
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:CC,2390
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:D,2371
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:P,2371
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:S,2390
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI63F94[6]:Y3A,2440
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:A,173084
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:B,173040
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:C,172991
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:D,172885
UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18:Y,172885
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:B,2697
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:C,2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:CC,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:P,2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:S,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNI2U4IB[16]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:D,173365
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]:Q,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:Q,
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[0],174956
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[10],174826
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[11],174796
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[1],174910
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[2],174876
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[3],174929
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[4],174878
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[5],174849
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[6],174905
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[7],174857
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[8],174823
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CC[9],174880
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CI,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:CO,174745
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[0],174908
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[10],175005
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[11],175053
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[1],174849
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[2],174926
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[3],174982
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[4],174922
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[5],174992
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[6],174970
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[7],174939
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[8],174993
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:P[9],175037
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[10],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[11],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[8],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3A[9],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[0],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[10],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[11],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[1],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[2],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[3],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[4],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[5],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[6],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[7],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[8],
UART_Protocol_0/UART_RX_Protocol_0/counter_s_318_CC_1:Y3[9],
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[8]:A,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[8]:B,1489
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[8]:Y,-200
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:B,2937
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:C,-909
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:CC,-1231
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:P,-909
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:S,-1231
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIPINGH9[29]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9:A,815
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9:B,778
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9:C,712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9:D,667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_0_sqmuxa_3_0_9:Y,667
UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:A,174409
UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:B,174377
UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0:Y,174377
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:CLK,-561
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:D,2700
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]:Q,-561
Controler_0/Command_Decoder_0/state_reg[3]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[3]:CLK,1394
Controler_0/Command_Decoder_0/state_reg[3]:D,670
Controler_0/Command_Decoder_0/state_reg[3]:Q,1394
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:B,1803
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:CC,27
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:P,1803
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:S,27
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_4:Y3A,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]:A,3174
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]:B,673
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]:C,525
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]:D,-345
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]:Y,-345
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3:Y3A,2287
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y,
UART_Protocol_0/UART_RX_Protocol_0/counter[9]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[9]:CLK,172048
UART_Protocol_0/UART_RX_Protocol_0/counter[9]:D,174982
UART_Protocol_0/UART_RX_Protocol_0/counter[9]:Q,172048
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:B,175049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:C,173093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:CC,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:P,173093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:S,172948
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5CKLS[7]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]:C,1261
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]:Y,1261
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]:CLK,173639
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]:Q,173639
Data_Block_0/Test_Generator_0/Test_Data_5[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_5[7]:D,2273
Data_Block_0/Test_Generator_0/Test_Data_5[7]:Q,2023
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]:D,2112
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]:Q,3185
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]:B,3009
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]:Y,3009
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]:CLK,175082
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]:Q,175082
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:B,3080
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:C,2649
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:CC,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:S,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNO[31]:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_2[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_2[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_2[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_2[3]:Q,2064
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]:CLK,-64
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]:D,2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]:Q,-64
UART_Protocol_0/UART_TX_Protocol_0/counter_n1:A,175470
UART_Protocol_0/UART_TX_Protocol_0/counter_n1:B,175435
UART_Protocol_0/UART_TX_Protocol_0/counter_n1:Y,175435
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_24:A,1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_24:Y,1933
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]:A,1749
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]:B,1952
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]:C,-86
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]:D,1550
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]:Y,-86
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:B,2733
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:C,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:CC,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:P,2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:S,2060
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[25]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]:CLK,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]:D,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]:Q,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3:A,1309
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3:B,1272
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3:C,1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3:D,-452
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0_a2_1_a3_0_a3:Y,-452
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_5:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]:CLK,-933
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]:Q,-933
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:B,666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:CC,-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:P,666
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:S,-1911
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI9VGH6[15]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:B,174866
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:CC,175006
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:P,174866
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:S,175006
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:CLK,-368
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:D,3101
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]:Q,-368
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a3:A,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a3:B,-328
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a3:Y,-1189
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:CLK,1712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:D,1308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r:Q,1712
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[29]:Y,175158
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_26:A,2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_26:Y,2680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:C,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]:Y,129
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:Q,
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:A,174496
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:B,174459
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0]:Y,174459
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set:CLK,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set:D,3958
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set:EN,2788
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set:Q,2359
UART_Protocol_0/mko_0/MKO_OUT:ALn,175093
UART_Protocol_0/mko_0/MKO_OUT:CLK,
UART_Protocol_0/mko_0/MKO_OUT:D,170952
UART_Protocol_0/mko_0/MKO_OUT:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:CLK,173715
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:Q,173715
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]:D,2105
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]:Q,3185
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[6]:A,483
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[6]:B,2289
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[6]:Y,483
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:B,-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPB,-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_1:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:C,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]:Y,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:B,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:CC,175026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:P,175054
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:S,175026
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:CLK,173029
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:D,173050
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN,176042
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:Q,173029
Controler_0/ADI_SPI_0/divider_enable_RNI0DLL:A,1405
Controler_0/ADI_SPI_0/divider_enable_RNI0DLL:B,1374
Controler_0/ADI_SPI_0/divider_enable_RNI0DLL:Y,1374
UART_Protocol_1/mko_0/counter_5_cry_9_0:A,169727
UART_Protocol_1/mko_0/counter_5_cry_9_0:B,171369
UART_Protocol_1/mko_0/counter_5_cry_9_0:C,174906
UART_Protocol_1/mko_0/counter_5_cry_9_0:CC,169734
UART_Protocol_1/mko_0/counter_5_cry_9_0:P,169727
UART_Protocol_1/mko_0/counter_5_cry_9_0:S,169734
UART_Protocol_1/mko_0/counter_5_cry_9_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_9_0:Y3A,171369
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]:Q,175439
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:CLK,794
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:D,995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:Q,794
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:C,227
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:Y,227
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]:A,-102
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]:B,-144
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]:C,-190
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]:Y,-190
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:D,1257
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:Q,3222
UART_Protocol_0/UART_RX_Protocol_0/counter[22]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[22]:CLK,175005
UART_Protocol_0/UART_RX_Protocol_0/counter[22]:D,174826
UART_Protocol_0/UART_RX_Protocol_0/counter[22]:Q,175005
Controler_0/ADI_SPI_0/data_counter[30]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[30]:CLK,-1115
Controler_0/ADI_SPI_0/data_counter[30]:D,-1281
Controler_0/ADI_SPI_0/data_counter[30]:EN,2768
Controler_0/ADI_SPI_0/data_counter[30]:Q,-1115
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:CLK,606
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:D,691
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]:Q,606
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:B,14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:C,174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPB,14
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPC,174926
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_33:IPD,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:A,172895
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:B,175405
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:C,175343
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]:Y,172895
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]:C,-54
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]:Y,-1045
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2:Y3A,2287
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:B,2726
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:C,761
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:CC,723
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:P,761
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:S,723
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI8QG521[6]:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2:A,3012
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2:B,2366
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2:C,3101
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2:Y,2366
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:CLK,171532
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:D,174991
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]:Q,171532
Controler_0/ADI_SPI_0/counter[1]:ALn,2833
Controler_0/ADI_SPI_0/counter[1]:CLK,1520
Controler_0/ADI_SPI_0/counter[1]:D,1411
Controler_0/ADI_SPI_0/counter[1]:Q,1520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]:CLK,3185
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]:Q,3185
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:B,175340
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:CC,173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:P,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:S,173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:D,172672
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]:Q,175482
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:B,174939
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:CC,174857
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:P,174939
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:S,174857
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[19]:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:A,175204
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:B,175435
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]:Y,175204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:A,171641
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:B,171384
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:C,171268
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:D,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6:Y,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]:Y,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:C,172487
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]:Y,172487
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:D,2005
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]:Q,2328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:A,172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:B,173258
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:CC,172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:P,172014
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:S,172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_8:Y3A,173309
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:B,174948
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:CC,173188
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:P,174948
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:S,173188
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISIRU4[6]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:CLK,794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:D,995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]:Q,794
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]:CLK,675
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]:Q,675
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1:A,1112
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1:B,2255
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1:C,-1847
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1:D,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_19_i_1:Y,-1847
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:C,172670
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]:Y,172670
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CC[0],641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CC[1],595
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CC[2],561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CC[3],614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CC[4],563
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:CI,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:P[0],723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:P[1],660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:P[2],753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:P[3],917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:P[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_6:A,-38
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_6:B,-82
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_6:Y,-82
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:CLK,146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:D,1776
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:Q,146
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:A,171658
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:B,171614
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:CC,171388
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:P,171614
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:S,171388
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGU0V3[5]:Y3A,171614
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]:Y,175429
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:A,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:B,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:P,2150
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_11:Y3A,2205
Controler_0/ADI_SPI_0/rx_data_frame[6]:CLK,2437
Controler_0/ADI_SPI_0/rx_data_frame[6]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[6]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[6]:Q,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:B,1206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:CC,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:P,1221
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:S,-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIQV1GA[29]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:D,174370
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]:Q,174588
Controler_0/Command_Decoder_0/un1_decode_vector6_i_3:A,2296
Controler_0/Command_Decoder_0/un1_decode_vector6_i_3:B,2259
Controler_0/Command_Decoder_0/un1_decode_vector6_i_3:Y,2259
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:CLK,173972
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:D,174037
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:Q,173972
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_25:C,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_25:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_25:IPC,2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_25:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]:Q,176230
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0:A,1453
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0:C,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0:D,-1075
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_0:Y,-1819
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_15:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:CLK,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:D,174610
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:Q,175361
Data_Block_0/Test_Generator_0/Test_Data_3[5]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[5]:CLK,2094
Data_Block_0/Test_Generator_0/Test_Data_3[5]:D,2498
Data_Block_0/Test_Generator_0/Test_Data_3[5]:Q,2094
Data_Block_0/Test_Generator_0/Test_Data_1[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_1[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_1[6]:Q,2052
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:CLK,173469
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:D,173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]:Q,173469
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:Y,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:CLK,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:Q,552
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[0]:Y,175202
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:B,2789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:C,833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:CC,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:P,833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:S,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:Y3,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIF2KF2[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_10:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:B,2679
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:C,2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:CC,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:P,2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:S,2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[17]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:D,173497
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]:Q,175482
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_27:B,2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_27:C,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_27:IPB,2776
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_27:IPC,2760
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_27:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_7:B,2828
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_7:IPB,2828
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_7:IPC,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_7:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX0[0]:A,1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKX0[0]:Y,1933
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:C,172650
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]:Y,172650
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:B,-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:C,174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPB,-64
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPC,174988
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_11:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:C,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:Y,140
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]:Y,175158
Controler_0/ADI_SPI_0/data_counter[11]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[11]:CLK,-1013
Controler_0/ADI_SPI_0/data_counter[11]:D,-1078
Controler_0/ADI_SPI_0/data_counter[11]:EN,2768
Controler_0/ADI_SPI_0/data_counter[11]:Q,-1013
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:CLK,173715
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:Q,173715
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:A,171540
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:B,171502
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:CC,173108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:P,171502
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:S,173108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIJJC71[0]:Y3A,171575
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:A,171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:B,172540
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:CC,171384
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:P,171300
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:S,171384
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3:Y3A,172587
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]:CLK,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]:D,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]:Q,2320
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:D,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:C,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]:Y,227
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6]:A,175470
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6]:B,175433
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6]:C,175338
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6]:Y,175338
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:CLK,171654
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:D,174458
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:Q,171654
UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK,169759
UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:D,175391
UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:Q,169759
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]:A,2978
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]:B,3127
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]:Y,2978
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:CLK,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:D,173706
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:EN,175146
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]:Q,176230
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_5:B,1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_5:C,1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_5:IPB,1722
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_5:IPC,1720
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_5:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:B,17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPB,17
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_35:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:CLK,173992
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:D,173005
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:Q,173992
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:D,2112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]:Q,2328
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6:Q,3970
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:CC[0],173197
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:CC[1],173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:CI,173146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:P[0],175215
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:P[1],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:Y3A[0],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:Y3A[1],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:Y3[0],
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:CLK,1948
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:D,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:Q,1948
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]:B,3108
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]:Y,3012
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:B,175435
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]:Y,175435
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:B,174949
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:CC,174899
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:P,174949
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:S,174899
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[11]:Y3A,
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]:A,3198
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]:B,3173
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]:C,3095
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]:Y,3095
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_10:Y,1607
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]:Q,2289
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:B,175037
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:CC,174880
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:P,175037
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:S,174880
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[21]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71:A,1494
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71:B,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71:C,1676
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71:D,1577
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71:Y,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:CLK,1996
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:D,401
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:Q,1996
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_23:C,2816
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_23:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_23:IPC,2816
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_23:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:CLK,1732
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:D,745
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:Q,1732
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:B,2665
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:CC,2967
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:P,2665
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:S,2967
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:Y3,
Data_Block_0/Test_Generator_0/un27_test_data_1_cry_1:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_7:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:D,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]:Q,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:B,171272
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:C,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:P,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:Y,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2NES:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:CLK,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:D,174457
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:EN,174395
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]:Q,176230
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:CLK,-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:D,2155
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]:Q,-646
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:D,2103
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]:Q,2328
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:CLK,2755
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:D,2256
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]:Q,2755
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:CLK,171540
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:D,175473
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]:Q,171540
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:C,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]:Y,305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:D,174287
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:Y,3169
Controler_0/Answer_Encoder_0/periph_data_buffer[0]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[0]:CLK,2837
Controler_0/Answer_Encoder_0/periph_data_buffer[0]:D,-186
Controler_0/Answer_Encoder_0/periph_data_buffer[0]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[0]:Q,2837
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:CLK,173425
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:D,173210
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]:Q,173425
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:CLK,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:D,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:EN,174222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]:Q,175439
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]:CLK,1934
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]:D,2027
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]:Q,1934
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:B,2743
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:C,-1104
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:CC,-1260
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:P,-1104
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:S,-1260
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNIQSUTT8[27]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]:CLK,1992
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]:D,2112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]:Q,1992
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2:A,2146
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2:B,2107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2:C,2126
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2:D,2010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2:Y,2010
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:B,173972
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:CC,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:P,173972
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:S,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIPBDA3[7]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:A,174573
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:B,174537
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:C,173626
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:D,174387
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]:Y,173626
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:C,129
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:Y,129
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3]:A,174561
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3]:B,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3]:Y,174552
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]:CLK,175025
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]:Q,175025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:CLK,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]:Q,3970
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_21:Y,
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]:A,3210
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]:B,3157
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]:C,3108
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]:D,3038
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]:Y,3038
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]:CLK,631
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]:Q,631
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:CLK,1938
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:D,1898
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]:Q,1938
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:CLK,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]:Q,172950
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]:Y,175158
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:CLK,173682
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:D,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r:Q,173682
UART_Protocol_1/UART_TX_Protocol_0/counter[2]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/counter[2]:CLK,174409
UART_Protocol_1/UART_TX_Protocol_0/counter[2]:D,174673
UART_Protocol_1/UART_TX_Protocol_0/counter[2]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/counter[2]:Q,174409
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:CLK,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:D,173383
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]:Q,172948
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_24:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]:C,1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]:Y,1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:A,2324
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:B,2280
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:C,2231
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:D,1236
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1:Y,1236
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]:A,1782
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]:B,1985
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]:C,44
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]:D,1583
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]:Y,44
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2:A,3222
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2:B,1586
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2:C,686
Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2:Y,686
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]:CLK,1960
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]:D,2105
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]:Q,1960
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0]:A,3213
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0]:Y,3213
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1:A,2803
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1:B,2558
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1:C,2724
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1:D,1695
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1:Y,1695
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]:A,721
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]:B,-190
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]:C,3059
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]:D,1343
Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]:Y,-190
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:CLK,146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:D,1776
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]:Q,146
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:D,174100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]:Q,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:CLK,2805
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:D,2155
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]:Q,2805
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:B,3080
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:CC,2722
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:P,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:S,2722
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s[9]:Y3A,
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3:A,2121
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3:B,2113
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3:C,1068
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3:D,1128
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3:Y,1068
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]:CLK,1543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]:D,2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]:Q,1543
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:CLK,1712
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:D,1840
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]:Q,1712
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:C,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]:Y,390
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:C,172565
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:Y,172565
Data_Block_0/Test_Generator_0/Test_Data_4[11]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_4[11]:CLK,2150
Data_Block_0/Test_Generator_0/Test_Data_4[11]:D,2223
Data_Block_0/Test_Generator_0/Test_Data_4[11]:Q,2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1931
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]:Q,2437
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:CLK,173623
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:D,176230
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:Q,173623
Data_Block_0/Test_Generator_0/Test_Data_5[3]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[3]:CLK,2064
Data_Block_0/Test_Generator_0/Test_Data_5[3]:D,2737
Data_Block_0/Test_Generator_0/Test_Data_5[3]:Q,2064
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:A,173754
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:B,173706
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:C,175331
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:D,174408
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]:Y,173706
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1:A,2837
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1:B,2569
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1:C,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1:Y,713
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_11:B,2717
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_11:C,2686
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_11:IPB,2717
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_11:IPC,2686
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_11:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:B,-143
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:CC,-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:P,-143
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:S,-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIF7LQ1[6]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:A,2830
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:B,2670
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:C,2598
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:CC,2329
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:D,2498
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:P,2498
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:S,2329
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINT4H6[10]:Y3A,2565
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,173805
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:C,173675
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,173002
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:B,2743
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:C,2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:CC,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:P,2291
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:S,2062
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIA4L2L[27]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:C,172665
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:Y,172665
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]:Y,175158
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:A,2256
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:Y,2256
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:A,-1166
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:B,-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:C,-1251
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:D,-1365
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:Y,-2043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:D,1152
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:D,1248
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]:Q,3222
Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]:A,3012
Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]:B,3131
Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]:C,3119
Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]:Y,3012
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:D,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:C,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]:Y,172589
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:CLK,173003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]:Q,173003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]:Y,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:A,-738
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:B,-888
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:C,-1003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:D,-1078
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:Y,-1078
UART_Protocol_0/mko_0/counter[23]:ALn,175093
UART_Protocol_0/mko_0/counter[23]:CLK,173084
UART_Protocol_0/mko_0/counter[23]:D,169548
UART_Protocol_0/mko_0/counter[23]:Q,173084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11]:A,2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11]:B,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11]:C,-419
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11]:D,1961
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11]:Y,-419
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:Q,176230
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]:CLK,173782
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]:Q,173782
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2]:A,175464
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2]:B,175415
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2]:C,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2]:Y,175338
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_33:C,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_33:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_33:IPC,2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_33:IPD,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:A,173324
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:B,173282
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:C,173233
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:D,173127
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:Y,173127
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIHSTN1:A,174082
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIHSTN1:B,175281
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIHSTN1:Y,174082
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:B,526
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:CC,493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:P,526
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:S,493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_4:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:CLK,173731
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:EN,173626
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]:Q,173731
Controler_0/Command_Decoder_0/counter_cry[6]:B,2606
Controler_0/Command_Decoder_0/counter_cry[6]:CC,2746
Controler_0/Command_Decoder_0/counter_cry[6]:P,2606
Controler_0/Command_Decoder_0/counter_cry[6]:S,2746
Controler_0/Command_Decoder_0/counter_cry[6]:Y3,
Controler_0/Command_Decoder_0/counter_cry[6]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:D,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:A,171262
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:B,173293
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:C,173185
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2:Y,171262
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]:CLK,464
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]:Q,464
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:C,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]:Y,172578
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:B,175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:C,175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPB,175098
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPC,175096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_5:IPD,
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:B,2543
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:C,-1304
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:CC,-1073
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:P,-1304
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:S,-1073
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:Y3,
Controler_0/ADI_SPI_0/data_counter_RNI6D4KF2[6]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:CLK,175445
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:D,176218
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:EN,175317
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY:Q,175445
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:A,173806
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:B,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:C,173715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:D,173623
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:A,1450
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]:Y,1450
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R:A,2772
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R:B,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R:C,2840
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R:Y,2487
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_29:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_29:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_29:IPD,
Controler_0/Answer_Encoder_0/cmd_CDb_RNO:A,3210
Controler_0/Answer_Encoder_0/cmd_CDb_RNO:B,3161
Controler_0/Answer_Encoder_0/cmd_CDb_RNO:C,3095
Controler_0/Answer_Encoder_0/cmd_CDb_RNO:Y,3095
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_19:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:Y,175158
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]:Q,2437
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1:A,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1:B,175124
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1:Y,173864
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:A,2425
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:B,2388
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:C,2322
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:D,2277
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:Y,2277
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:CLK,173054
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:D,173255
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:Q,173054
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:D,3175
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:Q,
Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]:A,670
Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]:B,1284
Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]:C,1372
Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]:D,1337
Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]:Y,670
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:D,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:Q,175482
Controler_0/ADI_SPI_0/addr_counter[22]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[22]:CLK,-1227
Controler_0/ADI_SPI_0/addr_counter[22]:D,-1298
Controler_0/ADI_SPI_0/addr_counter[22]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[22]:Q,-1227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:B,2731
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:C,766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:CC,738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:P,766
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:S,738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5GN6L[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:CLK,1994
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:D,403
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]:Q,1994
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:B,641
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:CC,-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:P,641
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:S,-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:A,-585
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:B,-629
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:CC,-888
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:P,-629
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:S,-888
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NT73[2]:Y3A,-619
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:CLK,173025
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:D,175343
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:EN,175182
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]:Q,173025
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:Y,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0:A,3192
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0:B,2234
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0:C,2978
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0:D,1230
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0:Y,1230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:CLK,173135
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:D,173138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]:Q,173135
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o2:A,2300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o2:B,433
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o2:C,2212
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o2:Y,433
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:B,2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:CC,2687
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:P,2801
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:S,2687
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:D,173517
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]:Q,175482
UART_Protocol_1/mko_0/counter[19]:ALn,175093
UART_Protocol_1/mko_0/counter[19]:CLK,172983
UART_Protocol_1/mko_0/counter[19]:D,169609
UART_Protocol_1/mko_0/counter[19]:Q,172983
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:A,175476
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:B,175439
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:C,173626
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:D,171064
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31:Y,171064
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:CLK,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:D,174610
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]:Q,175361
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:D,1259
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:Q,3222
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]:Q,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:D,173425
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:Q,175482
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]:CLK,173834
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]:Q,173834
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:D,174187
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:Q,174588
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:CLK,173789
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:D,174100
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:Q,173789
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]:CLK,175032
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]:Q,175032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:D,173519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[14]:CLK,845
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[14]:D,614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[14]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[14]:Q,845
Controler_0/ADI_SPI_0/addr_counter[21]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[21]:CLK,-1333
Controler_0/ADI_SPI_0/addr_counter[21]:D,-1268
Controler_0/ADI_SPI_0/addr_counter[21]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[21]:Q,-1333
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:A,175476
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:B,175439
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:D,174457
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]:Y,174457
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[10],871
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[11],882
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[1],870
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[2],789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[3],762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[4],760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[5],681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[6],797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[7],704
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[8],638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:CC[9],768
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[0],638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[10],2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[1],1457
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[2],1519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[3],1580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[4],1529
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[5],1587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[6],1680
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[7],1649
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[8],1712
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:P[9],1971
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIO69_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:C,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21]:Y,172400
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:A,172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:B,175056
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:P,172965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_8:Y3A,175107
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_24:Y,
Controler_0/ADI_SPI_0/assert_data:ALn,2833
Controler_0/ADI_SPI_0/assert_data:CLK,-313
Controler_0/ADI_SPI_0/assert_data:D,3015
Controler_0/ADI_SPI_0/assert_data:EN,2847
Controler_0/ADI_SPI_0/assert_data:Q,-313
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:B,174888
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:CC,174947
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:P,174888
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:S,174947
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:CLK,712
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:D,660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:EN,2733
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]:Q,712
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:B,1204
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:CC,721
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:P,1204
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:S,721
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_30:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_10:Y,
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1[11]:A,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1[11]:B,1489
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1[11]:Y,-200
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:C,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]:Y,408
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_4:Y3A,
Controler_0/ADI_SPI_0/data_counter[7]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[7]:CLK,-1135
Controler_0/ADI_SPI_0/data_counter[7]:D,-1104
Controler_0/ADI_SPI_0/data_counter[7]:EN,2768
Controler_0/ADI_SPI_0/data_counter[7]:Q,-1135
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6:A,1242
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6:B,1211
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6:Y,1211
Controler_0/Command_Decoder_0/counter_cry[13]:B,2589
Controler_0/Command_Decoder_0/counter_cry[13]:CC,2650
Controler_0/Command_Decoder_0/counter_cry[13]:P,2589
Controler_0/Command_Decoder_0/counter_cry[13]:S,2650
Controler_0/Command_Decoder_0/counter_cry[13]:Y3,
Controler_0/Command_Decoder_0/counter_cry[13]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:A,-110
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:B,-176
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:C,-1078
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:D,-1112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0:Y,-1112
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_8:A,2677
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_8:Y,2677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:CLK,175346
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:D,176212
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:Q,175346
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:CLK,2954
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]:Q,2954
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:D,174287
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]:Q,174588
Controler_0/ADI_SPI_0/addr_counter[19]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[19]:CLK,-1220
Controler_0/ADI_SPI_0/addr_counter[19]:D,-1271
Controler_0/ADI_SPI_0/addr_counter[19]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[19]:Q,-1220
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]:CLK,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]:D,87
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]:EN,1894
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]:Q,3222
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]:Q,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:CLK,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:D,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:D,1157
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:CLK,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]:Q,3970
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:A,174496
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:B,174499
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:C,173509
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:D,173476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]:Y,173476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:Y,175429
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]:CLK,-173
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]:D,2493
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]:EN,1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]:Q,-173
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:B,-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPB,-88
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_9:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:A,175470
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:B,175435
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]:Y,175435
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:B,1680
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:CC,797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:P,1680
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:S,797
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIT9HJ[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_35:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:CLK,2096
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:D,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]:Q,2096
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:B,174926
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:CC,174876
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:P,174926
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:S,174876
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[14]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5]:Y,-273
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:A,173049
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:B,172966
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:C,172079
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:D,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10:Y,171195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]:Q,2437
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIMFF02:A,174082
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIMFF02:B,175281
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIMFF02:Y,174082
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:CLK,1845
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:D,2140
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:Q,1845
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:C,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]:Y,129
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:A,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:B,2557
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:CC,2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:P,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:S,2906
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIEES81[0]:Y3A,2636
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]:A,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]:B,-386
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]:C,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]:Y,-1192
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:C,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]:Y,172487
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]:Y,172667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9:A,-80
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9:B,-124
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9:C,-173
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9:D,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_9:Y,-279
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:D,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]:Q,175445
UART_Protocol_1/UART_TX_Protocol_0/state_reg[11]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[11]:CLK,171195
UART_Protocol_1/UART_TX_Protocol_0/state_reg[11]:D,175204
UART_Protocol_1/UART_TX_Protocol_0/state_reg[11]:Q,171195
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]:Y,405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]:Y,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:B,2789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:C,833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:CC,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:P,833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:S,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFL699[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]:Y,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:B,1062
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:CC,955
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:P,1062
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:S,955
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_10:Y3A,
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3]:A,2354
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3]:B,614
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3]:C,306
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3]:Y,306
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_11:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:A,2776
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:B,2614
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:C,2545
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:CC,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:D,2442
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:P,2442
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:S,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNINCK83[4]:Y3A,2512
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]:CLK,175058
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]:Q,175058
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]:CLK,173832
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]:Q,173832
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:D,173425
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]:Q,176230
Controler_0/Command_Decoder_0/state_reg[9]:ALn,2833
Controler_0/Command_Decoder_0/state_reg[9]:CLK,1527
Controler_0/Command_Decoder_0/state_reg[9]:D,696
Controler_0/Command_Decoder_0/state_reg[9]:Q,1527
UART_Protocol_1/UART_RX_Protocol_0/counter[27]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[27]:CLK,173737
UART_Protocol_1/UART_RX_Protocol_0/counter[27]:D,174825
UART_Protocol_1/UART_RX_Protocol_0/counter[27]:Q,173737
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]:B,2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]:P,2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]:CLK,174992
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]:Q,174992
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:CLK,175445
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:D,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]:Q,175445
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]:D,1927
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]:Q,3185
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_s_10:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_24:Y,
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:A,175202
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:B,175445
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[6]:Y,175202
Controler_0/Command_Decoder_0/counter[9]:ALn,1695
Controler_0/Command_Decoder_0/counter[9]:CLK,639
Controler_0/Command_Decoder_0/counter[9]:D,2722
Controler_0/Command_Decoder_0/counter[9]:Q,639
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:D,174089
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]:Q,174588
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:A,2726
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:B,2611
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:C,2550
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:CC,2436
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:D,2444
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:P,2444
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:S,2436
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNIRVSAC[6]:Y3A,2565
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_10:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:D,173334
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]:CLK,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]:Q,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]:Q,2289
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:A,3213
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:Y,3213
UART_Protocol_1/UART_RX_Protocol_0/state_reg[10]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[10]:CLK,170367
UART_Protocol_1/UART_RX_Protocol_0/state_reg[10]:D,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg[10]:Q,170367
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:CLK,171627
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:D,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:EN,174814
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:Q,171627
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:C,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]:Y,172578
UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:A,169548
UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:B,173092
UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:Y,169548
DBGport_0_obuf/U_IOTRI:D,
DBGport_0_obuf/U_IOTRI:DOUT,
DBGport_0_obuf/U_IOTRI:EOUT,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:B,646
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:CC,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:P,646
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:S,602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_9:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[15]:CLK,2473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[15]:D,2308
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[15]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[15]:Q,2473
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:CLK,173068
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:D,175411
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:EN,175182
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]:Q,173068
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]:A,175443
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]:B,175427
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]:C,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]:D,175292
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]:Y,174552
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_33:B,1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_33:C,2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_33:IPB,1621
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_33:IPC,2666
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_33:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]:C,1097
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]:Y,1097
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_31:IPB,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_31:IPC,
Controler_0/REGISTERS_0/memory_memory_0_0/CFG_31:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:D,1091
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:CLK,175379
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]:Q,175379
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_35:B,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_35:IPB,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_35:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:C,172518
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]:Y,172518
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:A,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:B,174171
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:C,173169
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:CC,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:D,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:P,173885
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:Y,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:Y3,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_17:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_17:IPC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_17:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2:A,2229
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2:B,2103
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2:C,2041
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2:Y,2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o3:A,1295
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o3:B,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o3:C,1303
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_8_i_0_o3:Y,-1189
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:CLK,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:D,174270
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]:Q,174588
UART_Protocol_0/UART_RX_Protocol_0/counter[30]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[30]:CLK,174588
UART_Protocol_0/UART_RX_Protocol_0/counter[30]:D,174801
UART_Protocol_0/UART_RX_Protocol_0/counter[30]:Q,174588
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]:A,175440
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]:B,175427
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]:C,174552
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]:D,175244
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]:Y,174552
Controler_0/ADI_SPI_0/un1_counter_cry_5:B,2801
Controler_0/ADI_SPI_0/un1_counter_cry_5:CC,2687
Controler_0/ADI_SPI_0/un1_counter_cry_5:P,2801
Controler_0/ADI_SPI_0/un1_counter_cry_5:S,2687
Controler_0/ADI_SPI_0/un1_counter_cry_5:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_5:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]:CLK,174997
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]:Q,174997
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i:A,3081
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i:B,-210
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i:C,3102
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i:Y,-210
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:B,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:C,2871
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:CC,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:P,2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:S,2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_9:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:A,2066
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:B,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:P,2064
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_3:Y3A,2082
UART_Protocol_1/UART_RX_Protocol_0/counter[7]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[7]:CLK,171160
UART_Protocol_1/UART_RX_Protocol_0/counter[7]:D,174960
UART_Protocol_1/UART_RX_Protocol_0/counter[7]:Q,171160
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:C,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]:Y,172504
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
Controler_0/ADI_SPI_0/sdio_1_RNO:A,2100
Controler_0/ADI_SPI_0/sdio_1_RNO:B,3027
Controler_0/ADI_SPI_0/sdio_1_RNO:Y,2100
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_10:Y,1607
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:A,173897
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:B,174378
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:C,174600
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:D,174228
UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2:Y,173897
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:A,2953
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:B,2841
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:C,2767
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:CC,2458
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:D,2674
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:P,2674
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:S,2458
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNII9GGF[8]:Y3A,2762
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:B,1712
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:CC,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:P,1712
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:S,638
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIUNVM[7]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:B,2733
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:CC,2934
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:P,2733
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:S,2934
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:CLK,174496
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:D,173476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]:Q,174496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[0]/U0:A,-617
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[0]/U0:B,-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[0]/U0:C,-718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[0]/U0:D,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/OR4_R_DATA[0]/U0:Y,-760
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2_RNO[13]:A,-1710
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2_RNO[13]:B,892
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2_RNO[13]:Y,-1710
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_19:B,1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_19:C,2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_19:IPB,1656
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_19:IPC,2794
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_19:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Q[0]:A,2272
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Q[0]:B,2223
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Q[0]:C,2016
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Q[0]:Y,2016
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_31:B,2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_31:C,2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_31:IPB,2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_31:IPC,2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_31:IPD,
UART_Protocol_0/UART_RX_Protocol_0/counter[24]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[24]:CLK,173692
UART_Protocol_0/UART_RX_Protocol_0/counter[24]:D,174852
UART_Protocol_0/UART_RX_Protocol_0/counter[24]:Q,173692
UART_Protocol_1/mko_0/counter[16]:ALn,175093
UART_Protocol_1/mko_0/counter[16]:CLK,171459
UART_Protocol_1/mko_0/counter[16]:D,169630
UART_Protocol_1/mko_0/counter[16]:Q,171459
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:B,43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:C,175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPB,43
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPC,175020
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_27:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[10],-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[1],-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[2],-1522
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[3],-1776
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[4],-1892
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[5],-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[6],-111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[7],-194
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[8],-1081
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:CC[9],-1030
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[0],-1861
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[1],-1955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[2],-1965
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[3],-1860
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[4],-1855
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[5],-1117
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[6],-1210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[7],-1276
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[8],-1146
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:P[9],-1043
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[0],107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[1],111
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[2],189
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[3],327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[4],389
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[5],1064
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[6],957
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[7],976
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[8],1049
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3A[9],1180
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:A,172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:B,175065
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:P,172994
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_5:Y3A,175122
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:CLK,2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:D,1843
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]:Q,2032
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:B,174998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:CC,174960
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:P,174998
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:S,174960
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[7]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:CLK,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:D,2971
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1:Q,1946
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]:A,-75
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]:B,2400
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]:C,-200
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]:D,447
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]:Y,-200
Controler_0/ADI_SPI_0/wr_addr_buffer[12]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[12]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[12]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[12]:Q,3119
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:CLK,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:D,173002
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:Q,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:CLK,173282
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:D,173190
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]:Q,173282
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]:CLK,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]:Q,616
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]:CLK,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]:D,2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]:EN,-479
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]:Q,2468
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_10:Y,1607
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2_2[0]:A,2206
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2_2[0]:B,2316
Data_Block_0/FIFOs_Reader_0/state_reg_ns_a2_2[0]:Y,2206
Controler_0/ADI_SPI_0/rx_data_frame[0]:CLK,2474
Controler_0/ADI_SPI_0/rx_data_frame[0]:D,3964
Controler_0/ADI_SPI_0/rx_data_frame[0]:EN,2805
Controler_0/ADI_SPI_0/rx_data_frame[0]:Q,2474
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_23:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:D,173334
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]:CLK,2394
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]:D,2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]:EN,2487
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]:Q,2394
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[0],2573
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[1],2527
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[2],2493
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[3],2546
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[4],2495
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CC[5],2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:CI,2466
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[0],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[1],2564
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[2],2660
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[3],2819
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[4],2853
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:P[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[0],2735
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[1],2739
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[2],2818
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[3],2955
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[4],3017
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_6:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:CLK,843
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:D,789
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]:Q,843
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_26:A,2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_26:Y,2680
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:C,410
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]:Y,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:C,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]:Y,310
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:A,172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:B,175015
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:P,172901
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_6:Y3A,175015
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:CLK,-1037
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D,-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:Q,-1037
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]:CLK,522
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]:Q,522
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:B,174974
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPB,174974
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_17:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_24:A,1933
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_24:Y,1933
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:CLK,743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:D,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]:Q,743
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:CLK,173238
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:D,173059
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:Q,173238
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_11:B,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_11:C,2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_11:IPB,1643
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_11:IPC,2728
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_11:IPD,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_8:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:B,175029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:CC,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:P,175029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:S,175006
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]:CLK,173877
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]:D,176218
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]:EN,176048
UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]:Q,173877
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:D,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:EN,174836
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]:CLK,536
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]:Q,536
Controler_0/Answer_Encoder_0/periph_data_buffer[18]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[18]:CLK,2743
Controler_0/Answer_Encoder_0/periph_data_buffer[18]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[18]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[18]:Q,2743
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:B,574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:CC,563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:P,574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:S,563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_6:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]:Y,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]:B,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]:Y,-1110
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:CLK,175342
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:D,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]:Q,175342
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]:A,1773
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]:B,1976
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]:C,31
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]:D,1574
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]:Y,31
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO:A,175461
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO:B,175421
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO:C,173650
UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO:Y,173650
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:A,172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:B,174995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:CC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:P,172959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_2:Y3A,175057
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]:D,1840
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]:Q,3185
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:A,174731
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:B,174694
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:C,173804
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:D,173706
UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]:Y,173706
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_6:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:CLK,173029
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:D,173050
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:EN,176042
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]:Q,173029
Controler_0/Answer_Encoder_0/periph_data_buffer[11]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[11]:CLK,2771
Controler_0/Answer_Encoder_0/periph_data_buffer[11]:D,-200
Controler_0/Answer_Encoder_0/periph_data_buffer[11]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[11]:Q,2771
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:B,54
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:C,175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPB,54
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPC,175064
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:D,976
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]:Q,3222
Controler_0/System_Controler_0/state_reg[5]:ALn,2833
Controler_0/System_Controler_0/state_reg[5]:CLK,1521
Controler_0/System_Controler_0/state_reg[5]:D,2234
Controler_0/System_Controler_0/state_reg[5]:Q,1521
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:C,140
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]:Y,140
UART_Protocol_0/mko_0/counter[19]:ALn,175093
UART_Protocol_0/mko_0/counter[19]:CLK,172983
UART_Protocol_0/mko_0/counter[19]:D,169609
UART_Protocol_0/mko_0/counter[19]:Q,172983
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14]:B,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14]:C,-273
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14]:D,2104
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14]:Y,-273
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY0[0]:A,1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/INVBLKY0[0]:Y,1925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]:Q,3970
Data_Block_0/Test_Generator_0/Test_Data_3[6]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_3[6]:CLK,2052
Data_Block_0/Test_Generator_0/Test_Data_3[6]:D,2324
Data_Block_0/Test_Generator_0/Test_Data_3[6]:Q,2052
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:A,2739
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:B,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:CC,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:P,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:Y,2737
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2:Y3A,2287
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]:Y,3012
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:B,2527
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:C,2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:CC,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:P,2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:S,2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[1]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1:A,2234
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1:B,2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1:C,2110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1:D,2024
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_0_a3_1:Y,2024
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:A,173166
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:Y,173166
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[10],172206
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[11],172140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[1],173108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[2],171578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[3],171428
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[4],171313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[5],171238
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[6],171388
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[7],171305
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[8],171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:CC[9],171217
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[0],171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[10],172791
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[1],171502
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[2],171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[3],171631
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[4],171580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[5],171654
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[6],171614
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[7],171583
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[8],171655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:P[9],172737
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[10],172841
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[1],171575
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[2],171644
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[3],171641
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[4],171647
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[5],171710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[6],171614
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[7],171633
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[8],171706
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3A[9],172760
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0:Y3[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:A,2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:B,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:P,2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_2:Y3A,2087
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]:CLK,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]:D,1927
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]:Q,2056
UART_Protocol_0/UART_RX_Protocol_0/state_reg[13]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[13]:CLK,173574
UART_Protocol_0/UART_RX_Protocol_0/state_reg[13]:D,173814
UART_Protocol_0/UART_RX_Protocol_0/state_reg[13]:Q,173574
UART_Protocol_1/UART_RX_Protocol_0/state_reg[7]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[7]:CLK,170411
UART_Protocol_1/UART_RX_Protocol_0/state_reg[7]:D,174552
UART_Protocol_1/UART_RX_Protocol_0/state_reg[7]:Q,170411
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:Y,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]:CLK,367
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]:Q,367
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:A,174715
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:B,174677
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:C,173708
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:D,174516
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:Y,173708
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_31:C,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_31:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_31:IPC,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_31:IPD,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:B,2791
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:CC,2700
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:P,2791
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:S,2700
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:CLK,1519
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:D,2060
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:Q,1519
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[10],174929
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[11],174899
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[1],175227
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[2],175194
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[3],175026
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[4],174975
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[5],174947
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[6],175006
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[7],174960
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[8],174925
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CC[9],174982
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:CO,174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[0],174798
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[10],174901
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[11],174949
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[1],174745
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[2],174822
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[3],174878
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[4],174818
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[5],174888
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[6],174866
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[7],174835
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[8],174889
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:P[9],174933
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[10],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[11],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[8],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3A[9],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[0],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[10],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[11],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[1],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[2],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[3],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[4],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[5],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[6],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[7],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[8],
UART_Protocol_1/UART_RX_Protocol_0/counter_s_315_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]:Q,3970
Data_Block_0/Test_Generator_0/Test_Data_0_1[9]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[9]:CLK,2120
Data_Block_0/Test_Generator_0/Test_Data_0_1[9]:D,2746
Data_Block_0/Test_Generator_0/Test_Data_0_1[9]:Q,2120
Data_Block_0/Test_Generator_0/Test_Data_0_1[9]:SLn,3472
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:A,175473
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:Y,175473
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO:A,-265
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO:B,-345
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO:Y,-345
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]:Q,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:B,175203
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:C,173251
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:CC,173005
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:P,173251
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:S,173005
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5UG54[8]:Y3A,
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3:A,1800
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3:B,1850
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3:C,1783
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3:D,1695
Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3:Y,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_5:IPD,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]:Q,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:A,743
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:B,695
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:C,652
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:D,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:Y,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]:Y,3169
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]:CLK,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]:Q,-1189
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:B,2229
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:CC,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:S,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_s_19:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:B,2731
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:C,766
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:CC,738
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:P,766
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:S,738
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIHAO35[3]:Y3A,
Controler_0/ADI_SPI_0/wr_addr_buffer[8]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[8]:D,3009
Controler_0/ADI_SPI_0/wr_addr_buffer[8]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[8]:Q,3119
UART_Protocol_1/mko_0/counter_5_cry_13_0:A,169651
UART_Protocol_1/mko_0/counter_5_cry_13_0:B,171297
UART_Protocol_1/mko_0/counter_5_cry_13_0:C,174830
UART_Protocol_1/mko_0/counter_5_cry_13_0:CC,169662
UART_Protocol_1/mko_0/counter_5_cry_13_0:P,169651
UART_Protocol_1/mko_0/counter_5_cry_13_0:S,169662
UART_Protocol_1/mko_0/counter_5_cry_13_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_13_0:Y3A,171369
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:CLK,831
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:D,710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]:Q,831
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:B,1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:P,1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout:A,1140
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout:B,1091
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout:C,1208
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout:D,998
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout:Y,998
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_7:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:B,2721
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:C,769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:CC,995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:P,769
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:S,995
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI8CJSA[1]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:B,175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPB,175091
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPD,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:CLK,2010
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:D,408
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:Q,2010
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO:A,1925
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO:Y,1925
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:D,175435
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]:Q,
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]:ALn,2833
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]:CLK,-1965
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]:D,3213
Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]:Q,-1965
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:B,3068
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:C,1123
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:CC,692
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:P,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:S,692
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNO[9]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5]:A,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5]:B,175433
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5]:Y,175428
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]:A,1611
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]:C,-1131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]:D,-1176
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]:Y,-1176
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:ALn,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:CLK,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:D,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]:Q,3970
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17:A,639
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17:B,-294
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17:C,-360
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17:D,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17:Y,-1334
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]:Q,175379
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]:A,1469
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]:B,1298
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]:Y,1298
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:CLK,173578
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:D,175322
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock:Q,173578
LED_4_obuf/U_IOPAD:D,
LED_4_obuf/U_IOPAD:E,
LED_4_obuf/U_IOPAD:PAD,
Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]:A,2314
Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]:B,2265
Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]:C,2211
Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]:Y,2211
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:D,174187
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]:Q,174588
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:C,129
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]:Y,129
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:A,172950
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:B,173773
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:C,173743
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:D,173698
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_0:Y,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:A,174346
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:B,173729
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:C,175239
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:D,174379
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:Y,173729
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_6:A,2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_6:Y,2676
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]:A,2032
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]:B,1998
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]:C,1696
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]:D,1656
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]:Y,1656
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]:A,2091
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]:B,2057
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]:C,1755
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]:D,1715
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]:Y,1715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:D,1254
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4]:A,3216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4]:B,2358
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4]:Y,2358
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:C,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]:Y,227
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1:A,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1:Y,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:B,2653
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:C,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:CC,1899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:P,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:S,1123
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI5TLV1[0]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:CLK,2064
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:D,258
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]:Q,2064
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:B,175008
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:CC,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:P,175008
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:S,173270
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:Y3,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIE25H3[2]:Y3A,
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]:A,1458
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]:B,1427
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]:C,1355
Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]:Y,1355
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:B,2769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:CC,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:P,2769
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:S,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:CLK,2735
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:D,1341
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]:Q,2735
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:CLK,174993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:D,174458
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]:Q,174993
UART_Protocol_0/UART_TX_Protocol_0/state_reg[9]:ALn,175093
UART_Protocol_0/UART_TX_Protocol_0/state_reg[9]:CLK,173711
UART_Protocol_0/UART_TX_Protocol_0/state_reg[9]:D,175427
UART_Protocol_0/UART_TX_Protocol_0/state_reg[9]:Q,173711
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]:A,3046
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]:B,1394
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]:C,-171
Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]:Y,-171
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:A,173856
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:B,173798
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:C,173769
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:D,173657
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:Y,173657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:C,753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:CC,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:P,753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:S,561
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[13]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:D,1250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:Q,3222
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]:CLK,174694
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]:D,176230
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]:EN,175819
UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]:Q,174694
Controler_0/Communication_CMD_MUX_0/un2_communication_req:A,2467
Controler_0/Communication_CMD_MUX_0/un2_communication_req:B,2437
Controler_0/Communication_CMD_MUX_0/un2_communication_req:Y,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]:CLK,-896
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]:D,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]:Q,-896
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:B,36
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:C,175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPB,36
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPC,175011
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:B,172899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:C,172851
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:CC,172140
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:P,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:S,172140
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_RNO:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:D,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]:Q,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:A,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:B,173416
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:CC,172130
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:P,172117
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:S,172130
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3A,173440
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:B,-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPB,-168
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_1:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:B,2937
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:C,2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:CC,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:P,2486
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:S,2089
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[29]:Y3A,
Controler_0/Answer_Encoder_0/periph_data_buffer[1]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[1]:CLK,2834
Controler_0/Answer_Encoder_0/periph_data_buffer[1]:D,-62
Controler_0/Answer_Encoder_0/periph_data_buffer[1]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[1]:Q,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7:A,29
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7:B,-15
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7:C,-64
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7:D,-170
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_o3_7:Y,-170
Controler_0/ADI_SPI_0/wr_addr_buffer[7]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[7]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[7]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[7]:Q,3119
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:CLK,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:D,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]:Q,172995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:D,172668
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:C,410
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]:Y,410
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:CLK,2724
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:D,3002
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:Q,2724
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:C,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]:Y,172667
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:A,3210
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:B,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:Y,3169
Controler_0/ADI_SPI_0/addr_counter[5]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[5]:CLK,-1375
Controler_0/ADI_SPI_0/addr_counter[5]:D,-1088
Controler_0/ADI_SPI_0/addr_counter[5]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[5]:Q,-1375
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4_RNO[0]:A,-1028
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4_RNO[0]:B,1574
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4_RNO[0]:Y,-1028
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_15:C,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_15:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_15:IPC,2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]:Q,2437
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:D,172570
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]:Q,175482
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:A,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:B,2723
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:CC,2573
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:P,2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:S,2573
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI7NQV7[11]:Y3A,2735
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]:Y,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:C,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]:Y,244
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:CLK,1363
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]:Q,1363
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[0],2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[10],2715
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[11],2724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[12],2626
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[13],2630
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[1],2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[2],2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[3],2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[4],2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[5],2710
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[6],2756
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[7],2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[8],2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_ADDR[9],2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_BLK_EN[0],2676
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_BLK_EN[1],1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_BLK_EN[2],1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_CLK,-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:A_DOUT[0],-651
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[0],3281
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[10],3477
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[11],3449
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[12],3445
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[13],3426
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[1],3248
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[2],3300
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[3],3283
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[4],3405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[5],3463
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[6],3479
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[7],3496
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[8],3486
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_ADDR[9],3462
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_BLK_EN[0],2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_BLK_EN[1],1929
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_BLK_EN[2],1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_CLK,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[0],2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[10],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[11],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[12],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[13],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[14],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[15],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[16],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[17],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[18],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[19],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[1],2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[2],2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[3],2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[6],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[7],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[8],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:B_DIN[9],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/INST_RAM1K20_IP:ECC_EN,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:A,2686
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:B,2524
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:C,2464
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:CC,2405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:D,2352
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:P,2352
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:S,2405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI137O2[3]:Y3A,2449
Controler_0/ADI_SPI_0/ss_n:ALn,2833
Controler_0/ADI_SPI_0/ss_n:CLK,3061
Controler_0/ADI_SPI_0/ss_n:D,3760
Controler_0/ADI_SPI_0/ss_n:EN,1374
Controler_0/ADI_SPI_0/ss_n:Q,3061
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:A,174607
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:B,175439
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]:Y,174607
Controler_0/ADI_SPI_0/state_reg[1]:ALn,2833
Controler_0/ADI_SPI_0/state_reg[1]:CLK,1405
Controler_0/ADI_SPI_0/state_reg[1]:D,-515
Controler_0/ADI_SPI_0/state_reg[1]:Q,1405
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]:A,743
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]:B,-62
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]:C,2371
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]:D,2278
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]:Y,-62
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_21:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]:CLK,3119
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]:D,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]:Q,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:C,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20]:Y,172389
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:B,175003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:CC,174975
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:P,175003
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:S,174975
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[4]:Y3A,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:B,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:CC,2967
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:P,2665
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:S,2967
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:Y3,
Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_cry[1]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:B,175089
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:CC,174825
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:P,175089
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:S,174825
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[27]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:C,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]:Y,172672
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:B,2782
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:C,817
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:CC,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:P,817
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:S,789
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIN1EKE[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0]:A,887
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0]:B,843
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0]:C,794
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0]:D,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0]:Y,688
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:CLK,-602
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:D,2687
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:Q,-602
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]:CLK,1803
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]:Q,1803
UART_Protocol_0/UART_RX_Protocol_0/counter[10]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[10]:CLK,171945
UART_Protocol_0/UART_RX_Protocol_0/counter[10]:D,174929
UART_Protocol_0/UART_RX_Protocol_0/counter[10]:Q,171945
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:ALn,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:CLK,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:D,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:Q,176230
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_23:C,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_23:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_23:IPC,2768
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_23:IPD,
UART_Protocol_0/mko_0/counter[16]:ALn,175093
UART_Protocol_0/mko_0/counter[16]:CLK,171459
UART_Protocol_0/mko_0/counter[16]:D,169630
UART_Protocol_0/mko_0/counter[16]:Q,171459
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:B,2789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:C,840
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:CC,710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:P,840
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:S,710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNINR356[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:A,-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:B,670
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:P,-1896
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_1:Y3A,753
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:CLK,688
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:D,1123
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:EN,2895
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]:Q,688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4]:A,1030
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4]:B,986
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4]:C,937
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4]:D,831
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4]:Y,831
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_3:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1:A,-279
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1:B,2285
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1:C,1226
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1:D,1241
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1:Y,-279
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:CLK,2423
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:D,2405
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]:Q,2423
Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable:A,-1965
Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable:B,-1784
Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable:Y,-1965
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:CLK,171224
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:D,175137
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:EN,175161
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]:Q,171224
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:B,2652
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:C,657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:CC,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:P,657
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:S,917
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[1]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:B,173840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:CC,172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:P,173840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:S,172959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFDRE1[2]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:B,175028
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:CC,174772
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:P,175028
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:S,174772
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[26]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0:A,2121
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0:B,2069
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0:C,2033
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_3_a3_0_a2_0:Y,2033
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:A,174498
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:B,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:C,175361
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:Y,173002
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:A,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:B,174984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:P,172835
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3A,175034
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:A,173806
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:B,172812
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:C,173715
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:D,173623
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]:Y,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:CLK,173779
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:D,174259
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:EN,174305
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:Q,173779
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]:D,2029
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]:Q,3185
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:D,1074
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]:Q,3222
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]:CLK,2745
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]:D,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]:Q,2745
Controler_0/Command_Decoder_0/counter_cry[18]:B,2710
Controler_0/Command_Decoder_0/counter_cry[18]:CC,2645
Controler_0/Command_Decoder_0/counter_cry[18]:P,2710
Controler_0/Command_Decoder_0/counter_cry[18]:S,2645
Controler_0/Command_Decoder_0/counter_cry[18]:Y3,
Controler_0/Command_Decoder_0/counter_cry[18]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:C,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]:Y,405
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_28:Y,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_6:A,1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_6:Y,1925
Controler_0/ADI_SPI_0/wr_addr_buffer[4]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[4]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[4]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[4]:Q,3119
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:B,2987
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:C,-844
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:CC,-1341
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:P,-844
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:S,-1341
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI0455MB[30]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:D,1176
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]:Q,3222
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18:A,-902
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18:B,-946
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18:C,-995
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18:D,-1101
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18:Y,-1101
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:CLK,172843
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:D,173708
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:EN,175242
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]:Q,172843
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:B,2789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:C,840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:CC,710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:P,840
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:S,710
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5TVGP[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:CLK,794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:D,995
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]:Q,794
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]:Q,175439
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_8:A,1926
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_8:Y,1926
Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]:A,571
Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]:B,2182
Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]:C,413
Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]:D,-345
Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]:Y,-345
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:A,-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:B,1156
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:CC,-1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:P,-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:S,-1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3A,1180
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:C,172518
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22]:Y,172518
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18:A,629
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18:B,585
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18:C,536
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18:D,430
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18:Y,430
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[2]:A,483
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[2]:B,2289
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[2]:Y,483
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:B,174822
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:CC,175194
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:P,174822
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:S,175194
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:Y3,
UART_Protocol_1/UART_RX_Protocol_0/counter_cry[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:A,172100
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:B,174070
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:C,171262
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:D,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0:Y,171204
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:A,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:B,595
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:P,-1919
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_3:Y3A,622
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:A,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:B,175242
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:C,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]:Y,172565
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:C,403
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]:Y,403
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]:CLK,510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]:Q,510
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:C,390
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:Y,390
Controler_0/Command_Decoder_0/counter[25]:ALn,1695
Controler_0/Command_Decoder_0/counter[25]:CLK,1469
Controler_0/Command_Decoder_0/counter[25]:D,2546
Controler_0/Command_Decoder_0/counter[25]:Q,1469
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:C,329
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]:Y,329
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:A,169759
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:B,169715
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:Y,169715
UART_Protocol_1/UART_TX_Protocol_0/state_reg[6]:ALn,175093
UART_Protocol_1/UART_TX_Protocol_0/state_reg[6]:CLK,173609
UART_Protocol_1/UART_TX_Protocol_0/state_reg[6]:D,175338
UART_Protocol_1/UART_TX_Protocol_0/state_reg[6]:Q,173609
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:A,-636
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:B,-680
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:CC,-1003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:P,-680
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:S,-1003
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI9FDG2[3]:Y3A,-613
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:CLK,1732
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:D,745
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]:Q,1732
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:B,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:C,2667
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:CC,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:P,2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:S,2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_5:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/counter[4]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[4]:CLK,171181
UART_Protocol_1/UART_RX_Protocol_0/counter[4]:D,174975
UART_Protocol_1/UART_RX_Protocol_0/counter[4]:Q,171181
UART_Protocol_1/mko_0/counter[8]:ALn,175093
UART_Protocol_1/mko_0/counter[8]:CLK,172283
UART_Protocol_1/mko_0/counter[8]:D,169677
UART_Protocol_1/mko_0/counter[8]:Q,172283
Controler_0/Command_Decoder_0/SYS_enable_cmd_i:A,2437
Controler_0/Command_Decoder_0/SYS_enable_cmd_i:B,2423
Controler_0/Command_Decoder_0/SYS_enable_cmd_i:Y,2423
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:C,172587
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]:Y,172587
UART_Protocol_1/UART_RX_Protocol_0/counter[26]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[26]:CLK,173671
UART_Protocol_1/UART_RX_Protocol_0/counter[26]:D,174772
UART_Protocol_1/UART_RX_Protocol_0/counter[26]:Q,173671
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:CLK,2001
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:D,407
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]:Q,2001
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:B,1580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:CC,762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:P,1580
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:S,762
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIOTBU[2]:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_33:B,2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_33:C,2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_33:IPB,2743
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_33:IPC,2666
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_33:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_6:Y,
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]:A,173814
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]:B,174570
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]:C,175327
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]:D,174459
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]:Y,173814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:D,174363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:D,173512
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:D,2108
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]:Q,2328
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]:A,1801
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]:B,2004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]:C,64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]:D,1602
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]:Y,64
Controler_0/Communication_CMD_MUX_0/Communication_REQ:CLK,2437
Controler_0/Communication_CMD_MUX_0/Communication_REQ:D,3175
Controler_0/Communication_CMD_MUX_0/Communication_REQ:EN,3689
Controler_0/Communication_CMD_MUX_0/Communication_REQ:Q,2437
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:CLK,174984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:D,175262
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]:Q,174984
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:CLK,172564
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:D,174881
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:EN,175161
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]:Q,172564
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:C,140
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]:Y,140
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:C,172665
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]:Y,172665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:B,2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:CC,2687
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:P,2801
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:S,2687
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[5]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:D,1255
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:Q,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:CLK,-959
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:D,1941
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:Q,-959
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_5:B,2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_5:C,2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_5:IPB,2844
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_5:IPC,2842
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_5:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:D,1252
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]:Q,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:A,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:B,2926
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:C,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]:Y,227
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:CLK,175346
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:D,176212
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]:Q,175346
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:C,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]:Y,172570
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:A,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:B,2724
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:P,638
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_7:Y3A,2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1:CLK,2126
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1:D,2988
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1:Q,2126
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_3:B,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_3:C,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_3:IPB,2745
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_3:IPC,2689
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0]:A,887
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0]:B,843
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0]:C,794
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0]:D,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0]:Y,688
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:CLK,171558
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:D,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r:Q,171558
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:CLK,1236
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:D,2591
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:EN,2740
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]:Q,1236
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1:A,173328
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1:B,173313
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1:C,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1:D,173162
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIQ96A1:Y,173038
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:A,175464
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:B,175433
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:C,174519
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:D,175316
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]:Y,174519
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]:D,1008
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]:Y,-1007
UART_Protocol_1/UART_RX_Protocol_0/counter[2]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[2]:CLK,172003
UART_Protocol_1/UART_RX_Protocol_0/counter[2]:D,175194
UART_Protocol_1/UART_RX_Protocol_0/counter[2]:Q,172003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:CLK,-565
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:D,2715
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]:Q,-565
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse:A,2010
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse:B,3185
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse:Y,2010
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[10],692
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[1],1899
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[2],995
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[3],789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[4],738
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[5],710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[6],769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[7],723
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[8],688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:CC[9],745
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[0],1639
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[1],688
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[2],769
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[3],817
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[4],766
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[5],840
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[6],792
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[7],761
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[8],833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:P[9],991
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0:Y3[9],
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]:A,1785
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]:B,1988
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]:C,43
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]:D,1586
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]:Y,43
Controler_0/Command_Decoder_0/AE_CMD_Data[38]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[38]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[38]:D,1258
Controler_0/Command_Decoder_0/AE_CMD_Data[38]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[38]:Q,3970
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:CLK,173779
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:D,174259
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]:Q,173779
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:CLK,2025
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:D,407
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]:Q,2025
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:CLK,175280
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:D,176230
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]:Q,175280
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CC[0],169604
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CC[1],169558
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CI,169558
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:P[0],169987
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:P[1],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:Y3A[0],171679
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:Y3A[1],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:Y3[0],
UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:Y3[1],
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:B,2742
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:C,-1092
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:CC,-1214
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:P,-1092
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:S,-1214
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIC8R708[20]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPB,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPC,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPD,
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:A,171263
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:B,171226
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:C,171160
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:D,171115
UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3:Y,171115
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]:CLK,2295
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]:D,3131
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]:Q,2295
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_1:B,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_1:C,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_1:IPB,2748
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_1:IPC,2702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0/CFG_1:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]:Q,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:CLK,173726
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:D,176212
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:Q,173726
Controler_0/Command_Decoder_0/counter[24]:ALn,1695
Controler_0/Command_Decoder_0/counter[24]:CLK,1432
Controler_0/Command_Decoder_0/counter[24]:D,2592
Controler_0/Command_Decoder_0/counter[24]:Q,1432
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:B,14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:C,174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPB,14
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPC,174926
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_33:IPD,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]:C,1260
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]:Y,1260
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]:Y,175158
Controler_0/Command_Decoder_0/AE_CMD_Data[4]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[4]:CLK,2271
Controler_0/Command_Decoder_0/AE_CMD_Data[4]:D,1097
Controler_0/Command_Decoder_0/AE_CMD_Data[4]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[4]:Q,2271
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:A,175476
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:B,175433
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:C,175325
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:D,174414
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]:Y,174414
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:CLK,1529
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:D,1903
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]:Q,1529
UART_Protocol_1/mko_0/counter[12]:ALn,175093
UART_Protocol_1/mko_0/counter[12]:CLK,172382
UART_Protocol_1/mko_0/counter[12]:D,169708
UART_Protocol_1/mko_0/counter[12]:Q,172382
Data_Block_0/Test_Generator_0/Test_Data_1[10]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[10]:CLK,2089
Data_Block_0/Test_Generator_0/Test_Data_1[10]:D,2258
Data_Block_0/Test_Generator_0/Test_Data_1[10]:Q,2089
Data_Block_0/Test_Generator_0/Test_Data_0_1[7]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[7]:CLK,2023
Data_Block_0/Test_Generator_0/Test_Data_0_1[7]:D,2715
Data_Block_0/Test_Generator_0/Test_Data_0_1[7]:Q,2023
Data_Block_0/Test_Generator_0/Test_Data_0_1[7]:SLn,3472
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]:CLK,2056
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]:D,1927
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]:EN,2630
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]:Q,2056
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:A,171936
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:B,171892
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:CC,171217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:P,172737
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:S,171217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNI84NG5[8]:Y3A,172760
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:A,2025
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:B,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:P,2023
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_7:Y3A,2080
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:A,831
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:B,1732
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:C,1683
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:D,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:P,1639
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:Y,688
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]:Y3A,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:A,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:B,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:P,2094
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_5:Y3A,2152
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:C,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]:Y,327
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:ALn,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:CLK,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:D,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]:Q,176230
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2:A,-146
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2:B,-183
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2:C,-249
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2:D,-294
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2:Y,-294
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]:CLK,174982
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]:Q,174982
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_29:B,2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_29:C,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_29:IPB,2774
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_29:IPC,2804
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_29:IPD,
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1:A,
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1:Y,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_26:Y,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_19:C,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_19:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_19:IPC,2758
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1/CFG_19:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:ALn,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:CLK,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:D,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]:CLK,2289
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]:D,-1110
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]:EN,3747
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]:Q,2289
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:A,175482
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:B,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:C,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]:Y,175158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:B,2032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:CC,871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:P,2032
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:S,871
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNIFVCE2[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:B,2697
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:C,2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:CC,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:P,2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:S,2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[16]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:B,489
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:CC,-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:P,489
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:S,-1814
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI8TL12[0]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]:CLK,2429
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]:D,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]:EN,1786
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]:Q,2429
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[1]:A,912
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[1]:B,856
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[1]:C,803
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[1]:D,758
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a3_1[1]:Y,758
Controler_0/Command_Decoder_0/counter_cry[19]:B,2679
Controler_0/Command_Decoder_0/counter_cry[19]:CC,2597
Controler_0/Command_Decoder_0/counter_cry[19]:P,2679
Controler_0/Command_Decoder_0/counter_cry[19]:S,2597
Controler_0/Command_Decoder_0/counter_cry[19]:Y3,
Controler_0/Command_Decoder_0/counter_cry[19]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:A,175200
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:B,175227
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:C,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:D,174238
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0:Y,174222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:A,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:B,2926
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:C,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]:Y,318
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:A,2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:B,2031
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:P,2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_2:Y3A,2093
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]:C,1265
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]:Y,1265
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]:Y,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4]:A,1030
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4]:B,986
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4]:C,937
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4]:D,831
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4]:Y,831
Controler_0/Answer_Encoder_0/cmd_status_comm[2]:ALn,2833
Controler_0/Answer_Encoder_0/cmd_status_comm[2]:CLK,2776
Controler_0/Answer_Encoder_0/cmd_status_comm[2]:D,3970
Controler_0/Answer_Encoder_0/cmd_status_comm[2]:EN,2872
Controler_0/Answer_Encoder_0/cmd_status_comm[2]:Q,2776
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:B,31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:C,60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPB,31
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPC,60
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_29:IPD,
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]:CLK,175025
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]:Q,175025
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:CLK,171655
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:D,175262
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]:Q,171655
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_6:Y,
UART_Protocol_1/UART_TX_Protocol_0/counter[1]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/counter[1]:CLK,174508
UART_Protocol_1/UART_TX_Protocol_0/counter[1]:D,175435
UART_Protocol_1/UART_TX_Protocol_0/counter[1]:EN,175819
UART_Protocol_1/UART_TX_Protocol_0/counter[1]:Q,174508
RX_1_ibuf/U_IOIN:Y,
RX_1_ibuf/U_IOIN:YIN,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1952
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],2027
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],2093
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:B,2527
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:C,-1295
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:CC,-862
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:P,-1295
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:S,-862
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNIOPIC21[1]:Y3A,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:A,171388
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:B,171305
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:C,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:D,171217
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6:Y,171204
Data_Block_0/Test_Generator_0/Test_Data_0_1[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_0_1[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_0_1[8]:D,2687
Data_Block_0/Test_Generator_0/Test_Data_0_1[8]:Q,2090
Data_Block_0/Test_Generator_0/Test_Data_0_1[8]:SLn,3472
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_8:Y,
Controler_0/ADI_SPI_0/data_counter[19]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[19]:CLK,-1049
Controler_0/ADI_SPI_0/data_counter[19]:D,-1207
Controler_0/ADI_SPI_0/data_counter[19]:EN,2768
Controler_0/ADI_SPI_0/data_counter[19]:Q,-1049
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:CLK,172812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:D,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:Q,172812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_28:Y,1695
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_10:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:A,171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:B,172284
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:CC,172527
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:P,171208
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:S,172527
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_1:Y3A,172371
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[0],2244
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[10],2114
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[11],2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[1],2198
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[2],2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[3],2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[4],2166
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[5],2137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[6],2193
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[7],2145
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[8],2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CC[9],2168
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CI,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:CO,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[0],2161
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[10],2259
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[11],2320
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[1],2111
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[2],2191
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[3],2239
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[4],2188
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[5],2261
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[6],2227
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[7],2195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[8],2268
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:P[9],2290
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1:Y3[9],
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:B,174901
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:CC,174929
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:P,174901
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:S,174929
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[10]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:B,2701
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:C,694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:CC,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:P,694
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:S,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry[2]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:A,175458
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:B,175409
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:C,174459
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:D,173476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]:Y,173476
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[10],173014
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[11],172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[2],174149
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[3],173138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[4],173084
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[5],173059
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[6],173100
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[7],173050
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[8],173019
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:CC[9],173067
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[0],174876
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[10],173268
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[1],173816
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[2],172995
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[3],173044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[4],172993
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[5],173066
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[6],173016
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[7],172984
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[8],173057
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:P[9],173214
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3A[9],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[0],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[10],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[11],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[1],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[2],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[3],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[4],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[5],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[6],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[7],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[8],
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2_0:A,-837
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2_0:B,-1710
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2_0:C,-943
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_2_a2_2_a2_2_a2_0:Y,-1710
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:A,174663
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:B,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:C,174566
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1:Y,173002
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:B,174993
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:CC,175194
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:P,174993
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:S,175194
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_cry[2]:Y3A,
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:A,173651
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:B,173609
UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2:Y,173609
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:B,-415
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:CC,-1684
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:P,-112
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:S,-1684
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIS7OJ1[5]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:B,2718
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:C,724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:CC,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:P,724
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:S,632
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[4]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:A,2558
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:B,2655
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:CC,2577
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:P,2558
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:S,2577
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5JQM4[6]:Y3A,2706
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:B,174292
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:CC,173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:P,174292
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:S,173068
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNINS8T1[9]:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:B,1875
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:CC,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:P,1875
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:S,-85
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_10:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:B,786
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:CC,-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:P,786
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:S,-1893
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIIDKU7[20]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:B,175028
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:C,175058
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPB,175028
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPC,175058
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_29:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:CLK,-959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:D,1941
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:EN,1998
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]:Q,-959
UART_Protocol_1/UART_RX_Protocol_0/state_reg[0]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[0]:CLK,172835
UART_Protocol_1/UART_RX_Protocol_0/state_reg[0]:D,173641
UART_Protocol_1/UART_RX_Protocol_0/state_reg[0]:Q,172835
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:A,175458
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:B,173702
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:C,175374
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:D,175262
UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2:Y,173702
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8:A,882
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8:B,845
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8:C,761
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8:D,716
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_0_sqmuxa_3_0_8:Y,716
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:B,17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPB,17
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_35:IPD,
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:A,169715
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:B,170461
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:C,170412
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:D,169548
UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y,169548
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:CLK,1363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:D,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]:Q,1363
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:D,174204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:Q,174588
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CC[5],1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:CI,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[0],1978
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[1],1916
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[2],2013
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[3],2172
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[4],2193
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:P[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[0],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[1],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[2],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[3],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[4],
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:A,173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:B,174964
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:CC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:P,173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0:Y3A,174978
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2:A,1479
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2:B,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2:C,1497
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_i_i_a2:Y,-1819
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]:Y,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]:Y,3169
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]:A,2995
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]:B,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]:C,982
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]:D,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]:Y,982
Controler_0/ADI_SPI_0/un1_counter_cry_6:B,2937
Controler_0/ADI_SPI_0/un1_counter_cry_6:CC,2746
Controler_0/ADI_SPI_0/un1_counter_cry_6:P,2937
Controler_0/ADI_SPI_0/un1_counter_cry_6:S,2746
Controler_0/ADI_SPI_0/un1_counter_cry_6:Y3,
Controler_0/ADI_SPI_0/un1_counter_cry_6:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:CLK,171204
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:D,173914
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:EN,173038
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid:Q,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:C,172589
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]:Y,172589
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:B,175005
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:CC,174826
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:P,175005
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:S,174826
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[22]:Y3A,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:CLK,173650
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:D,176224
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:EN,173676
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]:Q,173650
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:A,174516
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]:Y,174516
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_7:B,1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_7:IPB,1706
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_7:IPC,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_7:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0:A,2112
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0:B,3045
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0:Y,2112
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4]:A,175470
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4]:B,175435
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4]:C,175367
UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4]:Y,175367
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_DIRECTION_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_LOAD_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_MOVE_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_OUT_OF_RANGE_IN,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_WIDE_OUT,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:FB_CLK,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:LOCK,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:POWERDOWN_N,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0,
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_1,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:A,2421
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:B,2377
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:C,552
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:Y,552
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:B,1386
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:CC,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:P,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:S,904
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_s_16:Y3A,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:A,-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:B,563
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:P,-1958
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_6:Y3A,577
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_11:IPD,
Controler_0/Command_Decoder_0/counter_cry[22]:B,2745
Controler_0/Command_Decoder_0/counter_cry[22]:CC,2566
Controler_0/Command_Decoder_0/counter_cry[22]:P,2745
Controler_0/Command_Decoder_0/counter_cry[22]:S,2566
Controler_0/Command_Decoder_0/counter_cry[22]:Y3,
Controler_0/Command_Decoder_0/counter_cry[22]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:B,173717
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:CC,173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:P,173717
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:S,173069
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNII81N[0]:Y3A,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O:A,2556
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O:B,2513
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O:Y,2513
Controler_0/Command_Decoder_0/counter_s[31]:B,3080
Controler_0/Command_Decoder_0/counter_s[31]:CC,2493
Controler_0/Command_Decoder_0/counter_s[31]:P,
Controler_0/Command_Decoder_0/counter_s[31]:S,2493
Controler_0/Command_Decoder_0/counter_s[31]:Y3,
Controler_0/Command_Decoder_0/counter_s[31]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:A,3210
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:B,3169
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:Y,3169
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:A,172944
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:B,172907
UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0:Y,172907
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:CLK,173051
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:D,172895
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]:Q,173051
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:B,2943
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:C,991
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:CC,745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:P,991
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:S,745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFR1QA1[8]:Y3A,
Controler_0/ADI_SPI_0/addr_counter[2]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[2]:CLK,-1202
Controler_0/ADI_SPI_0/addr_counter[2]:D,-1068
Controler_0/ADI_SPI_0/addr_counter[2]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[2]:Q,-1202
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1]:A,173666
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1]:B,174542
UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1]:Y,173666
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_10:A,1607
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_10:Y,1607
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1931
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:D,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]:Q,175482
Controler_0/ADI_SPI_0/wr_addr_buffer[5]:CLK,3119
Controler_0/ADI_SPI_0/wr_addr_buffer[5]:D,3012
Controler_0/ADI_SPI_0/wr_addr_buffer[5]:EN,1399
Controler_0/ADI_SPI_0/wr_addr_buffer[5]:Q,3119
UART_Protocol_0/mko_0/counter_5_cry_5_0:A,169695
UART_Protocol_0/mko_0/counter_5_cry_5_0:B,171344
UART_Protocol_0/mko_0/counter_5_cry_5_0:C,174864
UART_Protocol_0/mko_0/counter_5_cry_5_0:CC,169699
UART_Protocol_0/mko_0/counter_5_cry_5_0:P,169695
UART_Protocol_0/mko_0/counter_5_cry_5_0:S,169699
UART_Protocol_0/mko_0/counter_5_cry_5_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_5_0:Y3A,171401
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:CLK,1997
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:D,405
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]:Q,1997
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_26:A,2680
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_26:Y,2680
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]:A,3171
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]:B,3080
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]:C,3113
Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]:Y,3080
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:A,171204
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:B,173248
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:C,173108
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2:Y,171204
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:B,175035
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:C,2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPB,175035
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPC,2804
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_23:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_7:C,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_7:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_7:IPC,2667
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_7:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:A,908
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_28:Y,908
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]:CLK,-1044
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]:Q,-1044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:D,976
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:Q,3222
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:A,173748
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:B,172853
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:C,175356
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:D,175238
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]:Y,172853
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:CLK,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:D,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]:Q,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:B,174818
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:CC,174975
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:P,174818
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:S,174975
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[4]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:B,2782
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:C,817
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:CC,789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:P,817
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:S,789
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64FSG[2]:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]:CLK,175262
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]:D,175417
UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]:Q,175262
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:A,2054
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:B,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:P,2052
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_6:Y3A,2060
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:CLK,173127
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:D,173270
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]:Q,173127
Controler_0/System_Controler_0/state_reg_RNO[4]:A,2425
Controler_0/System_Controler_0/state_reg_RNO[4]:B,3179
Controler_0/System_Controler_0/state_reg_RNO[4]:Y,2425
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:CLK,171658
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:D,174947
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:EN,174814
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]:Q,171658
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:CLK,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:D,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]:Q,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:A,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:B,173416
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:CC,172130
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:P,172117
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:S,172130
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_9:Y3A,173440
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:A,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:B,174051
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_o2:Y,173038
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:B,1529
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:CC,760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:P,1529
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:S,760
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI6D751[3]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK,1948
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:D,318
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:EN,1797
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:Q,1948
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:A,174603
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:B,174561
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:C,174509
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:D,174346
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1:Y,174346
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:A,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:B,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:C,172565
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:D,174252
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]:Y,172565
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[1],2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[2],2498
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[3],2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[4],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[5],2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[6],2304
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[7],2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:CC[8],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[0],2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[1],2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[2],2291
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[3],2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[4],2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[5],2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[6],2495
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[7],2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:P[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[0],2287
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3A[8],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[0],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[1],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[2],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[3],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[4],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[5],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[6],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[7],
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:CLK,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:D,173351
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:EN,173786
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:CLK,392
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:D,1692
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:EN,1998
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]:Q,392
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_0:A,1424
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_0:B,1397
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_0:Y,1397
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]:CLK,3185
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]:D,2101
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]:EN,2676
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]:Q,3185
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:A,2126
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:B,2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:P,2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_9:Y3A,2120
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:D,172504
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]:Q,175482
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:CLK,173698
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]:Q,173698
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:A,2853
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:B,2950
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:CC,2495
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:P,2853
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:S,2495
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI5BS3B[15]:Y3A,3017
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:CLK,173324
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:D,173157
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]:Q,173324
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:A,175470
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:B,175429
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:Y,175429
Controler_0/REGISTERS_0/state_reg_RNO[0]:A,3204
Controler_0/REGISTERS_0/state_reg_RNO[0]:B,3173
Controler_0/REGISTERS_0/state_reg_RNO[0]:Y,3173
UART_Protocol_1/UART_TX_Protocol_0/counter_n4:A,175464
UART_Protocol_1/UART_TX_Protocol_0/counter_n4:B,174632
UART_Protocol_1/UART_TX_Protocol_0/counter_n4:C,175373
UART_Protocol_1/UART_TX_Protocol_0/counter_n4:D,175274
UART_Protocol_1/UART_TX_Protocol_0/counter_n4:Y,174632
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:CLK,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:D,1927
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:EN,1508
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]:Q,2328
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:A,175470
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:B,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:C,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:D,175322
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:Y,175322
UART_Protocol_0/mko_0/counter[12]:ALn,175093
UART_Protocol_0/mko_0/counter[12]:CLK,172382
UART_Protocol_0/mko_0/counter[12]:D,169708
UART_Protocol_0/mko_0/counter[12]:Q,172382
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:CLK,171654
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:D,174458
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:Q,171654
Controler_0/ADI_SPI_0/data_counter[24]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[24]:CLK,-980
Controler_0/ADI_SPI_0/data_counter[24]:D,-1228
Controler_0/ADI_SPI_0/data_counter[24]:EN,2768
Controler_0/ADI_SPI_0/data_counter[24]:Q,-980
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:B,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:C,2598
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:CC,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:P,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:S,2531
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_3:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]:Q,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:CLK,1982
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:D,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:EN,1797
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]:Q,1982
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:A,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:B,172950
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:C,174516
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_wmux_3:Y,172950
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3:A,-113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3:B,-140
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3:C,-315
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3:D,-1874
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_3_a2_3_a3_0_a3:Y,-1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_8:Y,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]:A,1801
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]:B,2004
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]:C,64
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]:D,1602
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]:Y,64
UART_Protocol_1/mko_0/counter_5_cry_21_0:A,169849
UART_Protocol_1/mko_0/counter_5_cry_21_0:B,171491
UART_Protocol_1/mko_0/counter_5_cry_21_0:C,175013
UART_Protocol_1/mko_0/counter_5_cry_21_0:CC,169632
UART_Protocol_1/mko_0/counter_5_cry_21_0:P,169849
UART_Protocol_1/mko_0/counter_5_cry_21_0:S,169632
UART_Protocol_1/mko_0/counter_5_cry_21_0:Y3,
UART_Protocol_1/mko_0/counter_5_cry_21_0:Y3A,171491
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:A,-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:B,716
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:P,-1916
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_2:Y3A,800
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:CLK,-606
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:D,2198
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]:Q,-606
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:B,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPB,175088
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPC,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_3:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[10],172952
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[1],174159
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[2],173255
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[3],173049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[4],172998
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[5],172970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[6],173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[7],172983
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[8],172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:CC[9],173005
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[0],173899
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[1],172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[2],173029
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[3],173077
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[4],173026
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[5],173100
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[6],173052
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[7],173021
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[8],173093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:P[9],173251
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:B,2794
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:C,2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:CC,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:P,2342
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:S,2113
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events_RNIUTU6K[26]:Y3A,
UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]:CLK,169592
UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]:D,174493
UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]:Q,169592
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:B,-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:C,174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPB,-64
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPC,174988
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_11:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5:A,3094
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5:B,3033
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5:C,2838
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5:D,1887
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5:Y,1887
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_5:B,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_5:C,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_5:IPB,2755
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_5:IPC,2753
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_5:IPD,
Controler_0/ADI_SPI_0/data_counter[5]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[5]:CLK,-1205
Controler_0/ADI_SPI_0/data_counter[5]:D,-1023
Controler_0/ADI_SPI_0/data_counter[5]:EN,2768
Controler_0/ADI_SPI_0/data_counter[5]:Q,-1205
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]:A,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]:B,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]:C,-32
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]:D,-447
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]:Y,-1045
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]:CLK,175044
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]:D,176224
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]:EN,175903
UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]:Q,175044
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:A,175470
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:B,175429
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]:Y,175429
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]:ALn,175093
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]:CLK,174974
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]:D,176224
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]:EN,175903
UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]:Q,174974
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:B,174982
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:CC,174929
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:P,174982
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:S,174929
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:Y3,
UART_Protocol_0/UART_RX_Protocol_0/counter_cry[15]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_24:A,2684
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_24:Y,2684
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:A,2425
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:B,2388
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:C,2322
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:D,2277
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1:Y,2277
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]:A,175464
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]:B,175439
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]:C,174493
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]:D,175221
UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]:Y,174493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:B,2638
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:C,2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:CC,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:P,2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:S,2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry[8]:Y3A,
Data_Block_0/Test_Generator_0/Test_Data_5[0]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_5[0]:CLK,1994
Data_Block_0/Test_Generator_0/Test_Data_5[0]:EN,3405
Data_Block_0/Test_Generator_0/Test_Data_5[0]:Q,1994
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_31:B,1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_31:C,2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_31:IPB,1668
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_31:IPC,2662
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0/CFG_31:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_35:B,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_35:IPB,2746
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_35:IPD,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:B,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:C,2727
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:CC,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:P,2352
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:S,2324
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_6:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:C,305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]:Y,305
UART_Protocol_1/UART_RX_Protocol_0/counter[15]:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/counter[15]:CLK,172907
UART_Protocol_1/UART_RX_Protocol_0/counter[15]:D,174929
UART_Protocol_1/UART_RX_Protocol_0/counter[15]:Q,172907
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:D,173412
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]:Q,175482
Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT:FABRIC_POR_N,
Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT:UIC_INIT_DONE,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_27:C,2772
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_27:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_27:IPC,2772
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_27:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:B,1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:CC,-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:P,1288
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:S,-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIUC4PA[30]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:A,3070
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:B,2812
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:C,946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0:Y,946
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]:Q,175379
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:CLK,173847
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:D,174071
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]:Q,173847
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:CLK,175439
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:D,174607
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:EN,174222
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]:Q,175439
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10]:A,-1137
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10]:B,-1192
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10]:C,1411
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10]:D,1324
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10]:Y,-1192
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]:CLK,2316
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]:D,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]:EN,2769
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]:Q,2316
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO:A,1812
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO:Y,1812
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:B,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:C,2735
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:CC,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:P,2359
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:S,2245
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_8:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_15:B,2655
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_15:C,2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_15:IPB,2655
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_15:IPC,2792
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_15:IPD,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]:A,815
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]:B,-156
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]:C,703
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]:D,635
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]:Y,-156
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]:A,2295
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]:B,547
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]:C,256
Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]:Y,256
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_31:B,2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_31:C,2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_31:IPB,2790
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_31:IPC,2662
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_31:IPD,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:D,1250
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_6:A,1925
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_6:Y,1925
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:A,3213
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]:Y,3213
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:CLK,173943
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:D,176218
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:EN,176048
UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]:Q,173943
Controler_0/Command_Decoder_0/AE_CMD_Data[37]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[37]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[37]:D,1261
Controler_0/Command_Decoder_0/AE_CMD_Data[37]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[37]:Q,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:CLK,175445
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:D,172578
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]:Q,175445
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[10],2217
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[11],2187
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[1],2572
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[2],2520
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[3],2314
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[4],2263
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[5],2235
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[6],2294
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[7],2248
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[8],2213
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CC[9],2270
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:CO,2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[0],2106
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[10],2155
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[11],2216
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[1],2007
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[2],2087
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[3],2135
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[4],2084
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[5],2157
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[6],2123
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[7],2091
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[8],2164
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:P[9],2186
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3A[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[10],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[11],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:B,175014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:C,2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPB,175014
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPC,2751
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_25:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:A,171476
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:B,172697
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:CC,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:P,172043
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:S,171195
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5:Y3A,173324
UART_Protocol_0/mko_0/counter_5_cry_19_0:A,169720
UART_Protocol_0/mko_0/counter_5_cry_19_0:B,171366
UART_Protocol_0/mko_0/counter_5_cry_19_0:C,174899
UART_Protocol_0/mko_0/counter_5_cry_19_0:CC,169609
UART_Protocol_0/mko_0/counter_5_cry_19_0:P,169720
UART_Protocol_0/mko_0/counter_5_cry_19_0:S,169609
UART_Protocol_0/mko_0/counter_5_cry_19_0:Y3,
UART_Protocol_0/mko_0/counter_5_cry_19_0:Y3A,171416
Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2:A,2939
Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2:B,2912
Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2:Y,2912
Controler_0/Command_Decoder_0/AE_CMD_Data[32]:ALn,2833
Controler_0/Command_Decoder_0/AE_CMD_Data[32]:CLK,3970
Controler_0/Command_Decoder_0/AE_CMD_Data[32]:D,1260
Controler_0/Command_Decoder_0/AE_CMD_Data[32]:EN,3598
Controler_0/Command_Decoder_0/AE_CMD_Data[32]:Q,3970
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:CLK,176230
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]:Q,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:CLK,175044
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:D,173710
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]:Q,175044
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_11:B,2735
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_11:C,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_11:IPB,2735
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_11:IPC,2728
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1/CFG_11:IPD,
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:A,175476
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:B,175439
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:C,174555
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:D,174457
UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]:Y,174457
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]:A,3012
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]:B,3137
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]:C,3119
Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]:Y,3012
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:D,174278
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]:Q,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:CLK,1457
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:D,2093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN,2047
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:Q,1457
Data_Block_0/Test_Generator_0/Test_Data_1[8]:ALn,2833
Data_Block_0/Test_Generator_0/Test_Data_1[8]:CLK,2090
Data_Block_0/Test_Generator_0/Test_Data_1[8]:D,2245
Data_Block_0/Test_Generator_0/Test_Data_1[8]:Q,2090
Controler_0/Answer_Encoder_0/periph_data_buffer[22]:ALn,2833
Controler_0/Answer_Encoder_0/periph_data_buffer[22]:CLK,2844
Controler_0/Answer_Encoder_0/periph_data_buffer[22]:D,-171
Controler_0/Answer_Encoder_0/periph_data_buffer[22]:EN,2910
Controler_0/Answer_Encoder_0/periph_data_buffer[22]:Q,2844
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3]:A,175428
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3]:B,175433
UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3]:Y,175428
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:B,1855
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:CC,78
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:P,1855
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:S,78
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_3:Y3A,
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[0],-1078
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[10],-1204
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[11],-1234
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[1],-1124
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[2],-1158
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[3],-1105
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[4],-1156
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[5],-1185
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[6],-1127
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[7],-1177
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[8],-1207
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CC[9],-1150
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CI,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:CO,-1311
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[0],-1234
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[10],-1136
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[11],-1075
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[1],-1284
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[2],-1204
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[3],-1156
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[4],-1207
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[5],-1134
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[6],-1168
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[7],-1200
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[8],-1127
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:P[9],-1105
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[10],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[11],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3A[9],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[0],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[10],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[11],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[1],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[2],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[3],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[4],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[5],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[6],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[7],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[8],
Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1:Y3[9],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]:CLK,2437
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]:Q,2437
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:A,171578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:B,171428
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:C,171313
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:D,171238
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5:Y,171238
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[10],-1043
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[11],-984
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[1],-1861
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[2],-1955
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[3],-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[4],-1860
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[5],-1855
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[6],-1684
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[7],-1210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[8],-1276
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:CC[9],-1146
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[0],-1965
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[10],304
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[1],-1036
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[2],-959
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[3],-692
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[4],-672
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[5],-613
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[6],-112
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[7],-143
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[8],-80
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:P[9],179
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3A[9],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[0],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[10],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[11],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[1],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[2],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[3],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[4],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[5],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[6],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[7],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[8],
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0:Y3[9],
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:CLK,173609
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:D,176212
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:EN,175990
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]:Q,173609
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[8],-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CI,-2041
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[0],-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[1],-2043
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[2],-1909
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[3],-1912
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[4],-1992
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[5],-1878
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[6],-1801
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[7],-1784
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:P[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[0],585
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[1],543
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[2],588
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[3],628
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[4],580
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[5],621
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[6],760
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[7],783
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3A[8],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[0],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[1],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[2],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[3],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[4],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[5],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[6],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[7],
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:Y3[8],
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_35:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_35:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:CLK,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:D,2048
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:EN,1874
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r:Q,1695
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:D,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]:Q,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:B,1519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:CC,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:P,1519
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:S,789
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_RNI7QKC[1]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:CLK,-324
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:D,2665
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]:Q,-324
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_21:C,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_21:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_21:IPC,2746
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_21:IPD,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1/CFG_21:Y,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:D,2107
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]:Q,2328
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]:CLK,1910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]:Q,1910
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_24:Y,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:A,-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:B,566
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:P,-1956
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_18:Y3A,577
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:A,3210
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:B,3169
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]:Y,3169
LED_2_obuf/U_IOTRI:D,
LED_2_obuf/U_IOTRI:DOUT,
LED_2_obuf/U_IOTRI:EOUT,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:CLK,171580
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:D,173710
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]:Q,171580
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91:A,1494
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91:B,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91:C,1676
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91:D,1577
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91:Y,713
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:CC[0],1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:CI,1889
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:P[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3A[0],
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1:Y3[0],
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1:Q,3970
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:B,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:CC,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:P,1983
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:Y3,
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_2:Y3A,
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15:A,-1049
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15:B,-1091
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15:C,-1138
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15:D,-1244
Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15:Y,-1244
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_28:Y,
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1:ALn,2833
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1:CLK,2799
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1:D,3858
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1:Q,2799
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2:Q,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:B,175049
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:C,173093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:CC,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:P,173093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:S,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI7J1O3[7]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:CLK,1732
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:D,745
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]:Q,1732
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:B,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:C,2676
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:CC,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:P,2301
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:S,2273
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_7:Y3A,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0/CFG_8:Y,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:B,2638
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:C,3032
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:CC,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:P,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:S,2223
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_s_11:Y3A,
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:ALn,175767
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:CLK,175379
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:D,175158
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:EN,174890
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]:Q,175379
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2:A,1332
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2:B,-345
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2:C,1241
Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2:Y,-345
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1/CFG_10:Y,
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:A,173026
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:B,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0:Y,172995
Controler_0/ADI_SPI_0/tx_data_buffer[0]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[0]:D,2975
Controler_0/ADI_SPI_0/tx_data_buffer[0]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[0]:Q,3119
Clock_Reset_0/Synchronizer_0/Chain[0]:ALn,-4975
Clock_Reset_0/Synchronizer_0/Chain[0]:CLK,176230
Clock_Reset_0/Synchronizer_0/Chain[0]:Q,176230
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:C,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]:Y,258
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:CLK,3222
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:D,1254
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:EN,713
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]:Q,3222
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1/CFG_9:IPD,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]:A,1739
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]:B,1942
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]:C,-88
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]:D,1540
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]:Y,-88
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0:A,1399
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0:B,1954
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0:C,2872
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0:D,2704
Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0:Y,1399
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:A,174444
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:B,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:C,172400
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:D,174252
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]:Y,172400
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:B,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:C,2921
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:CC,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:P,2545
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:S,2258
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:Y3,
Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_10:Y3A,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:A,2091
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:B,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:P,2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_10:Y3A,2143
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:B,174913
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:C,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:CC,174159
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:P,172948
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:S,173383
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIH3NP[0]:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[1]:A,2359
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[1]:B,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[1]:C,-760
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[1]:D,2167
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1[1]:Y,-760
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:A,175470
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:B,175411
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:C,175343
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:D,175250
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:Y,175250
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:CLK,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:D,2110
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:EN,1508
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]:Q,2328
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:CLK,871
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:D,711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]:Q,871
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]:CLK,-1046
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]:D,-1819
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]:Q,-1046
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:CLK,174444
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:D,176218
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:EN,174045
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set:Q,174444
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0]:A,2468
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0]:B,2431
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0]:C,-304
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0]:D,-349
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0]:Y,-349
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:CLK,172987
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:D,176230
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:EN,175163
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]:Q,172987
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]:CLK,1879
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]:Q,1879
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:ALn,175093
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:CLK,173743
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:D,176230
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:EN,175163
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]:Q,173743
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:A,2421
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:B,2377
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:C,552
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]:Y,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:A,175476
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:B,175429
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:C,174415
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]:Y,174415
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]:CLK,-1090
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]:D,-1045
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]:EN,3689
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]:Q,-1090
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:A,173003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:B,172955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:C,172912
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:D,172812
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]:Y,172812
Controler_0/Command_Decoder_0/counter[27]:ALn,1695
Controler_0/Command_Decoder_0/counter[27]:CLK,2829
Controler_0/Command_Decoder_0/counter[27]:D,2565
Controler_0/Command_Decoder_0/counter[27]:Q,2829
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[0]:A,-108
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[0]:B,1526
Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[0]:Y,-108
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:CLK,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:D,3169
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]:Q,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:B,2658
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:C,653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:CC,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:P,653
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:S,645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[6]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:A,2138
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:B,2328
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:C,390
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:D,1946
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]:Y,390
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:ALn,2833
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:CLK,887
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:D,738
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:EN,2047
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]:Q,887
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:A,-633
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:B,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:CC,-1011
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:P,-677
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:S,-1011
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNI1NTC6[6]:Y3A,-627
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:ALn,175093
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:CLK,172955
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:D,176230
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]:Q,172955
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16:A,-1046
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16:B,-1080
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16:C,-1147
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16:D,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16:Y,-1189
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]:CLK,619
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]:D,3922
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]:Q,619
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0/CFG_11:IPD,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:A,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:B,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:CC,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:P,2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_8:Y3A,2153
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:A,173810
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:B,172995
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:C,173731
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:D,173619
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i:Y,172995
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:A,174346
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:B,173729
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:C,175239
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:D,174379
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i:Y,173729
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:CLK,1775
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:D,204
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:EN,2912
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]:Q,1775
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:CLK,173002
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:D,172853
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]:Q,173002
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:B,2974
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:C,422
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:CC,168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:P,422
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:S,168
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[8]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:ALn,175093
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:CLK,173717
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:D,174292
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN,174305
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]:Q,173717
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_9:C,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_9:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_9:IPC,2679
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0/CFG_9:IPD,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:CLK,174588
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:D,174278
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:EN,173864
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]:Q,174588
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:A,2138
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:B,2328
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:C,318
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:D,1946
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]:Y,318
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1:A,1146
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1:B,1984
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1:Y,1146
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:ALn,175093
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:CLK,173726
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:D,176212
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:EN,175990
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]:Q,173726
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_11:C,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_11:IPB,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_11:IPC,2692
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1/CFG_11:IPD,
Controler_0/ADI_SPI_0/addr_counter[15]:ALn,2833
Controler_0/ADI_SPI_0/addr_counter[15]:CLK,-419
Controler_0/ADI_SPI_0/addr_counter[15]:D,-1216
Controler_0/ADI_SPI_0/addr_counter[15]:EN,2828
Controler_0/ADI_SPI_0/addr_counter[15]:Q,-419
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]:Q,175379
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:D,172670
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:EN,174836
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]:Q,175482
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]:CLK,2745
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]:D,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]:Q,2745
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:B,2536
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:C,-1298
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:CC,-1119
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:P,-1298
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:S,-1119
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:Y3,
Controler_0/ADI_SPI_0/addr_counter_RNI7JQDP1[3]:Y3A,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:ALn,2833
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:CLK,-585
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:D,2934
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:EN,2504
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]:Q,-585
UART_Protocol_0/UART_RX_Protocol_0/counter[31]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[31]:CLK,173729
UART_Protocol_0/UART_RX_Protocol_0/counter[31]:D,174753
UART_Protocol_0/UART_RX_Protocol_0/counter[31]:Q,173729
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:ALn,175767
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:CLK,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:D,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:EN,174890
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]:Q,175379
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:A,3210
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:B,3169
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]:Y,3169
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:A,175476
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:B,175429
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C,175361
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:D,174414
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:Y,174414
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CC[9],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:CO,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[0],1994
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[10],2089
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[11],2150
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[1],1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[2],2025
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[3],2064
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[4],2004
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[5],2094
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[6],2052
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[7],2023
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[8],2090
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:P[9],2124
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[0],2009
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[10],2143
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[11],2205
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[2],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[3],2082
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[4],2087
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[5],2152
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[6],2060
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[7],2080
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[8],2153
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3A[9],2120
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[0],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[10],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[11],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[1],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[2],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[3],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[4],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[5],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[6],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[7],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[8],
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0:Y3[9],
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:ALn,175093
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:CLK,174588
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:D,174361
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:EN,173864
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:Q,174588
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:A,175202
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:B,175445
UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[3]:Y,175202
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:B,742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:CC,-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:P,742
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:S,-1965
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNI84Q29[24]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:A,175449
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:B,175403
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:C,173737
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4:Y,173737
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:B,171532
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:CC,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:P,171568
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:S,171195
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft_RNIMH8A1[2]:Y3A,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:CLK,-633
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:D,2746
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:EN,2504
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]:Q,-633
UART_Protocol_0/INV_0:A,173563
UART_Protocol_0/INV_0:Y,173563
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:CLK,3222
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:D,1165
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:EN,713
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]:Q,3222
Controler_0/ADI_SPI_0/tx_data_buffer[5]:CLK,3119
Controler_0/ADI_SPI_0/tx_data_buffer[5]:D,3012
Controler_0/ADI_SPI_0/tx_data_buffer[5]:EN,1305
Controler_0/ADI_SPI_0/tx_data_buffer[5]:Q,3119
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:D,173236
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]:Q,175482
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:A,-636
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:B,-680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:CC,-1003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:P,-680
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:S,-1003
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:Y3,
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIUJ514[3]:Y3A,-613
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]:A,2336
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]:B,2425
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]:C,-1007
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]:D,1032
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]:Y,-1007
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]:CLK,815
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]:D,641
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]:EN,2834
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]:Q,815
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_28:A,1769
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1/CFG_28:Y,1769
UART_Protocol_0/UART_RX_Protocol_0/state_reg[5]:ALn,175093
UART_Protocol_0/UART_RX_Protocol_0/state_reg[5]:CLK,171134
UART_Protocol_0/UART_RX_Protocol_0/state_reg[5]:D,175420
UART_Protocol_0/UART_RX_Protocol_0/state_reg[5]:Q,171134
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:A,2711
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:B,2549
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:C,2489
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:CC,2340
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:D,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:P,2377
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:S,2340
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI030U7[12]:Y3A,2474
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16:A,1299
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16:B,1272
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16:C,1196
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16:D,1128
Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16:Y,1128
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]:CLK,562
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]:EN,206
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]:Q,562
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20:A,1424
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20:B,-1334
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20:C,1321
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20:D,1276
Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20:Y,-1334
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]:CLK,575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]:D,333
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]:Q,575
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]:SLn,1056
Controler_0/ADI_SPI_0/data_counter[13]:ALn,2833
Controler_0/ADI_SPI_0/data_counter[13]:CLK,-1163
Controler_0/ADI_SPI_0/data_counter[13]:D,-1158
Controler_0/ADI_SPI_0/data_counter[13]:EN,2768
Controler_0/ADI_SPI_0/data_counter[13]:Q,-1163
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]:Y,175158
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:C,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20]:Y,172389
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:A,175482
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:B,175242
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:C,172578
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]:Y,172578
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_29:IPB,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_29:IPC,
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0/CFG_29:IPD,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313:B,174969
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313:CC,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313:P,174969
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313:Y3,
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_313:Y3A,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_28:A,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0/CFG_28:Y,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:B,2705
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:C,147
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:CC,238
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:P,147
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:S,238
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:Y3,
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry[2]:Y3A,
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:A,174498
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:B,173793
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:C,175355
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:Y,173793
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4:D,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4:Q,3970
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:B,797
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:CC,-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:P,797
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:S,-1986
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIR6NG8[22]:Y3A,
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]:A,3204
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]:B,3163
Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]:Y,3163
UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed:ALn,173341
UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed:CLK,174542
UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed:D,171064
UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed:Q,174542
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:A,175470
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:B,175429
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]:Y,175429
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0:B,510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0:P,510
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0:Y3A,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:A,2807
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:B,2645
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:C,2575
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:CC,2306
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:D,2473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:P,2473
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:S,2306
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNI6NDK8[13]:Y3A,2544
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:A,-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:B,493
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:CC,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:P,-1998
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:Y3,
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:Y3A,573
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]:A,2019
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]:B,1985
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]:C,1683
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]:D,1643
Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]:Y,1643
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0:ALn,2925
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0:CLK,3970
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0:Q,3970
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:A,681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:B,2733
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:CC,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:P,681
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3,
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_4:Y3A,2800
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4:A,3195
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4:B,3125
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4:Y,3125
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:ALn,2833
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:CLK,552
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:D,3970
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]:Q,552
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:ALn,175093
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:CLK,175482
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:D,173515
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:EN,173786
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]:Q,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:A,175482
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:B,175158
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:C,175379
UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]:Y,175158
UART_Protocol_0/UART_RX_Protocol_0/counter[17]:ALn,173341
UART_Protocol_0/UART_RX_Protocol_0/counter[17]:CLK,173795
UART_Protocol_0/UART_RX_Protocol_0/counter[17]:D,174849
UART_Protocol_0/UART_RX_Protocol_0/counter[17]:Q,173795
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_3:B,1951
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_3:CC,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_3:P,1951
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_3:Y3,
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_3:Y3A,
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3:A,173782
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3:B,173748
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3:C,173681
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3:D,173639
UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3:Y,173639
Controler_0/Command_Decoder_0/counter[12]:ALn,1695
Controler_0/Command_Decoder_0/counter[12]:CLK,-249
Controler_0/Command_Decoder_0/counter[12]:D,2696
Controler_0/Command_Decoder_0/counter[12]:Q,-249
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]:ALn,2833
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]:CLK,1821
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]:D,3910
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]:EN,363
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]:Q,1821
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CC,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:CO,1889
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:P,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3,
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_11_FCINST1:Y3A,
Controler_0/Command_Decoder_0/decode_vector[0]:ALn,2833
Controler_0/Command_Decoder_0/decode_vector[0]:CLK,1284
Controler_0/Command_Decoder_0/decode_vector[0]:D,2192
Controler_0/Command_Decoder_0/decode_vector[0]:Q,1284
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9]:A,173639
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9]:B,175427
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9]:C,175327
UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9]:Y,173639
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:A,-633
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:B,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:CC,-738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:P,-677
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:S,-738
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:Y3,
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNIDHIO1[1]:Y3A,-616
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]:A,175464
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]:B,175433
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]:C,175327
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]:D,175263
UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]:Y,175263
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_28:A,1695
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0/CFG_28:Y,1695
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn,2833
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:CLK,1683
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:D,692
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:EN,2834
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:Q,1683
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:ALn,2833
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:CLK,1455
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:D,3970
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]:Q,1455
RX_0,
RX_1,
DBGport_0,
DBGport_1,
DBGport_2,
DBGport_3,
DBGport_4,
DBGport_5,
DBGport_6,
DBGport_7,
LED_1,
LED_2,
LED_3,
LED_4,
TX_0,
TX_1,
ADC_sdio,
