Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Nov 28 16:21:45 2024
| Host         : FredMachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.107        0.000                      0                   67        0.148        0.000                      0                   67        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.107        0.000                      0                   67        0.148        0.000                      0                   67        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.907ns (24.867%)  route 2.740ns (75.133%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=13, routed)          1.411     6.462    debounce_inst/Q[1]
    SLICE_X89Y56         LUT5 (Prop_lut5_I3_O)        0.105     6.567 r  debounce_inst/amount_paid[2]_i_2/O
                         net (fo=3, routed)           0.470     7.038    debounce_inst/amount_paid[2]_i_2_n_0
    SLICE_X89Y57         LUT5 (Prop_lut5_I0_O)        0.126     7.164 r  debounce_inst/amount_paid[6]_i_2/O
                         net (fo=4, routed)           0.570     7.734    debounce_inst/amount_paid[6]_i_2_n_0
    SLICE_X88Y58         LUT5 (Prop_lut5_I1_O)        0.297     8.031 r  debounce_inst/amount_paid[4]_i_1/O
                         net (fo=1, routed)           0.289     8.320    p_1_in[4]
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.353    14.405    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[4]/C
                         clock pessimism              0.243    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X88Y58         FDCE (Setup_fdce_C_D)       -0.185    14.427    amount_paid_reg[4]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.095ns (29.988%)  route 2.556ns (70.012%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=13, routed)          1.202     6.254    debounce_inst/Q[1]
    SLICE_X88Y57         LUT3 (Prop_lut3_I0_O)        0.118     6.372 r  debounce_inst/amount_paid[4]_i_3/O
                         net (fo=1, routed)           0.400     6.771    debounce_inst/amount_paid[4]_i_3_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.283     7.054 r  debounce_inst/amount_paid[4]_i_2/O
                         net (fo=2, routed)           0.357     7.411    debounce_inst/amount_paid[4]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.105     7.516 r  debounce_inst/amount_paid[5]_i_2/O
                         net (fo=2, routed)           0.121     7.637    debounce_inst/amount_paid[5]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.105     7.742 r  debounce_inst/amount_paid[7]_i_5/O
                         net (fo=2, routed)           0.477     8.219    debounce_inst/amount_paid[7]_i_5_n_0
    SLICE_X88Y57         LUT6 (Prop_lut6_I3_O)        0.105     8.324 r  debounce_inst/amount_paid[6]_i_1/O
                         net (fo=1, routed)           0.000     8.324    p_1_in[6]
    SLICE_X88Y57         FDCE                                         r  amount_paid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.354    14.406    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  amount_paid_reg[6]/C
                         clock pessimism              0.243    14.648    
                         clock uncertainty           -0.035    14.613    
    SLICE_X88Y57         FDCE (Setup_fdce_C_D)        0.074    14.687    amount_paid_reg[6]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.095ns (31.077%)  route 2.428ns (68.923%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=13, routed)          1.202     6.254    debounce_inst/Q[1]
    SLICE_X88Y57         LUT3 (Prop_lut3_I0_O)        0.118     6.372 r  debounce_inst/amount_paid[4]_i_3/O
                         net (fo=1, routed)           0.400     6.771    debounce_inst/amount_paid[4]_i_3_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.283     7.054 r  debounce_inst/amount_paid[4]_i_2/O
                         net (fo=2, routed)           0.357     7.411    debounce_inst/amount_paid[4]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.105     7.516 r  debounce_inst/amount_paid[5]_i_2/O
                         net (fo=2, routed)           0.121     7.637    debounce_inst/amount_paid[5]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.105     7.742 r  debounce_inst/amount_paid[7]_i_5/O
                         net (fo=2, routed)           0.349     8.091    debounce_inst/amount_paid[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  debounce_inst/amount_paid[7]_i_2/O
                         net (fo=1, routed)           0.000     8.196    p_1_in[7]
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.353    14.405    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[7]/C
                         clock pessimism              0.243    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X88Y58         FDCE (Setup_fdce_C_D)        0.076    14.688    amount_paid_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.990ns (28.255%)  route 2.514ns (71.745%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=13, routed)          1.202     6.254    debounce_inst/Q[1]
    SLICE_X88Y57         LUT3 (Prop_lut3_I0_O)        0.118     6.372 r  debounce_inst/amount_paid[4]_i_3/O
                         net (fo=1, routed)           0.400     6.771    debounce_inst/amount_paid[4]_i_3_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.283     7.054 r  debounce_inst/amount_paid[4]_i_2/O
                         net (fo=2, routed)           0.357     7.411    debounce_inst/amount_paid[4]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I5_O)        0.105     7.516 r  debounce_inst/amount_paid[5]_i_2/O
                         net (fo=2, routed)           0.555     8.071    debounce_inst/amount_paid[5]_i_2_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I2_O)        0.105     8.176 r  debounce_inst/amount_paid[5]_i_1/O
                         net (fo=1, routed)           0.000     8.176    p_1_in[5]
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.353    14.405    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[5]/C
                         clock pessimism              0.243    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X88Y58         FDCE (Setup_fdce_C_D)        0.072    14.684    amount_paid_reg[5]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.976ns (28.432%)  route 2.457ns (71.568%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[0]/Q
                         net (fo=14, routed)          1.157     6.209    debounce_inst/Q[0]
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.119     6.328 r  debounce_inst/amount_paid[5]_i_3/O
                         net (fo=3, routed)           0.580     6.908    debounce_inst/amount_paid[5]_i_3_n_0
    SLICE_X88Y58         LUT2 (Prop_lut2_I0_O)        0.268     7.176 r  debounce_inst/amount_paid[7]_i_6/O
                         net (fo=8, routed)           0.370     7.546    debounce_inst/amount_paid[7]_i_6_n_0
    SLICE_X89Y56         LUT6 (Prop_lut6_I5_O)        0.105     7.651 r  debounce_inst/amount_paid[3]_i_2/O
                         net (fo=1, routed)           0.349     8.000    debounce_inst/amount_paid[3]_i_2_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.105 r  debounce_inst/amount_paid[3]_i_1/O
                         net (fo=1, routed)           0.000     8.105    p_1_in[3]
    SLICE_X89Y57         FDCE                                         r  amount_paid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.354    14.406    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y57         FDCE                                         r  amount_paid_reg[3]/C
                         clock pessimism              0.243    14.648    
                         clock uncertainty           -0.035    14.613    
    SLICE_X89Y57         FDCE (Setup_fdce_C_D)        0.030    14.643    amount_paid_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.700ns (51.172%)  route 1.622ns (48.828%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.492     5.543    debounce_inst/money_input_prev[2]
    SLICE_X86Y62         LUT4 (Prop_lut4_I1_O)        0.105     5.648 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.353     6.002    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.107 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.777     6.884    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X88Y60         LUT2 (Prop_lut2_I0_O)        0.105     6.989 r  debounce_inst/debounce_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.989    debounce_inst/debounce_counter[0]_i_4_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.433 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.995 r  debounce_inst/debounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.995    debounce_inst/debounce_counter_reg[16]_i_1_n_4
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.349    14.401    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X88Y64         FDCE (Setup_fdce_C_D)        0.101    14.709    debounce_inst/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.695ns (51.098%)  route 1.622ns (48.902%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.492     5.543    debounce_inst/money_input_prev[2]
    SLICE_X86Y62         LUT4 (Prop_lut4_I1_O)        0.105     5.648 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.353     6.002    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.107 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.777     6.884    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X88Y60         LUT2 (Prop_lut2_I0_O)        0.105     6.989 r  debounce_inst/debounce_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.989    debounce_inst/debounce_counter[0]_i_4_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.433 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.990 r  debounce_inst/debounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.990    debounce_inst/debounce_counter_reg[16]_i_1_n_6
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.349    14.401    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X88Y64         FDCE (Setup_fdce_C_D)        0.101    14.709    debounce_inst/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.871ns (26.913%)  route 2.365ns (73.087%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  debounce_inst/stable_money_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/stable_money_input_reg[0]/Q
                         net (fo=14, routed)          1.157     6.209    debounce_inst/Q[0]
    SLICE_X88Y58         LUT4 (Prop_lut4_I0_O)        0.119     6.328 r  debounce_inst/amount_paid[5]_i_3/O
                         net (fo=3, routed)           0.580     6.908    debounce_inst/amount_paid[5]_i_3_n_0
    SLICE_X88Y58         LUT2 (Prop_lut2_I0_O)        0.268     7.176 r  debounce_inst/amount_paid[7]_i_6/O
                         net (fo=8, routed)           0.628     7.804    debounce_inst/amount_paid[7]_i_6_n_0
    SLICE_X89Y56         LUT6 (Prop_lut6_I5_O)        0.105     7.909 r  debounce_inst/amount_paid[2]_i_1/O
                         net (fo=1, routed)           0.000     7.909    p_1_in[2]
    SLICE_X89Y56         FDCE                                         r  amount_paid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.354    14.406    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y56         FDCE                                         r  amount_paid_reg[2]/C
                         clock pessimism              0.243    14.648    
                         clock uncertainty           -0.035    14.613    
    SLICE_X89Y56         FDCE (Setup_fdce_C_D)        0.032    14.645    amount_paid_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.637ns (50.228%)  route 1.622ns (49.772%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.492     5.543    debounce_inst/money_input_prev[2]
    SLICE_X86Y62         LUT4 (Prop_lut4_I1_O)        0.105     5.648 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.353     6.002    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.107 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.777     6.884    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X88Y60         LUT2 (Prop_lut2_I0_O)        0.105     6.989 r  debounce_inst/debounce_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.989    debounce_inst/debounce_counter[0]_i_4_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.433 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.932 r  debounce_inst/debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.932    debounce_inst/debounce_counter_reg[16]_i_1_n_5
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.349    14.401    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X88Y64         FDCE (Setup_fdce_C_D)        0.101    14.709    debounce_inst/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.616ns (49.905%)  route 1.622ns (50.095%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.462     4.672    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.379     5.051 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.492     5.543    debounce_inst/money_input_prev[2]
    SLICE_X86Y62         LUT4 (Prop_lut4_I1_O)        0.105     5.648 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.353     6.002    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.107 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.777     6.884    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X88Y60         LUT2 (Prop_lut2_I0_O)        0.105     6.989 r  debounce_inst/debounce_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.989    debounce_inst/debounce_counter[0]_i_4_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.433 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.533 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.633 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.733 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.911 r  debounce_inst/debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.911    debounce_inst/debounce_counter_reg[16]_i_1_n_7
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.349    14.401    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X88Y64         FDCE (Setup_fdce_C_D)        0.101    14.709    debounce_inst/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  6.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  display/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    display/clkdiv_reg[4]_i_1_n_7
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[4]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.336%)  route 0.107ns (22.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  display/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    display/clkdiv_reg[4]_i_1_n_5
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[6]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  display/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    display/clkdiv_reg[4]_i_1_n_6
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[5]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.473%)  route 0.107ns (21.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.074 r  display/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    display/clkdiv_reg[4]_i_1_n_4
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y50         FDRE                                         r  display/clkdiv_reg[7]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.394ns (78.602%)  route 0.107ns (21.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.077 r  display/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    display/clkdiv_reg[8]_i_1_n_7
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[8]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y51         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.405ns (79.061%)  route 0.107ns (20.939%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.088 r  display/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.088    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[10]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y51         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 amount_paid_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.873%)  route 0.096ns (28.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.606     1.525    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDCE (Prop_fdce_C_Q)         0.148     1.673 r  amount_paid_reg[4]/Q
                         net (fo=11, routed)          0.096     1.770    debounce_inst/amount_paid_reg[7][4]
    SLICE_X88Y58         LUT6 (Prop_lut6_I1_O)        0.098     1.868 r  debounce_inst/amount_paid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.868    p_1_in[5]
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  amount_paid_reg[5]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y58         FDCE (Hold_fdce_C_D)         0.120     1.645    amount_paid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.113 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.113    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y51         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.430ns (80.036%)  route 0.107ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.113 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.113    display/clkdiv_reg[8]_i_1_n_6
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y51         FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y51         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.433ns (80.147%)  route 0.107ns (19.853%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.656     1.576    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.107     1.823    display/clkdiv_reg_n_0_[3]
    SLICE_X75Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.062 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.062    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X75Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.116 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.116    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X75Y52         FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     2.036    display/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y52         FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X75Y52         FDRE (Hold_fdre_C_D)         0.105     1.890    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    amount_paid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    amount_paid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    amount_paid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y57    amount_paid_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    amount_paid_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    amount_paid_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    amount_paid_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    amount_paid_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    button_pressed_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    debounce_inst/debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    debounce_inst/debounce_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    debounce_inst/debounce_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    debounce_inst/debounce_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    debounce_inst/debounce_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    debounce_inst/debounce_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    debounce_inst/debounce_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    debounce_inst/debounce_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y50    display/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y50    display/clkdiv_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    amount_paid_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    amount_paid_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y60    button_pressed_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y60    button_pressed_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    debounce_inst/debounce_counter_reg[7]/C



