Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Apr 23 09:44:18 2019
| Host         : jacoboffersen running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.084        0.000                      0                20366        0.013        0.000                      0                20366        3.750        0.000                       0                  7204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.084        0.000                      0                20366        0.013        0.000                      0                20366        3.750        0.000                       0                  7202  
sys_clk_pin                                                                                                                                                     5.424        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.572ns (23.846%)  route 5.020ns (76.154%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.738     3.046    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X40Y64         FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.419     3.465 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=29, routed)          0.836     4.301    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/addr[1]
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.325     4.626 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/s_axi_wready_INST_0_i_1/O
                         net (fo=11, routed)          0.766     5.391    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/cnt_read_reg[0]
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.332     5.723 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/s_axi_wready_INST_0/O
                         net (fo=18, routed)          1.570     7.294    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.418 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=14, routed)          0.377     7.795    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.919 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_8/O
                         net (fo=3, routed)           0.828     8.747    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2/O
                         net (fo=1, routed)           0.643     9.514    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     9.638 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     9.638    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X5Y73          FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.526    12.718    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X5Y73          FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.130    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X5Y73          FDSE (Setup_fdse_C_D)        0.029    12.723    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.465ns (23.068%)  route 4.886ns (76.932%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.712     3.020    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X0Y54          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.478     3.498 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/Q
                         net (fo=10, routed)          1.157     4.655    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_send[3]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.301     4.956 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_5/O
                         net (fo=2, routed)           1.108     6.064    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[2]
    SLICE_X3Y54          LUT4 (Prop_lut4_I2_O)        0.124     6.188 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_2__0/O
                         net (fo=56, routed)          0.938     7.126    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_reg_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.118     7.244 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_8__0/O
                         net (fo=1, routed)           0.728     7.972    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_8__0_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.326     8.298 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3__0/O
                         net (fo=2, routed)           0.469     8.767    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3__0_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.118     8.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1__0/O
                         net (fo=1, routed)           0.485     9.371    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_0
    SLICE_X11Y50         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.498    12.690    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X11Y50         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)       -0.269    12.497    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.188ns (19.116%)  route 5.027ns (80.884%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.841     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y28         LUT6 (Prop_lut6_I2_O)        0.331     8.829 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__3/O
                         net (fo=4, routed)           0.418     9.248    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_8
    SLICE_X27Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.487    12.679    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X27Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/C
                         clock pessimism              0.130    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X27Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.450    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.188ns (19.116%)  route 5.027ns (80.884%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.841     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y28         LUT6 (Prop_lut6_I2_O)        0.331     8.829 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__3/O
                         net (fo=4, routed)           0.418     9.248    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_8
    SLICE_X27Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.487    12.679    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X27Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/C
                         clock pessimism              0.130    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X27Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.450    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.188ns (19.297%)  route 4.968ns (80.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.669     8.326    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/beat_cnt[7]_i_1__3/O
                         net (fo=9, routed)           0.532     9.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat7_out
    SLICE_X26Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.487    12.679    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X26Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[1]/C
                         clock pessimism              0.130    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X26Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.450    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.188ns (19.297%)  route 4.968ns (80.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.669     8.326    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/beat_cnt[7]_i_1__3/O
                         net (fo=9, routed)           0.532     9.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat7_out
    SLICE_X26Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.487    12.679    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X26Y28         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[2]/C
                         clock pessimism              0.130    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X26Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.450    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/beat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.188ns (19.297%)  route 4.968ns (80.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.669     8.326    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/beat_cnt[7]_i_1__3/O
                         net (fo=9, routed)           0.532     9.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat7_out
    SLICE_X26Y28         FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.487    12.679    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X26Y28         FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat_reg/C
                         clock pessimism              0.130    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X26Y28         FDSE (Setup_fdse_C_CE)      -0.205    12.450    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_beat_reg
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.590ns (24.143%)  route 4.996ns (75.857%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.666     2.974    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X13Y62         FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDSE (Prop_fdse_C_Q)         0.419     3.393 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=29, routed)          1.206     4.599    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/addr[1]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.327     4.926 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/s_axi_wready_INST_0_i_1/O
                         net (fo=11, routed)          0.672     5.598    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/cnt_read_reg[0]
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.348     5.946 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/s_axi_wready_INST_0/O
                         net (fo=18, routed)          1.130     7.076    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.200 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=14, routed)          0.622     7.822    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X1Y70          LUT4 (Prop_lut4_I0_O)        0.124     7.946 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_8/O
                         net (fo=3, routed)           0.816     8.762    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.124     8.886 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4/O
                         net (fo=1, routed)           0.550     9.436    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I2_O)        0.124     9.560 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     9.560    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X1Y69          FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.526    12.718    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X1Y69          FDSE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y69          FDSE (Setup_fdse_C_D)        0.029    12.823    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.188ns (19.390%)  route 4.939ns (80.610%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.841     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y28         LUT6 (Prop_lut6_I2_O)        0.331     8.829 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__3/O
                         net (fo=4, routed)           0.331     9.160    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_8
    SLICE_X27Y29         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.488    12.680    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X27Y29         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]/C
                         clock pessimism              0.130    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X27Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.451    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.188ns (19.390%)  route 4.939ns (80.610%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.725     3.033    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y38          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.655     6.144    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/s_axi_rready
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.268 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg[40]_i_2__2/O
                         net (fo=8, routed)           0.193     6.460    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].r_cmd_active_reg[3]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.584 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=43, routed)          0.920     7.504    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.657 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_4__3/O
                         net (fo=3, routed)           0.841     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_thread_loop[3].rlast_i_reg[3]
    SLICE_X26Y28         LUT6 (Prop_lut6_I2_O)        0.331     8.829 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__3/O
                         net (fo=4, routed)           0.331     9.160    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_8
    SLICE_X27Y29         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.488    12.680    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X27Y29         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[3]/C
                         clock pessimism              0.130    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X27Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.451    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.410%)  route 0.242ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.583     0.924    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X0Y46          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[2]/Q
                         net (fo=1, routed)           0.242     1.329    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIB1
    SLICE_X0Y52          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.851     1.221    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X0Y52          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.316    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.605%)  route 0.206ns (59.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.586     0.927    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X3Y49          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/Q
                         net (fo=2, routed)           0.206     1.274    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[97]
    SLICE_X3Y50          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.853     1.223    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X3Y50          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.047     1.241    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][25]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.556     0.897    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X25Y61         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.093    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X24Y61         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.825     1.195    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X24Y61         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.910    
    SLICE_X24Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.590     0.930    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X43Y39         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.127    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X42Y39         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.859     1.229    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y39         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.943    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.560     0.901    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X7Y64          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.097    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X6Y64          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.828     1.198    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X6Y64          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X6Y64          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.560     0.901    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/aclk
    SLICE_X7Y65          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.097    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X6Y65          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.827     1.197    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X6Y65          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.591     0.932    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y48         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.128    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X38Y48         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.860     1.230    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y48         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X38Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.589     0.930    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y50         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.126    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X38Y50         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.859     1.229    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X38Y50         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.943    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.592     0.933    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/aclk
    SLICE_X43Y43         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.129    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X42Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.861     1.231    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.946    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.557     0.898    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y59         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/Q
                         net (fo=2, routed)           0.170     1.215    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[107]
    SLICE_X23Y60         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.825     1.195    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X23Y60         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.017     1.178    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y55   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y54   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y56   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y56   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y56   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y55   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y53   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y50   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y55   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y55   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y54   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



