// Seed: 2275757035
module module_0;
  wire id_1;
  assign module_2._id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_8;
  assign id_2 = id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign id_2[id_6] = id_3;
endmodule
module module_2 #(
    parameter id_3 = 32'd55,
    parameter id_9 = 32'd4
) (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  uwire _id_3,
    input  wor   id_4
    , _id_9,
    input  tri   id_5,
    input  wand  id_6,
    output tri   id_7
);
  wire [id_9 : 1  ==  id_3] id_10;
  module_0 modCall_1 ();
endmodule
