Hybrid Logical Clock stream event merging simulator

https://cse.buffalo.edu/tech-reports/2014-04.pdf

NOTE: work in progress

