{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744035121230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744035121230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 22:12:00 2025 " "Processing started: Mon Apr  7 22:12:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744035121230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035121230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035121230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744035121624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744035121624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/num_switch_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/num_switch_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_switch_rtl " "Found entity 1: num_switch_rtl" {  } { { "../code/num_switch_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/num_switch_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744035126685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035126685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744035126689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035126689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bcd_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bcd_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_rtl " "Found entity 1: bcd_rtl" {  } { { "../code/bcd_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744035126693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035126693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/bcd/code/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../code/bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744035126696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035126696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744035126749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_rtl bcd_rtl:u_bcd_rtl " "Elaborating entity \"bcd_rtl\" for hierarchy \"bcd_rtl:u_bcd_rtl\"" {  } { { "../code/bcd.v" "u_bcd_rtl" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744035126752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bcd_rtl:u_bcd_rtl\|bin2bcd:u_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"bcd_rtl:u_bcd_rtl\|bin2bcd:u_bin2bcd\"" {  } { { "../code/bcd_rtl.v" "u_bin2bcd" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd_rtl.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744035126753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 5 to match size of target (4)" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744035126754 "|bcd|bcd_rtl:u_bcd_rtl|bin2bcd:u_bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_switch_rtl bcd_rtl:u_bcd_rtl\|num_switch_rtl:num_gen\[0\].u_num_switch_rtl " "Elaborating entity \"num_switch_rtl\" for hierarchy \"bcd_rtl:u_bcd_rtl\|num_switch_rtl:num_gen\[0\].u_num_switch_rtl\"" {  } { { "../code/bcd_rtl.v" "num_gen\[0\].u_num_switch_rtl" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd_rtl.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744035126755 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744035127040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../code/bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/BCD/code/bcd.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744035127345 "|bcd|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744035127345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744035127396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744035127837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744035127837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744035127876 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744035127876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744035127876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744035127876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744035127897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 22:12:07 2025 " "Processing ended: Mon Apr  7 22:12:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744035127897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744035127897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744035127897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744035127897 ""}
