<module name="DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CT_TBR_RAMSZ" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CT_TBR_RAMSZ" offset="0x4" width="32" description=" CT-TBR RAM Size Register This register indicates the size of the local memory buffer interfaced with the CT-TBR This register can be used to determine if the CT_TBR is synthesized for System Bridge Mode only. It will read 0x00000000 in this configuration.">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="31 - 3" rwaccess="R"/> 
		<bitfield id="RAM_SIZE" width="3" begin="2" end="0" resetval="0x0" description=" Indicates the size of the local memory1 Read 0x0 : No local buffer. TBR Bridge only configuration Read 0x1 : 4K bytes Read 0x2 : 8K bytes Read 0x3 : 16K bytes Read 0x4 : 32K bytes Read 0x5 : 64K bytes Read 0x6 : 128K bytes Read 0x7 : Reserved" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_FIFOSZ" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_FIFOSZ" offset="0x8" width="32" description=" CT-TBR Output FIFO Size Register This register indicates the size of output FIFO used to transfer data to the system target interface">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="31 - 3" rwaccess="R"/> 
		<bitfield id="FIFO_SIZE" width="3" begin="2" end="0" resetval="0x0" description=" Indicates the size of the output FIFO Read 0x0 : 128 bytes Read 0x1 : 256 bytes Read 0x2 : 512 bytes Read 0x3 : 1024 bytes Read 0x4 : 2048 bytes Read 0x5-0x7 : Reserved" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_STAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_STAT" offset="0xC" width="32" description=" TBR Status Register This register indicates status of various functions performed by CT-TBR">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="RESET_OUT" width="1" begin="6" end="6" resetval="0x0" description=" Reset Active bit indicates that at least one of the domains in the CT-TBR is currently being held in reset.  Read 0b : All domains and/or interfaces of the CT-TBR are out of reset  Read 1b : At least one of the domains and/or interfaces of the CT-TBR are being held in reset" range="6" rwaccess="R"/> 
		<bitfield id="PARTIAL_OUT" width="1" begin="5" end="5" resetval="0x1" description=" Indicates that a partial output block (0 &#38;lt; Level &#38;lt; Trigger Threshold) is in the TBR memory (output buffer and possibly local RAM) and that an OUTFLUSH sequence may be required since there is no valid data to available to increase the amount of data past the OUTLVL threshold (i.e. local RAM buffer is empty). This bit is not set if the partial output block is the result of currently active block read request (i.e. it is already actively draining).   This bit is only valid in System Bridge Mode.  Read 0b : A partial frame does not exist or there is pending data in the local data RAMs that might complete any partial output blocks.  Read 1b : A partial output block is in the buffer and there is not valid data available to push this through the system without an OUTFLUSH.   Enabling acquisition (CTRL : ENBL 0- > 1) resets the output FIFO pointers and RAM pointers, so this bit will be set to 0 each time acquisition is enabled." range="5" rwaccess="R"/> 
		<bitfield id="DRAIN_DONE" width="1" begin="4" end="4" resetval="0x0" description=" Indicates the whether there is data in the output FIFO. This bit is only valid in System Bridge Mode. Read 0b : There is still valid data in the CT-TBR output FIFO Read 1b : All valid data in the CT-TBR output FIFO has been transferred via the system interface. Enabling acquisition (CTRL : ENBL 0- > 1) resets the output FIFO pointers, so this bit will be set to 0 each time acquisition is enabled." range="4" rwaccess="R"/> 
		<bitfield id="FMT_DONE" width="1" begin="3" end="3" resetval="0x1" description=" Indicates that all pending local memory transactions from the formatter are complete and no more data will be posted from the formatter. Read 0b : Data may still be pending Read 1b : Final data from the formatter has been posted. This bit is reset to 0b when the CTRL : ENBL transitions from 0b to 1b." range="3" rwaccess="R"/> 
		<bitfield id="CPT_DONE" width="1" begin="2" end="2" resetval="0x0" description=" Indicates that ATB interface is disabled and trace data capture is complete. Read 0b : Trace capture still active Read 1b : Trace capture complete This bit is reset to 0b when the CTRL : ENBL transitions from 0b to 1b." range="2" rwaccess="R"/> 
		<bitfield id="TRIG" width="1" begin="1" end="1" resetval="0x0" description=" Indicates that the local memory buffer has been locked as the result of a trigger. This bit is only valid in Buffer Mode and will always read 0 in System Bridge mode Read 0b : No trigger seen. Read 1b : Trigger input detected and buffer locked This bit is reset to 0b when the CTRL : ENBL transitions from 0b to 1b." range="1" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="0" end="0" resetval="0x0" description=" This bit is active in buffer mode only and is not present in CT-TBR configurations that only support System bridge mode Indicates that the local memory write pointer has incremented past the upper boundary of the memory reset to the lowest address (at least once). Read 0b : No wrap Read 1b : Write pointer has wrapped This bit is reset to 0b when the CTRL : ENBL transitions from 0b to 1b" range="0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMRDAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMRDAT" offset="0x10" width="32" description=" RAM Read Data Register This register is used to transfer data from the local memory to client This register is not present when CT-TBR is synthesized for System Bridge Mode only.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description=" The 32-bit data value pointed to by the RAMRPTR register Reading returns the value at the index specified by RAMRPTR. RAMRPTR is then incremented automatically." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMRPTR" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMRPTR" offset="0x14" width="32" description=" RAM Read Pointer Register Indexes into the local memory for reading 32-bit values via RAMRDAT This register is not present when CT-TBR is synthesized for System Bridge Mode only.">
		<bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PTR" width="22" begin="21" end="0" resetval="0x0" description=" This field designates the index of the 32-bit RAM location to be read via RAMRDAT. Read returns the current value of the pointer Write sets the value and initiates a read from the designated address. This field increments automatically when a value is read from RAMRDAT. This register should not be used when the data acquisition is enabled (results are undefined). The actual width of the pointer field will be determined by the buffer size1" range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMWPTR" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMWPTR" offset="0x18" width="32" description=" This field designates the index of the 32-bit RAM location to be written via RAMWDAT. Read : Returns the current value of the pointer Write : Sets the value Writes will always force the bits 1 : 0 of write_value to 0. This register should not be used when the data acquisition is enabled (results are undefined). The actual width of the pointer field will be determined by the buffer size1">
		<bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="PTR" width="22" begin="21" end="0" resetval="0x0" description=" This field designates the index of the 32-bit RAM location to be read via RAMRDAT. Read returns the current value of the pointer Write sets the value and initiates a read from the designated address. This field increments automatically when a value is read from RAMRDAT. This register should not be used when the data acquisition is enabled (results are undefined). The actual width of the pointer field will be determined by the buffer size1" range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_TRGCNT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_TRGCNT" offset="0x1C" width="32" description=" Trigger Count Register This register controls the amount of data written to the local memory after a trigger input is detected">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R/W"/> 
		<bitfield id="COUNT" width="13" begin="12" end="0" resetval="0x0" description=" Controls the number of 128-bit words written to local memory after a trigger input is detected on the CTI interface. When the input trigger is active and a trigger is detected, an internal register starts counting the number of 128-bit words written to local memory. When that counter equals COUNT + 1, the memory is locked and the CAPT_DONE and the TRIG bits in the STAT register are set.  Setting COUNT to a low index will lock trace that occurred before the trigger  Setting COUNT to a high index will lock trace that occurred after the trigger  Setting COUNT to an intermediate index will lock trace that occurred around the trigger Read : Returns the current configured value of the trigger counter Write : Sets a new value. This register can be read at any time but can only be written when acquisition is disabled in CNTL. The internal count register is not visible to the application, but it is reset cleared by hardware when the CTRLENBL bit transitions from 0 to 1. The width of the COUNT field is actually log2(RAM size in Bytes / 16) When configured for System Bridge only, the COUNT field is fixed a 10-bits (9 : 0). This allows the CT-TBR to capture and forward up to 1024 frames of data after the trigger event." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_TBR_CTRL" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_TBR_CTRL" offset="0x20" width="32" description=" CT-TBR Control Register This register controls the global enable/disable functions of the CT-TBR">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="31 - 5" rwaccess="R/W"/> 
		<bitfield id="IDLE_EMPTY" width="1" begin="4" end="4" resetval="0x0" description=" Controls whether the CT_TBR can enter idle with data present Read 0x0 : All internal buffers must be empty before idle requests are acknowledged Read 0x1 : CT_TBR can idle with valid data Write 0x0 : Clear idle with valid data Write 0x1 : Set idle with valid data" range="4" rwaccess="R/W"/> 
		<bitfield id="SYNCREQ_WRAP" width="1" begin="3" end="3" resetval="0x0" description=" Controls whether the CT-TBR will issue a pulse on SYNREQ each time the local buffer write pointer wraps back to address 0. Read 0x0 : SYNCREQ generation is suppressed Read 0x1 : SYNCREQ on buffer wrap is enabled Write 0x0 : Disable SYNCREQ generation Write 0x1 : Enable SYNCREQ generation" range="3" rwaccess="R/W"/> 
		<bitfield id="SRST" width="1" begin="2" end="2" resetval="0x0" description=" Software initiated reset control Read 0x0 : Always Write 0x0 : No action Write 0x1 : Initiates a software reset" range="2" rwaccess="R/W"/> 
		<bitfield id="MODE" width="1" begin="1" end="1" resetval="0x0" description=" This field is the top-level control for determining the operating mode of the module Read 0x0 : Module is in Buffer Mode Read 0x1 : Module is in System Bridge Mode Write 0x0 : Set Buffer Mode Write 0x1 : Set System Bridge Mode This bit can only be written when the ENBL bit is 0 Setting it when acquisition in enabled may result in undefined behavior. This bit is read only and set to 1 when CT-TBR is synthesized for System Bridge only operation." range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" This field is the top-level control for enabling trace acquisition and processing in the module. Read 0x0 : Module is disabled Read 0x1 : Module is enabled (trace data is being captured and stored to local memory) Write 0x0 : Disable module Write 0x1 : Enable module" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMWDAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_RAMWDAT" offset="0x24" width="32" description=" RAM Write Data Register This register is used to transfer data from the client to local memory This register is not present when CT-TBR is synthesized for System Bridge Mode only.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description=" The 32-bit data value to be written to local memory Writing initiates the transfer of data to the location pointed at by RAMWPTR. RAMWPTR is then incremented automatically. This register should not be used when the data acquisition is enabled (results are undefined)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OUTLVL" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OUTLVL" offset="0x100" width="32" description=" Output FIFO Trigger Level Register This register controls the size of the data blocks transferred through the output FIFO and across the system interface">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="NUMBLOCK" width="8" begin="15" end="8" resetval="0x0" description=" Determines blocks (value + 1) that must be sent over the system interface to complete a higher level data frame for transport. This field is used to calculate the total output trigger threshold when used in conjunction with BLOCKSZ field.   Output Trigger Threshold (in frames) = (BLOCKSZ + 1) * (NUMBLOCK + 1)   The threshold calculations include data in the output FIFO and local RAM buffers (if local RAM exists).  Read : Returns the current configured value of the number of blocks in the high level data frame Write : Sets a new value.  This register is only valid when the CT-TBR is operating in System Bridge mode  This register can be read at any time but can only be written when acquisition is disabled in CNTL.  In addition, SW should only update NUMBLOCK when the following conditions are all true :  &#38;quot; An output flush sequence is not active (OPCTL : OUTFLUSH == 0) &#38;quot; The system interface output buffer is empty (STAT : DRAIN_DONE == 1)" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="BLOCKSZ" width="8" begin="7" end="0" resetval="0x99" description=" Determines the block size (the number of 128-bit frames + 1) used by the DMA engine reading data over the system interface. This field is used to calculate the total output trigger threshold when used in conjunction with NUMBLOCK field. The block size is used by the DMA event logic to determine when to deassert the DMA request.  Output Trigger Threshold (in frames) = (BLOCKSZ + 1) * (NUMBLOCK + 1)   The threshold calculations include data in the output FIFO and local RAM buffers (if local RAM exists).  Read : Returns the current configured value of the block size  Write : Sets a new value.  The minimum value for BLOCKSZ is 0xF. If configured for less than 0xF, the behavior of the system interface is undefined.  This register is only valid when the CT-TBR is operating in System Bridge mode  This register can be read at any time but can only be written when acquisition is disabled in CNTL.  In addition, SW should only update BLOCKSZ when the following conditions are all true :  &#38;quot; An output flush sequence is not active (OPCTL : OUTFLUSH == 0) &#38;quot; The system interface output buffer is empty (STAT : DRAIN_DONE == 1)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_SICTRL" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_SICTRL" offset="0x104" width="32" description=" CT-TBR System Interface Control This register provides control and status for the system interface of the CT-TBR">
		<bitfield id="RESERVED1" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="IDLE_MODE" width="2" begin="5" end="4" resetval="0x3" description=" This bit-field controls the idle behavior of the CT-TRB Read : Indicates the Idle modes outlined below Write 00b : Set Force-Idle. For CT-TBR, Force-Idle is identical to Smart-Idle Write 01b : Set No-Idle : The CT_TBR will acknowledge the idle request, but never transition to the idle state Write 10b : Set Smart-Idle : The CT-TBR uses the smart idle protocol. This is the default mode. Write 11b : Set Smart-Idle-Wkup : Since the CT-TBR does not support internal wakeup, this mode is identical to Smart-Idle" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="ERR" width="1" begin="2" end="2" resetval="0x0" description=" This bit indicates that an access on the System Target I/F resulted in a error Read 0x0 : No errors since last clear Read 0x1 : At least one error condition on the I/F since last clear Write 0x0 : No effect Write 0x1 : Clears bit to 0 This bit clears to 0 when data acquisition is enabled (CTRL : ENBL 0- > 1)" range="2" rwaccess="R/W"/> 
		<bitfield id="REQ_PEND" width="1" begin="1" end="1" resetval="0x1" description=" This bit indicates if a read request is pending or active on the system interface Read 0x0 : No read requests pending or active Read 0x1 : A system initiator has posted a read request on the system interface and this request is pending or being serviced" range="1" rwaccess="R"/> 
		<bitfield id="DATA_WIDTH" width="1" begin="0" end="0" resetval="0x0" description=" This bit controls the supported access size for the system interface Read 0x0 : System interface will only support 32-bit reads Read 0x1 : System interface will only support 64-bit reads Write 0x0 : Set 32-bit mode Write 0x1 : Set 64-bit mode This bit is RO and set to 0 when synthesized for 32-bit data width" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IDPERIOD" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IDPERIOD" offset="0x108" width="32" description=" ID Repeat Period Register This register controls the number of frames (without and ID change marker) that will be sent before the formatter forces and ID marker">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="31 - 10" rwaccess="R/W"/> 
		<bitfield id="PERIOD" width="10" begin="9" end="0" resetval="0x0" description=" Controls the number of 128-bit frames (with no ID change markers) that the formatter will forward before forcing an artificial ID change. Read : Returns the current configured value of the period Write : Sets the value Setting to 0 disables the forcing of IDs, but this is not recommended. PERIOD should only be updated when trace acquisition is disabled" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CT_TBR_SEQCNTL" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CT_TBR_SEQCNTL" offset="0x10C" width="32" description="">
		<bitfield id="RESERVED2" width="9" begin="31" end="23" resetval="0x14" description="" range="31 - 23" rwaccess="R/W"/> 
		<bitfield id="SEQID" width="7" begin="22" end="16" resetval="0x39" description=" PERIOD1This defined the ATID used when inserting the incrementing sequence byte. The reset value is the highest free ID supported in the TWP specification, but this can be overwritten by SW if there are system collisions" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x17" description="" range="15 - 10" rwaccess="R/W"/> 
		<bitfield id="PERIOD" width="10" begin="9" end="0" resetval="0x150" description=" Controls the number of 128-bit frames that the formatter will forward before inserting an 8-bit incrementing sequence number into a frame using ATID defined in SEQID  Read : Returns the current configured value of the period Write : Sets the value  Setting to 0 disables the insertion of the incrementing sequence bytes,  PERIOD should only be updated when trace acquisition is disabled" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_EOI" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_EOI" offset="0x120" width="32" description=" CT-TBR EOI register This register is the End of Interrupt used by SW to signal HW that an interrupt service is complete and an interrupt can be rearmed.">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="EOI_VECT" width="1" begin="0" end="0" resetval="0x0" description=" This bit is used by SW to signal that a particular interrupt generated by the IP can be rearmed. Read 0x0 : Always Write 0x0 : DAV_IRQ is rearmed (it is IRQ index 0 for this IP) Write 0x1 : AQCMP_IRQ is rearmed (it is IRQ index 1)" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQSTATUS_RAW" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQSTATUS_RAW" offset="0x124" width="32" description=" CT-TBR IRQ Status (Raw) register This register provides control and status for the interrupt/event interface The IRQSTATUS_RAW register may be modified while acquisition is enabled">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="AQCMP_IRQ" width="1" begin="1" end="1" resetval="0x0" description=" This bit controls the acquisition complete interrupt/event generation for testing Read 0x0 : Acquisition complete interrupt is not active Read 0x1 : Acquisition complete interrupt is active and awaiting completion. The enabled state is not considered. Write 0x0 : No effect Write 0x1 : Sets the interrupt request for testing" range="1" rwaccess="R/W"/> 
		<bitfield id="DAV_IRQ" width="1" begin="0" end="0" resetval="0x0" description=" This bit controls the data available interrupt/event generation for testing Read 0x0 : Data available interrupt is not active Read 0x1 : Data available interrupt is active and awaiting completion. The enabled state is not considered. Write 0x0 : No effect Write 0x1 : Sets the interrupt request for testing" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQSTATUS" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQSTATUS" offset="0x128" width="32" description=" CT-TBR IRQ Status register This register provides control and status for the interrupt/event interface The IRQSTATUS register may be modified while acquisition is enabled">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="AQCMP_IE" width="1" begin="1" end="1" resetval="0x0" description=" Acquisition complete interrupt enable Read 0x0 : Acquisition complete interrupt/event generation is either not pending or it is not enabled Read 0x1 : The acquisition complete interrupt is pending and enabled. Write 0x0 : No effect Write 0x1 : Clears a pending Acquisition complete interrupt" range="1" rwaccess="R/W"/> 
		<bitfield id="DAV_IE" width="1" begin="0" end="0" resetval="0x0" description=" Data Available interrupt enable Read 0x0 : Data available interrupt/event generation is either not pending or it is disabled Read 0x1 : Data available interrupt is pending and enabled. Write 0x0 : No effect Write 0x1 : Clears a pending data available interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQENABLE_SET" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQENABLE_SET" offset="0x12C" width="32" description=" CT-TBR IRQ Enable set register This register provides control for the interrupt/event interface The IRQENABLE_SET register may be modified while acquisition is enabled">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="AQCMP_IES" width="1" begin="1" end="1" resetval="0x0" description=" Provides enable state and sets the enable of the acquisition complete interrupt/event Read 0x0 : The acquisition complete interrupt is disabled Read 0x1 : The acquisition complete interrupt is enabled Write 0x0 : No effect Write 0x1 : Enables the acquisition complete interrupt/event" range="1" rwaccess="R/W"/> 
		<bitfield id="DAV_IES" width="1" begin="0" end="0" resetval="0x0" description=" Provides enable state and sets the enable of the data available interrupt/event Read 0x0 : The data available interrupt is disabled Read 0x1 : The data available interrupt is enabled Write 0x0 : No effect Write 0x1 : Enables the data available interrupt/event" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQENABLE_CLR" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_IRQENABLE_CLR" offset="0x130" width="32" description=" CT-TBR IRQ Enable clear register This register provides control for the interrupt/event interface The IRQENABLE_CLR register may be modified while acquisition is enabled">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="AQCMP_IEC" width="1" begin="1" end="1" resetval="0x0" description=" Provides enable state and clears the enable of the data available interrupt/event Read 0x0 : The acquisition complete interrupt is disabled Read 0x1 : The acquisition complete interrupt is enabled Write 0x0 : No effect Write 0x1 : Disables the acquisition complete interrupt/event" range="1" rwaccess="R/W"/> 
		<bitfield id="DAV_IEC" width="1" begin="0" end="0" resetval="0x0" description=" Provides enable state and clears the enable of the data available interrupt/event Read 0x0 : The data available interrupt is disabled Read 0x1 : The data available interrupt is enabled Write 0x0 : No effect Write 0x1 : Disables the data available interrupt/event" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OPSTAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OPSTAT" offset="0x300" width="32" description=" Operation Status Register This register provides information on the status of various operations of the CT-TBR">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="FMT_HALTED" width="1" begin="1" end="1" resetval="0x1" description=" This bit indicates that the formatter is halted and the last available data has been written to the local memory. It is functionally equivalent to the FMT_DONE bit in the STAT register. Read 0x0 : Formatter block is active Read 0x1 : Formatter block is disabled This bit is cleared by hardware when the CTRLENBL bit transitions from 0 to 1." range="1" rwaccess="R"/> 
		<bitfield id="FLSH_ACT" width="1" begin="0" end="0" resetval="0x0" description=" This bit indicates that a flush request is being processed by the CT-TBR Read 0x0 : No flush requests are active Read 0x1 : Flush request is pending completion" range="0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OPCTRL" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_OPCTRL" offset="0x304" width="32" description="">
		<bitfield id="RESERVED4" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="SYNCREQ" width="1" begin="17" end="17" resetval="0x0" description=" This bit is allows the SW to stimulate a synchronization request to all the upstream trace components. Read 0x0 : This bit always reads as 0 Write 0x0 : Has no effect Write 0x1 : Results in the assertion of the SYNCREQ signal on the ATB target for one ATCLK cycle. SYNCREQ is available in any operating mode. SYNCREQ should only be written while trace acquisition is enabled." range="17" rwaccess="R/W"/> 
		<bitfield id="OUTFLUSH" width="1" begin="16" end="16" resetval="0x0" description=" This bit is the flush control. For the output FIFO (System Bridge Mode) it triggers a flush of this buffer and the flush completes when the last OUTLEVEL + 1 sized burst is read on the system Interface. Read 0x0 : No output flush operation is active Read 0x1 : Output flush operation is active Write 0x0 : No meaning Write 0x1 : Initiate an output buffer flush. Automatically clears to 0 when the operation completes OUTFLUSH may be written while trace acquisition is enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="STP_FULL" width="1" begin="15" end="15" resetval="0x0" description=" This bit controls whether the formatter stops operation when the local memory buffer is full. This one-shot mode prevents the write pointer from wrapping, Read 0x0 : Formatter continues when write pointer wraps back to the lowest address Read 0x1 : Formatter stops operation when the local memory is full Write 0x0 : Disable formatter halt on full Write 0x1 : Enable formatter halt on full This bit is only functional when the CT-TBR is configured for Buffer Mode (CTRL : MODE == 0)." range="15" rwaccess="R/W"/> 
		<bitfield id="RESERVED3" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R"/> 
		<bitfield id="STP_TRG" width="1" begin="13" end="13" resetval="0x0" description=" This bit controls whether the formatter stops operation when a trigger is detected Read 0x0 : Formatter continues when trigger is detected Read 0x1 : Formatter stops operation when trigger is detected Write 0x0 : Disable formatter halt on trigger Write 0x1 : Enable formatter halt on trigger" range="13" rwaccess="R/W"/> 
		<bitfield id="STP_FLSH" width="1" begin="12" end="12" resetval="0x0" description=" This bit controls whether the formatter stops operation when a flush completes Read 0x0 : Formatter continues after flush completion Read 0x1 : Formatter stops operation when flush completes Write 0x0 : Disable formatter halt on flush completion Write 0x1 : Enable formatter halt on flush completion" range="12" rwaccess="R/W"/> 
		<bitfield id="RESERVED2" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="TRG_FLSH" width="1" begin="10" end="10" resetval="0x1" description=" This bit controls whether a trigger event is generated when a flush completes Read 0x0 : No trigger event generated when flush is completed. Read 0x1 : Trigger event generated Write 0x0 : Disable trigger event generation Write 0x1 : Enable trigger event generation" range="10" rwaccess="R/W"/> 
		<bitfield id="TRG_EVT" width="1" begin="9" end="9" resetval="0x0" description=" This bit controls whether the action associated with a trigger is delayed until the trigger counter matches the value in TRGCNT : COUNT + 1. Read 0x0 : No trigger counter delay Read 0x1 : Trigger action delayed until trigger count match Write 0x0 : Disable trigger delay Write 0x1 : Enable trigger delay" range="9" rwaccess="R/W"/> 
		<bitfield id="TRG_TRGIN" width="1" begin="8" end="8" resetval="0x1" description=" This bit controls whether a trigger event is generated when a rising edge is detected on the TRIGIN input on the CTI interface. Setting this bit also enables trigger event generation when a trigger ID (ATID = 0x7d) is seen on the ATB interface. Read 0x0 : No trigger event generated on TRIGIN assertion. Read 0x1 : Trigger event generated Write 0x0 : Disable trigger event generation Write 0x1 : Enable trigger event generation" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="FLUSH" width="1" begin="6" end="6" resetval="0x0" description=" This bit is the manual flush control. It triggers a flush from the trace data sources into the CT-TBR Read 0x0 : No manual flush operation is active Read 0x1 : Manual flush operation is active Write 0x0 : No meaning Write 0x1 : Initiate a manual flush. Automatically clears to 0 when the operation completes FLUSH may be written while trace acquisition is enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="FLSH_TRG" width="1" begin="5" end="5" resetval="0x0" description=" This bit controls whether a flush operation is initiated when a trigger condition is detected by the CT-TBR Read 0x0 : Flush on trigger event is disabled Read 0x1 : Flush on trigger event is enabled Write 0x0 : Disable flush on trigger event Write 0x1 : Enable flush on trigger event" range="5" rwaccess="R/W"/> 
		<bitfield id="FLSH_FLSHIN" width="1" begin="4" end="4" resetval="0x1" description=" This bit controls whether a flush operation is initiated when a rising edge is detected on the FLUSHIN input signal Read 0x0 : Flush on FLUSHIN is disabled Read 0x1 : Flush on FLUSHIN is enabled Write 0x0 : Disable flush on FLUSHIN Write 0x1 : Enable flush on FLUSHIN" range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="INSRT_TRG" width="1" begin="1" end="1" resetval="0x1" description=" This bit controls whether the TWP trigger sequence is inserted into the TWP frame a trigger condition is encountered Read 0x0 : Trigger insertion is disabled Read 0x1 : Trigger insertion is enabled Write 0x0 : Disable trigger insertion Write 0x1 : Enable trigger insertion" range="1" rwaccess="R/W"/> 
		<bitfield id="FMT_ENBL" width="1" begin="0" end="0" resetval="0x0" description=" This bit controls whether the ATB input data is formatted into 128-bit TWP frames Read 0x0 : Formatting is disabled Read 0x1 : Formatting is enabled Write 0x0 : Disable formatting Write 0x1 : Enable formatting" range="0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CLAIMSET" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CLAIMSET" offset="0xFA0" width="32" description=" The Claim Tag Set Register The register is used to manage handshakes between application and tools SW using the CT-TBR">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="CTSET" width="4" begin="3" end="0" resetval="0x1" description=" This bit sets the Claim Tag Read 0xF : Always. Indicates that claim tag has 4 valid bits Write 0x0 : No effect Write 0x1-F : Bit value of 1 sets the corresponding Claim Tag bit" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CLAIMCLR" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_CLAIMCLR" offset="0xFA4" width="32" description=" The Claim Tag Clear Register The register is used to manage handshakes between application and tools SW using the CT-TBR">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="CTCLR" width="4" begin="3" end="0" resetval="0x0" description=" This bit clears the Claim Tag Read : The current claim tag value Write 0x0 : No effect Write 0x1-F : Bit value of 1 clears the corresponding bit in the Claim Tag" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_LOCKACC" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_LOCKACC" offset="0xFB0" width="32" description=" The Lock Access Register The register is used to enabled application use of the CT-TBR">
		<bitfield id="CODE" width="32" begin="31" end="0" resetval="0x0" description=" This bit-field is used to unlock the CT-TBR for use by the application Write 0xC5ACCE55 : Unlocks the CT-TBR Write any other value : Lock the CT-TBR" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_LOCKSTAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_LOCKSTAT" offset="0xFB4" width="32" description=" The Lock Status Register The register is used to manage application use of the CT-TBR">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="31 - 3" rwaccess="R"/> 
		<bitfield id="LOCKSZ" width="1" begin="2" end="2" resetval="0x0" description=" This bit-field indicates the size of the lock access bit-field Read 0x0 : indicates the lock access field is 32-bits wide" range="2" rwaccess="R"/> 
		<bitfield id="STAT" width="1" begin="1" end="1" resetval="0x1" description=" This bit-field indicates the current state of the lock Read 0x0 : indicates the module is not locked from application accesses Read 0x1 : Indicates the module is locked" range="1" rwaccess="R"/> 
		<bitfield id="LOCKIMP" width="1" begin="0" end="0" resetval="0x0" description=" This bit-field indicates if the module implements a lock access mechanism Read 0x1 : Indicates a lock is present" range="0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_AUTHSTAT" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_AUTHSTAT" offset="0xFB8" width="32" description=" Authorization Status Register Indicates which security features (if any) are implemented in the module.">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="S_NI_STAT" width="2" begin="7" end="6" resetval="0x0" description=" Secure, non-invasive debug status Read 0x0 : Indicates CT-TBR does not implement this feature" range="7 - 6" rwaccess="R"/> 
		<bitfield id="S_I_STAT" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R"/> 
		<bitfield id="NS_NI_STAT" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="NS_I_STAT" width="2" begin="1" end="0" resetval="0x0" description=" Non-secure, invasive debug status Read 0x0 : Indicates CT-TBR does not implement this feature" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_DEVID" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_DEVID" offset="0xFC8" width="32" description=" Device Identification Register Defines the major and minor versions of this implementation of the CT-TBR">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="REV_MAJOR" width="4" begin="7" end="4" resetval="0x1" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="REV_MIN" width="4" begin="3" end="0" resetval="0x8" description=" Minor revision number Read 0x0 : The only minor revision currently supported" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_DEVTYPE" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_DEVTYPE" offset="0xFCC" width="32" description=" Device Type Register Indicates the top-level function of the module">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SUB_TYPE" width="4" begin="7" end="4" resetval="0x3" description=" Identifies the sub-type based upon class Read 0x2 : Indicates the CT-TBR is an embedded trace buffer" range="7 - 4" rwaccess="R"/> 
		<bitfield id="MAIN_CLASS" width="4" begin="3" end="0" resetval="0x3" description=" Identifies the top level class to the module Read 0x1 : Indicates the CT-TBR is a trace sink" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID4" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID4" offset="0xFD0" width="32" description=" Peripheral Identification Register Number 4 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="KB_COUNT" width="4" begin="7" end="4" resetval="0x0" description=" Indicates the number of 4KB block of configuration memory (+ 1) used by this module. Read 0x0 : CT-TBR uses one block" range="7 - 4" rwaccess="R"/> 
		<bitfield id="JEP_CONT" width="4" begin="3" end="0" resetval="0x0" description=" JEDEC manufacture code continuation code Read 0x0 : TI JEP number does not use continuation" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID5" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID5" offset="0xFD4" width="32" description=" Peripheral Identification Register Number 5 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="PID5" width="8" begin="7" end="0" resetval="0x0" description=" Read 0x0 : As per CoreSight Architecture Specification" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID6" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID6" offset="0xFD8" width="32" description=" Peripheral Identification Register Number 6 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="PID7" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="PID6" width="8" begin="7" end="0" resetval="0x0" description=" Read 0x0 : As per CoreSight Architecture Specification" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID7" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID7" offset="0xFDC" width="32" description=" Peripheral Identification Register Number 7 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="PID7" width="8" begin="7" end="0" resetval="0x0" description=" Read 0x0 : As per CoreSight Architecture Specification" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID0" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID0" offset="0xFE0" width="32" description=" Peripheral Identification Register Number 0 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x2" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="PART_ML" width="8" begin="7" end="0" resetval="0x35" description=" The middle and lower BCD value of the part number. Read 0xDF : CT-TBR BCD part number is EDF" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID1" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID1" offset="0xFE4" width="32" description=" Peripheral Identification Register Number 1 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x1" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="JEPID_L" width="4" begin="7" end="4" resetval="0x2" description=" JEP106 ID[3 : 0]. Read 0x7 : TI JEP106 ID is 0x17" range="7 - 4" rwaccess="R"/> 
		<bitfield id="PART_U" width="4" begin="3" end="0" resetval="0x6" description=" The upper BCD value of the part number. Read 0xE : CT-TBR BCD part number is EDF" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID2" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID2" offset="0xFE8" width="32" description=" Peripheral Identification Register Number 2 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="REVNUM" width="4" begin="7" end="4" resetval="0x2" description=" Revision number of the peripheral module Read 0x0 : Only revision of CT-TBR" range="7 - 4" rwaccess="R"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x0" description=" Indicates JEDEC ID was used Read 0x1 : JEDEC ID is used" range="3" rwaccess="R"/> 
		<bitfield id="JEPID_H" width="3" begin="2" end="0" resetval="0x4" description=" JEP106 ID[6 : 4]. Read 0x1 : TI JEP106 ID is 0x17" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID3" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_PERIPHID3" offset="0xFEC" width="32" description=" Peripheral Identification Register Number 3 The Peripheral ID registers indicate module specifics like manufacturer and part number">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description=" Indicates the errata fix version of the IP Read 0x0 : CT-TBR uses one block" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CUSTMOD" width="4" begin="3" end="0" resetval="0x0" description=" Indicates that the module was reusable IP that was modified by the customer Read 0x0 : CT-TBR is native IP" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID0" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID0" offset="0xFF0" width="32" description=" Component Identification Register Number 0 The Component ID registers places a known bit pattern in memory that indicates that a 4K configuration block is valid and supports a peripheral">
		<bitfield id="CID1" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="CID0" width="8" begin="7" end="0" resetval="0x19" description=" The fixed preamble for the component ID Read 0x0D : CID0 Preamble is fixed at 0x0D" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID1" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID1" offset="0xFF4" width="32" description=" Component Identification Register Number 1 The Component ID registers places a known bit pattern in memory that indicates that a 4K configuration block is valid and supports a peripheral">
		<bitfield id="CLASS1" width="24" begin="31" end="8" resetval="0x1" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x4" description=" Indicates the class of the component Read 0x9 : CT-TBR is a CoreSight component" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CID1" width="4" begin="3" end="0" resetval="0x4" description=" The fixed preamble for the component ID Read 0x0 : CID1 Preamble is fixed at 0x0" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID2" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID2" offset="0xFF8" width="32" description=" Component Identification Register Number 2 The Component ID registers places a known bit pattern in memory that indicates that a 4K configuration block is valid and supports a peripheral">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="CID2" width="8" begin="7" end="0" resetval="0x5" description=" The fixed preamble for the component ID Read 0x05 : CID2 Preamble is fixed at 0x05" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID3" acronym="TBR_VBUSP_WRAP__TBR_CFG__TBR_CFG_COMPID3" offset="0xFFC" width="32" description=" 2Component Identification Register Number 3 The Component ID registers places a known bit pattern in memory that indicates that a 4K configuration block is valid and supports a peripheral">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x1" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="CID3" width="8" begin="7" end="0" resetval="0x119" description=" The fixed preamble for the component ID Read 0x05 : CID2 Preamble is fixed at 0x05" range="7 - 0" rwaccess="R"/>
	</register>
</module>