Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Tue May 13 16:14:00 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:        524.98
  Critical Path Slack:           0.06
  Critical Path Clk Period:    550.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -32.03
  Total Hold Violation:      -1390.19
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8641
  Buf/Inv Cell Count:            1120
  Buf Cell Count:                  91
  Inv Cell Count:                1029
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7221
  Sequential Cell Count:         1420
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      523.261620
  Noncombinational Area:   535.217216
  Buf/Inv Area:             52.794181
  Total Buffer Area:             6.59
  Total Inverter Area:          46.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1058.478837
  Design Area:            1058.478837


  Design Rules
  -----------------------------------
  Total Number of Nets:          8709
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-123

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  9.86
  Mapping Optimization:               28.12
  -----------------------------------------
  Overall Compile Time:              132.87
  Overall Compile Wall Clock Time:   133.95

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 32.03  TNS: 1390.19  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
