
---------- Begin Simulation Statistics ----------
simSeconds                                   0.100777                       # Number of seconds simulated (Second)
simTicks                                 100776769250                       # Number of ticks simulated (Tick)
finalTick                                100776769250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4815.48                       # Real time elapsed on the host (Second)
hostTickRate                                 20927686                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8906816                       # Number of bytes of host memory used (Byte)
simInsts                                    600000002                       # Number of instructions simulated (Count)
simOps                                     1084935414                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   124598                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     225302                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        403107078                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.671845                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.488438                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1181999060                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  2359354                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1130049767                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               11036136                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             99422803                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         193661828                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             1572904                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           402954832                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.804408                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.808667                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 114702219     28.47%     28.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5085640      1.26%     29.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2733033      0.68%     30.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2237699      0.56%     30.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 278196241     69.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             402954832                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     24885024      2.20%      2.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     767412427     67.91%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     11713493      1.04%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1483      0.00%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     17957425      1.59%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          378      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     11720415      1.04%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          963      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     17776150      1.57%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          168      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     17561787      1.55%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      5853929      0.52%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    169145565     14.97%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     62578703      5.54%     97.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5860922      0.52%     98.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     17580891      1.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1130049767                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.803349                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2473528671                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1177644065                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1026620358                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 200561827                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                106203520                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        100173768                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1004984298                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    100180445                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1199378                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             632                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          152246                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      184216229                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      84258464                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     15424817                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2130538                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          232      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      20670270     17.09%     17.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     19217812     15.88%     32.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        84788      0.07%     33.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     68082420     56.27%     89.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      6516100      5.39%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      6412269      5.30%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      120983891                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          218      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2338857     18.90%     18.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       970925      7.85%     26.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          259      0.00%     26.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      8005839     64.69%     91.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       651362      5.26%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       408120      3.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      12375580                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           23      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          298      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           69      0.02%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       391421     99.78%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          299      0.08%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          166      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       392277                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     18331407     16.88%     16.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     18246884     16.80%     33.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        84529      0.08%     33.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     60076568     55.31%     89.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      5864736      5.40%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      6004148      5.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    108608286                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           14      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          192      0.10%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           66      0.03%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       192106     99.72%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          114      0.06%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          145      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       192637                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     45984559     38.01%     38.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     47833114     39.54%     77.55% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     20670261     17.09%     94.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      6495957      5.37%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    120983891                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       389927     99.43%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         2214      0.56%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            8      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       392150                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          68082652                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     22099899                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            392277                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            485                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       390164                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          2113                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            120983891                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               389905                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                57452337                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.474876                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1063                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         6497057                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            6495957                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1100                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          232      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     20670270     17.09%     17.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     19217812     15.88%     32.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        84788      0.07%     33.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     68082420     56.27%     89.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      6516100      5.39%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      6412269      5.30%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    120983891                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           46      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     20670268     32.54%     32.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          317      0.00%     32.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        84788      0.13%     32.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     36363547     57.24%     89.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          319      0.00%     89.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      6412269     10.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      63531554                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          298      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       389308     99.85%     99.92% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          299      0.08%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       389905                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          298      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       389308     99.85%     99.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          299      0.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       389905                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      6497057                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      6495957                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1100                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      6497292                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             21641457                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               21641454                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            3310041                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               18331407                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            18331407                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect     30902986                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         1099                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          251                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect     28980138                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       190628                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          549                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          102                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          829                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          388                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          372                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      7096934                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2      7078394                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       568626                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      1053892                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5      5072243                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6      1282005                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7      8943168                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0     14068366                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       423254                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       285992                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      1104436                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4      5363979                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5      1574160                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6      8275075                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        80752110                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          786450                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            828894                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    390013456                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.781790                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.360540                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       145265547     37.25%     37.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        20443350      5.24%     42.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9626454      2.47%     44.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9367802      2.40%     47.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         9415765      2.41%     49.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       195894538     50.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            5                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    390013456                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      524288                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              18331413                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    731568394     67.43%     69.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     11707988      1.08%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1317      0.00%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          734      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           71      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    162977047     15.02%     92.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     60825454      5.61%     97.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1084935414                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     195894538                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            600000002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1084935414                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      600000002                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1084935414                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.671845                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.488438                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          247220786                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           99524184                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1001597432                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        168831819                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        78388967                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    731568394     67.43%     69.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     11707988      1.08%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1317      0.00%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          734      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           71      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    162977047     15.02%     92.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     60825454      5.61%     97.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1084935414                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    108608288                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     84188190                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     24420084                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     60076570                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     48531704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     18331413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     18331407                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      187764110                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         187764110                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     187764110                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        187764110                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       802184                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          802184                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       802184                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         802184                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  66912299500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  66912299500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  66912299500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  66912299500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    188566294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     188566294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    188566294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    188566294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83412.657819                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83412.657819                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83412.657819                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83412.657819                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          211                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1436                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      35.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   179.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       534986                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            534986                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       264411                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        264411                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       264411                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       264411                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       537773                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       537773                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       537773                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       537773                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  46980095000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  46980095000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  46980095000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  46980095000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 87360.456921                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 87360.456921                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 87360.456921                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 87360.456921                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 537260                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    491526500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    491526500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    110172557                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       110172557                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       266914                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        266914                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  19964223000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  19964223000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    110439471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    110439471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 74796.462531                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 74796.462531                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       264408                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       264408                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    165983500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    165983500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66234.437350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66234.437350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     77591553                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       77591553                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       535270                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       535270                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  46948076500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  46948076500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 87709.149588                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 87709.149588                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       535267                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       535267                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  46814111500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  46814111500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87459.364205                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87459.364205                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.865772                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            188826171                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             537772                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             351.126818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              219750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.865772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          443                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1513262428                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1513262428                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 28204202                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             169430094                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 156330355                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              47788841                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1201340                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             47168504                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   688                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1195198233                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2830                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.dtlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.dtlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.dtlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.dtlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1128850385                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        112297938                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       174761845                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       80060982                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.800374                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      411231723                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     400168331                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      123222119                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      82598167                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1194010385                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    764691245                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         254822827                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    491415209                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           74999332                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     397633947                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2403924                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               437255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles       2936147                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  92845254                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   662                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          402954832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.007505                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.668244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                157477020     39.08%     39.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  6561997      1.63%     40.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 23371542      5.80%     46.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 13029059      3.23%     49.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 28646920      7.11%     56.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 38300917      9.51%     66.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                135567377     33.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            402954832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             665322710                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.650486                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          120983891                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.300128                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       745521                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       92843867                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          92843867                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      92843867                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         92843867                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1387                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1387                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1387                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1387                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    107509250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    107509250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    107509250                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    107509250                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     92845254                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      92845254                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     92845254                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     92845254                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77512.076424                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77512.076424                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77512.076424                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77512.076424                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          462                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          348                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           348                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          348                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          348                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1039                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1039                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     80855000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     80855000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     80855000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     80855000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77820.019249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77820.019249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77820.019249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77820.019249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    527                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     92843867                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        92843867                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1387                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1387                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    107509250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    107509250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     92845254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     92845254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77512.076424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77512.076424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          348                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          348                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     80855000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     80855000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77820.019249                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77820.019249                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.897565                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             92844906                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1039                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           89359.871030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              125500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.897565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          742763071                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         742763071                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1201340                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   35402419                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   495539                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1184358414                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  155                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                184216229                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                84258464                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                786464                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    131395                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1118                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         150607                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2301                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       939248                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               941549                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1128694589                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1126794126                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 846565940                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1431580635                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.795272                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.591351                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.itlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.itlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.itlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.itlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    64059647                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                15384379                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              150607                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5869482                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.613089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            14.385375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              168654664     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  511      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   80      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   74      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   75      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   68      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   34      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   75      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  102      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   41      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              36832      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 21      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              36805      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 38      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 34      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 78      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                103      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                242      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                269      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                771      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2639      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                647      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                211      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 61      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 44      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 29      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              18155      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 16      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              18138      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 27      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            60935      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               174761797                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                80060983                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       618                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    492502                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                93290711                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                    445566                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1201340                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 50188369                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                43172944                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6681                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 181841629                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             126543869                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1191592217                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 26722                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               35085100                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents               47827999                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        24130747                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2019053226                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  3771135849                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1269372757                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 127061364                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1855128853                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                163924016                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 176097335                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1355827389                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2344323123                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                600000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1084935414                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                150032                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3545                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1066166                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             260637                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              535266                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             535266                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            3545                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2605                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1612806                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1615411                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        66496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     68656512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  68723008                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            789016                       # Total snoops (Count)
system.l2bus.snoopTraffic                    33995520                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1327828                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.139900                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.346883                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1142065     86.01%     86.01% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    185763     13.99%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1327828                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            536642750                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              779250                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           403329250                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1076599                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       537788                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            185763                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       185763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                24                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               485                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  509                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               24                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              485                       # number of overall hits (Count)
system.l2cache.overallHits::total                 509                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1015                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          537287                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             538302                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1015                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         537287                       # number of overall misses (Count)
system.l2cache.overallMisses::total            538302                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     80265750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  46704609250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   46784875000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     80265750                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  46704609250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  46784875000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1039                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        537772                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           538811                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1039                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       537772                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          538811                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.976901                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999098                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999055                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.976901                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999098                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999055                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 79079.556650                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 86926.743528                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 86911.947197                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 79079.556650                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 86926.743528                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 86911.947197                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          531177                       # number of writebacks (Count)
system.l2cache.writebacks::total               531177                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1015                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       537287                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         538302                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1015                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       537287                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        538302                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     77728250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  45361391750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  45439120000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     77728250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  45361391750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  45439120000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.976901                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999055                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.976901                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999055                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 76579.556650                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 84426.743528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 84411.947197                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 76579.556650                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 84426.743528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 84411.947197                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    545421                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           44                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            39                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               39                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       535227                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         535227                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  46541156250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  46541156250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       535266                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       535266                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 86955.920105                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 86955.920105                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       535227                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       535227                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  45203088750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  45203088750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999927                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999927                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 84455.920105                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 84455.920105                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           24                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          446                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          470                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1015                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2060                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3075                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     80265750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    163453000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    243718750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         3545                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.976901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.822027                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.867419                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 79079.556650                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79346.116505                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 79258.130081                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1015                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2060                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3075                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     77728250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    158303000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    236031250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.976901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.822027                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.867419                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 76579.556650                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76846.116505                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76758.130081                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       534986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       534986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       534986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       534986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4086.859442                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1076555                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                549517                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.959093                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 122750                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    67.487666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    26.952654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3992.419121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.016476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.974712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.997768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              48                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             451                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3597                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               9162309                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              9162309                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                 3075                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        1032106                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             248579                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              535227                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             535227                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq            3075                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      1610291                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     68446656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            746998                       # Total snoops (Count)
system.l3bus.snoopTraffic                    32059456                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1285300                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.189524                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.391924                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1041705     81.05%     81.05% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    243595     18.95%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1285300                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            533585750                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy           403726500                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1071989                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       533687                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            243595                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       243595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.data                 6                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                    6                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.data                6                       # number of overall hits (Count)
system.l3cache.overallHits::total                   6                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1015                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          537281                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             538296                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1015                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         537281                       # number of overall misses (Count)
system.l3cache.overallMisses::total            538296                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     74683250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  43749513250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   43824196500                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     74683250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  43749513250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  43824196500                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1015                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        537287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           538302                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1015                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       537287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          538302                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.999989                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.999989                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.999989                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.999989                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 73579.556650                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 81427.620277                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 81412.822128                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 73579.556650                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 81427.620277                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 81412.822128                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          500929                       # number of writebacks (Count)
system.l3cache.writebacks::total               500929                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1015                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       537281                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         538296                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1015                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       537281                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        538296                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     72145750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  42406310750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  42478456500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     72145750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  42406310750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  42478456500                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.999989                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.999989                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.999989                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.999989                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 71079.556650                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 78927.620277                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 78912.822128                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 71079.556650                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 78927.620277                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 78912.822128                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    746998                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks           31                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total           31                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu.data       535227                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         535227                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  43597407250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  43597407250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       535227                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       535227                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 81455.919171                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 81455.919171                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       535227                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       535227                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  42259339750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  42259339750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 78955.919171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 78955.919171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.data            6                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total            6                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1015                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         2054                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         3069                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     74683250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    152106000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    226789250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1015                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         2060                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total         3075                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.997087                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.998049                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 73579.556650                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 74053.554041                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 73896.790486                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1015                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         2054                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         3069                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     72145750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    146971000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    219116750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.997087                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.998049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 71079.556650                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 71553.554041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 71396.790486                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       531177                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       531177                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       531177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       531177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            29349.265899                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1071958                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                779766                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.374718                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 120000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  2630.609015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   155.292960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 26563.363924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.080280                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.004739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.810650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.895669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              55                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             525                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            3523                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           25180                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            3485                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              17931590                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             17931590                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    500929.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    537281.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001708092492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         30553                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         30553                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1558443                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              471655                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       538296                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      500929                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     538296                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    500929                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 538296                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                500929                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   536516                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1002                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      412                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      226                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       98                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    5173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    6084                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                   27347                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                   30532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                   30569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                   30588                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                   30624                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                   30729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                   30688                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                   30690                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                   30698                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                   30710                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                   30773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                   31015                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                   31373                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                   31989                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                   30719                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                   30553                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        30553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.618401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.543689                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      35.224680                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          30523     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            2      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.00%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            5      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            5      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4224-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          30553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        30553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.393775                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.374726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.812145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             24375     79.78%     79.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               887      2.90%     82.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              4743     15.52%     98.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               534      1.75%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                14      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          30553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 34450944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              32059456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               341854023.06891280                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               318123474.67171854                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   100776705500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       96972.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        64960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     34385984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     32056256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 644592.999789978960                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 341209430.069122791290                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 318091721.321975231171                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1015                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       537281                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       500929                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     46492498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  28833584100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5694380352052                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     45805.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     53665.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11367639.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        64960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     34385984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        34450944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        64960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        64960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     32059456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     32059456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        537281                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           538296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       500929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          500929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          644593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       341209430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          341854023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       644593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         644593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    318123475                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         318123475                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    318123475                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         644593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      341209430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         659977498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                538296                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               500879                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         67275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         67318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         67427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         67317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         67242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         67236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         67250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         67231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         62523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         62558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         62668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         62633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         62604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         62658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         62571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         62664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              19464202966                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1793602272                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28880076598                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 36158.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            53650.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               396603                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              240459                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.68                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            48.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       402112                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   165.394557                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   107.628468                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   222.458285                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       230084     57.22%     57.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       114985     28.60%     85.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        14416      3.59%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8233      2.05%     91.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6129      1.52%     92.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5184      1.29%     94.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4888      1.22%     95.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6262      1.56%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        11931      2.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       402112                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           34450944                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        32056256                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               341.854023                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               318.091721                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     627045361.488019                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     3125572182.835176                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1476493390.310244                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   1181601610.224096                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8776660167.103748                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 46437303605.617111                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 835297619.251181                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   62459973936.830269                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    619.785437                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    435690758                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4545100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  95795978492                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3069                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        500929                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2508                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             535227                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            535227                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3069                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      1580029                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      1580029                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1580029                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     66510400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total     66510400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 66510400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             538296                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   538296    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               538296                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100776769250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           761362250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          679275902                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1041733                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       503437                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
