<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae429b090d79684d0eafc782e946b4df3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a06b73af15f6673b1f11bd99ec62cba89"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a28df09646ba05c6db5600536d98a227d">PROCHOT_Status</a>:1</td></tr>
<tr class="separator:a06b73af15f6673b1f11bd99ec62cba89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801691555cba926939323cf7a22426fc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae2dac5906d0c2befec437e298c0ebd2a">ThermalStatus</a>:1</td></tr>
<tr class="separator:a801691555cba926939323cf7a22426fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bd273aa60beb9e1df22bcd90b5532b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a075416d8354b8160e10fa3e080cc2558">PowerBudgetManagementStatus</a>:1</td></tr>
<tr class="separator:a51bd273aa60beb9e1df22bcd90b5532b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48db34234c9655c702e9d286faa56f63"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a8d85c3d798bec0b097b532a84a70d029">PlatformConfigurationServicesStatus</a>:1</td></tr>
<tr class="separator:a48db34234c9655c702e9d286faa56f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41925feb6f35d0f0f7767a66b8f8328a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a456e8fee054357d7ce33ca5132cc4fe9">Reserved1</a>:1</td></tr>
<tr class="separator:a41925feb6f35d0f0f7767a66b8f8328a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637cf8392e742e210bc82ecdbf6121c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a9fd380e00265f615904a8beb9538dfce">AutonomousUtilizationBasedFrequencyControlStatus</a>:1</td></tr>
<tr class="separator:a637cf8392e742e210bc82ecdbf6121c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c031d47a70dc502d2375615b1b01a9c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a0c098302dceb5ea60822c6d5a0a7af22">VRThermAlertStatus</a>:1</td></tr>
<tr class="separator:a3c031d47a70dc502d2375615b1b01a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b292e56bdf79fd7476e796752b3824"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa4dc33ecadf5922d3f24c7e29dfc8d73">Reserved2</a>:1</td></tr>
<tr class="separator:ab2b292e56bdf79fd7476e796752b3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889e868c232cbc4ec7a4cf4f6ddf6d82"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac59c1f92c5f9a04faabca5a9e797f432">ElectricalDesignPointStatus</a>:1</td></tr>
<tr class="separator:a889e868c232cbc4ec7a4cf4f6ddf6d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589e56542789afa28bbd4ab1b0d63093"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a1fcbaa5b96809ad49626b2393ac74711">Reserved3</a>:1</td></tr>
<tr class="separator:a589e56542789afa28bbd4ab1b0d63093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170aff25b10b511c866ab5e7046ccf75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae71fb6515c535d21d719dc91907bd988">MultiCoreTurboStatus</a>:1</td></tr>
<tr class="separator:a170aff25b10b511c866ab5e7046ccf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade088c540042a7f371e4ce5b437d41c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a3384f1aa56f1dde3bd51badec276fa50">Reserved4</a>:2</td></tr>
<tr class="separator:ade088c540042a7f371e4ce5b437d41c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa040d5632287e55a66c13afef892a16b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a6d9eccba1568dbe6fb57caae3802f4fd">FrequencyP1Status</a>:1</td></tr>
<tr class="separator:aa040d5632287e55a66c13afef892a16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fd4f1ecc936c2ca568c6ac6d19bee2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a7a40e6380d826420c5d9856c3119dd21">TurboFrequencyLimitingStatus</a>:1</td></tr>
<tr class="separator:a21fd4f1ecc936c2ca568c6ac6d19bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064bbba1d65a16265b2042331962866a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a7afed81f7fec0b178cf576c370a5a35f">FrequencyLimitingStatus</a>:1</td></tr>
<tr class="separator:a064bbba1d65a16265b2042331962866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e217bb2616682d1ed466f8572a0547"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a6a2aa25c2463f9e13b214e650696af64">PROCHOT_Log</a>:1</td></tr>
<tr class="separator:a85e217bb2616682d1ed466f8572a0547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276b8e79b56026f0d3ab29a50b91aa47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa1cc66f127d9865f41d7d2abc6a703c3">ThermalLog</a>:1</td></tr>
<tr class="separator:a276b8e79b56026f0d3ab29a50b91aa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b25d546296f13d58a7ebdbc8495132"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a7102f574bee44847e58ca29732c55a3e">PowerBudgetManagementLog</a>:1</td></tr>
<tr class="separator:ac3b25d546296f13d58a7ebdbc8495132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af019552992ba82a6565fe64f32bd1db0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a912853603637bdf9c6db02649f71d1b3">PlatformConfigurationServicesLog</a>:1</td></tr>
<tr class="separator:af019552992ba82a6565fe64f32bd1db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0176e724ce5d71aa94092b8173ebf32d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a398db609b3346ac7836d2a56937dbfb8">Reserved5</a>:1</td></tr>
<tr class="separator:a0176e724ce5d71aa94092b8173ebf32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d03655af0ab1be63133eae3f5e2e57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac094f00ce3c8751bf3595dc9d5b9c690">AutonomousUtilizationBasedFrequencyControlLog</a>:1</td></tr>
<tr class="separator:a86d03655af0ab1be63133eae3f5e2e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b8142ee87223986dd84463b86cca22"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a21f418cef565e1966ff61ead7c06e0d3">VRThermAlertLog</a>:1</td></tr>
<tr class="separator:a87b8142ee87223986dd84463b86cca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad588a97fb745f55a35a90a53218503e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ada392e383a2f7b06ae7d4f1e8f2b3f17">Reserved6</a>:1</td></tr>
<tr class="separator:aad588a97fb745f55a35a90a53218503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50ef8a08f84203af6d79e340b9263c2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a2bb1bb546140979633eb4c4a57fa72b2">ElectricalDesignPointLog</a>:1</td></tr>
<tr class="separator:aa50ef8a08f84203af6d79e340b9263c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15fbbff8dd9396f3d4536874bf0f1d6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a5d803b565738c574d3eebe738800ca81">Reserved7</a>:1</td></tr>
<tr class="separator:af15fbbff8dd9396f3d4536874bf0f1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4b076f927526b824102f8f689205dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ab16323c61a19ad6b450a12bb19481c31">MultiCoreTurboLog</a>:1</td></tr>
<tr class="separator:a8d4b076f927526b824102f8f689205dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e304d74cfb87514be2bcbbf71fd64d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a6445a7426b0c1db994cea0a0407b79f3">Reserved8</a>:2</td></tr>
<tr class="separator:a13e304d74cfb87514be2bcbbf71fd64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbfa3058d891aa51bf4cb07d6b232b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a79f0e5093288cbd961d0ca288cd64012">CoreFrequencyP1Log</a>:1</td></tr>
<tr class="separator:a1dbfa3058d891aa51bf4cb07d6b232b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1821d1e4766cb3d72d7e686f34b17bb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a5ab22f5097a0f29067c88bcee564082e">TurboFrequencyLimitingLog</a>:1</td></tr>
<tr class="separator:a1821d1e4766cb3d72d7e686f34b17bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2fdfe38c570f0f1b9a71d896d26c20"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a276211a7255994fc2b4aa85e7f9f4012">CoreFrequencyLimitingLog</a>:1</td></tr>
<tr class="separator:a7e2fdfe38c570f0f1b9a71d896d26c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfd7a08fb439a61e8720ffa914b9ec6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a7e834c928180012669df72812739009f">Reserved9</a>:32</td></tr>
<tr class="separator:a3dfd7a08fb439a61e8720ffa914b9ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae429b090d79684d0eafc782e946b4df3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae429b090d79684d0eafc782e946b4df3">Bits</a></td></tr>
<tr class="separator:ae429b090d79684d0eafc782e946b4df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32b0c1359fba58c3cb4371f94ca57bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac32b0c1359fba58c3cb4371f94ca57bb">Uint32</a></td></tr>
<tr class="separator:ac32b0c1359fba58c3cb4371f94ca57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f5b35d38a04f4f328022e7bd34f4d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa1f5b35d38a04f4f328022e7bd34f4d1">Uint64</a></td></tr>
<tr class="separator:aa1f5b35d38a04f4f328022e7bd34f4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_haswell_e_msr_8h.html#a16566ebf12fb29b26f40042dd35cea7c">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac094f00ce3c8751bf3595dc9d5b9c690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::AutonomousUtilizationBasedFrequencyControlLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 21] Autonomous Utilization-Based Frequency Control Log When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a9fd380e00265f615904a8beb9538dfce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::AutonomousUtilizationBasedFrequencyControlStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 5] Autonomous Utilization-Based Frequency Control Status (R0) When set, frequency is reduced below the operating system request because the processor has detected that utilization is low. </p>

</div>
</div>
<a class="anchor" id="ae429b090d79684d0eafc782e946b4df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a276211a7255994fc2b4aa85e7f9f4012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::CoreFrequencyLimitingLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 31] Core Frequency Limiting Log When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a79f0e5093288cbd961d0ca288cd64012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::CoreFrequencyP1Log</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 29] Core Frequency P1 Log When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a2bb1bb546140979633eb4c4a57fa72b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::ElectricalDesignPointLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 24] Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="ac59c1f92c5f9a04faabca5a9e797f432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::ElectricalDesignPointStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] Electrical Design Point Status (R0) When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption). </p>

</div>
</div>
<a class="anchor" id="a7afed81f7fec0b178cf576c370a5a35f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::FrequencyLimitingStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 15] Core Frequency Limiting Status (R0) When set, frequency is reduced below the operating system request. </p>

</div>
</div>
<a class="anchor" id="a6d9eccba1568dbe6fb57caae3802f4fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::FrequencyP1Status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 13] Core Frequency P1 Status (R0) When set, frequency is reduced below max non-turbo P1. </p>

</div>
</div>
<a class="anchor" id="ab16323c61a19ad6b450a12bb19481c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::MultiCoreTurboLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 26] Multi-Core Turbo Log When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="ae71fb6515c535d21d719dc91907bd988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::MultiCoreTurboStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] Multi-Core Turbo Status (R0) When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits. </p>

</div>
</div>
<a class="anchor" id="a912853603637bdf9c6db02649f71d1b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PlatformConfigurationServicesLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 19] Platform Configuration Services Log When set, indicates that the PCS Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a8d85c3d798bec0b097b532a84a70d029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PlatformConfigurationServicesStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Platform Configuration Services Status (R0) When set, frequency is reduced below the operating system request due to PCS limit. </p>

</div>
</div>
<a class="anchor" id="a7102f574bee44847e58ca29732c55a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PowerBudgetManagementLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Power Budget Management Log When set, indicates that the PBM Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a075416d8354b8160e10fa3e080cc2558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PowerBudgetManagementStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 2] Power Budget Management Status (R0) When set, frequency is reduced below the operating system request due to PBM limit. </p>

</div>
</div>
<a class="anchor" id="a6a2aa25c2463f9e13b214e650696af64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PROCHOT_Log</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a28df09646ba05c6db5600536d98a227d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::PROCHOT_Status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] PROCHOT Status (R0) When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT. </p>

</div>
</div>
<a class="anchor" id="a456e8fee054357d7ce33ca5132cc4fe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4dc33ecadf5922d3f24c7e29dfc8d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fcbaa5b96809ad49626b2393ac74711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3384f1aa56f1dde3bd51badec276fa50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a398db609b3346ac7836d2a56937dbfb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada392e383a2f7b06ae7d4f1e8f2b3f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d803b565738c574d3eebe738800ca81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6445a7426b0c1db994cea0a0407b79f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e834c928180012669df72812739009f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1cc66f127d9865f41d7d2abc6a703c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::ThermalLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 17] Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="ae2dac5906d0c2befec437e298c0ebd2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::ThermalStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] Thermal Status (R0) When set, frequency is reduced below the operating system request due to a thermal event. </p>

</div>
</div>
<a class="anchor" id="a5ab22f5097a0f29067c88bcee564082e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::TurboFrequencyLimitingLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 30] Core Max n-core Turbo Frequency Limiting Log When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a7a40e6380d826420c5d9856c3119dd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::TurboFrequencyLimitingStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 14] Core Max n-core Turbo Frequency Limiting Status (R0) When set, frequency is reduced below max n-core turbo frequency. </p>

</div>
</div>
<a class="anchor" id="ac32b0c1359fba58c3cb4371f94ca57bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="aa1f5b35d38a04f4f328022e7bd34f4d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a21f418cef565e1966ff61ead7c06e0d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermAlertLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a0c098302dceb5ea60822c6d5a0a7af22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermAlertStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 6] VR Therm Alert Status (R0) When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:11 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
