Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 12:35:03 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.782        0.000                      0                   29        0.291        0.000                      0                   29        5.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.782        0.000                      0                   29        0.291        0.000                      0                   29        5.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 4.572ns (55.332%)  route 3.691ns (44.668%))
  Logic Levels:           15  (CARRY4=9 LUT2=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.734     5.470    Xn_reg_n_0_[5][1]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.105     5.575 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.144     5.719    Y[3]_i_64_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.081 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.487     6.568    Y_reg[3]_i_58_n_4
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.257     6.825 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.825    Y[7]_i_116_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.032 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.676     7.708    Y1[3]
    SLICE_X3Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     8.170 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.170    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.350 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.374     8.725    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.974 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.974    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.317 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.814    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250    10.064 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000    10.064    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.545 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.443    10.989    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.242 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.242    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    11.537 r  Y_reg[7]_i_18/O[3]
                         net (fo=1, routed)           0.334    11.871    Y_reg[7]_i_18_n_4
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.257    12.128 r  Y[7]_i_4/O
                         net (fo=1, routed)           0.000    12.128    Y[7]_i_4_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.442 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.442    Y_reg[7]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.620 r  Y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.620    Y0[8]
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    16.029    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.308    16.336    
                         clock uncertainty           -0.035    16.301    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    16.402    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 4.282ns (53.420%)  route 3.734ns (46.580%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 16.030 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.734     5.470    Xn_reg_n_0_[5][1]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.105     5.575 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.144     5.719    Y[3]_i_64_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.081 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.487     6.568    Y_reg[3]_i_58_n_4
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.257     6.825 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.825    Y[7]_i_116_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.032 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.676     7.708    Y1[3]
    SLICE_X3Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     8.170 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.170    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.350 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.374     8.725    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.974 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.974    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.317 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.814    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250    10.064 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000    10.064    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.545 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.443    10.989    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.242 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.242    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.449 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.826    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    12.079 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    12.079    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    12.373 r  Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.373    Y0[7]
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    16.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.308    16.337    
                         clock uncertainty           -0.035    16.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    16.403    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 4.195ns (52.909%)  route 3.734ns (47.091%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 16.030 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.734     5.470    Xn_reg_n_0_[5][1]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.105     5.575 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.144     5.719    Y[3]_i_64_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.081 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.487     6.568    Y_reg[3]_i_58_n_4
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.257     6.825 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.825    Y[7]_i_116_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.032 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.676     7.708    Y1[3]
    SLICE_X3Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     8.170 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.170    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.350 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.374     8.725    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.974 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.974    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.317 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.814    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250    10.064 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000    10.064    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.545 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.443    10.989    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.242 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.242    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.449 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.826    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    12.079 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    12.079    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    12.286 r  Y_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.286    Y0[6]
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    16.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.308    16.337    
                         clock uncertainty           -0.035    16.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    16.403    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.859ns (52.113%)  route 3.546ns (47.887%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 16.030 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.734     5.470    Xn_reg_n_0_[5][1]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.105     5.575 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.144     5.719    Y[3]_i_64_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.081 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.487     6.568    Y_reg[3]_i_58_n_4
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.257     6.825 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.825    Y[7]_i_116_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.032 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.676     7.708    Y1[3]
    SLICE_X3Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     8.170 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.170    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.350 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.374     8.725    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.974 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.974    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.317 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.814    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250    10.064 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000    10.064    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.251 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.366    10.617    Y_reg[7]_i_42_n_6
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.250    10.867 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.867    Y[7]_i_24_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.054 r  Y_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.267    11.321    Y_reg[7]_i_18_n_6
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.250    11.571 r  Y[7]_i_6/O
                         net (fo=1, routed)           0.000    11.571    Y[7]_i_6_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    11.762 r  Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.762    Y0[5]
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    16.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.308    16.337    
                         clock uncertainty           -0.035    16.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    16.403    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 3.779ns (52.140%)  route 3.469ns (47.860%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 16.030 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.734     5.470    Xn_reg_n_0_[5][1]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.105     5.575 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.144     5.719    Y[3]_i_64_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.081 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.487     6.568    Y_reg[3]_i_58_n_4
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.257     6.825 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.825    Y[7]_i_116_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.032 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.676     7.708    Y1[3]
    SLICE_X3Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     8.170 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.170    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.350 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.374     8.725    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.974 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.974    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.181 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.353     9.534    Y_reg[7]_i_67_n_7
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.249     9.783 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.783    Y[7]_i_50_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.990 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.367    10.356    Y_reg[7]_i_42_n_7
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.249    10.605 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.605    Y[7]_i_25_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.812 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.334    11.146    Y_reg[7]_i_18_n_7
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.249    11.395 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    11.395    Y[7]_i_7_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    11.605 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.605    Y0[4]
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    16.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308    16.337    
                         clock uncertainty           -0.035    16.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    16.403    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 3.477ns (50.055%)  route 3.469ns (49.945%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 16.031 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.258     4.994    Xn_reg_n_0_[5][0]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.099 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.099    Y[3]_i_69_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.306 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.090    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.339 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.339    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.546 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.028    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.277 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.277    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.620 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.782     8.402    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.652 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.652    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.133 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.637     9.770    Y_reg[3]_i_28_n_5
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.253    10.023 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000    10.023    Y[3]_i_18_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.230 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.527    10.757    Y_reg[3]_i_14_n_5
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.253    11.010 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000    11.010    Y[3]_i_4_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    11.304 r  Y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.304    Y0[3]
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    16.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308    16.338    
                         clock uncertainty           -0.035    16.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    16.404    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 3.390ns (49.421%)  route 3.469ns (50.579%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 16.031 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.258     4.994    Xn_reg_n_0_[5][0]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.099 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.099    Y[3]_i_69_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.306 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.090    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.339 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.339    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.546 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.028    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.277 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.277    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.620 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.782     8.402    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.652 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.652    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.133 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.637     9.770    Y_reg[3]_i_28_n_5
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.253    10.023 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000    10.023    Y[3]_i_18_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.230 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.527    10.757    Y_reg[3]_i_14_n_5
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.253    11.010 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000    11.010    Y[3]_i_4_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.217 r  Y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.217    Y0[2]
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    16.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308    16.338    
                         clock uncertainty           -0.035    16.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    16.404    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 3.092ns (49.032%)  route 3.214ns (50.968%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 16.031 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.258     4.994    Xn_reg_n_0_[5][0]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.099 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.099    Y[3]_i_69_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.306 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.090    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.339 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.339    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.546 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.028    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.277 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.277    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.484 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.793     8.277    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     8.526 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     8.526    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.733 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.367     9.100    Y_reg[3]_i_28_n_7
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.249     9.349 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     9.349    Y[3]_i_20_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.692 r  Y_reg[3]_i_14/O[1]
                         net (fo=1, routed)           0.531    10.222    Y_reg[3]_i_14_n_6
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.250    10.472 r  Y[3]_i_5/O
                         net (fo=1, routed)           0.000    10.472    Y[3]_i_5_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    10.663 r  Y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.663    Y0[1]
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    16.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308    16.338    
                         clock uncertainty           -0.035    16.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    16.404    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.974ns (48.254%)  route 3.189ns (51.746%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 16.031 - 12.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.258     4.994    Xn_reg_n_0_[5][0]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.099 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.099    Y[3]_i_69_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.306 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.090    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.339 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.339    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.546 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.028    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.277 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.277    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.484 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.793     8.277    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     8.526 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     8.526    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.733 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.367     9.100    Y_reg[3]_i_28_n_7
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.249     9.349 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     9.349    Y[3]_i_20_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.556 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.506    10.062    Y_reg[3]_i_14_n_7
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.249    10.311 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000    10.311    Y[3]_i_6_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    10.521 r  Y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.521    Y0[0]
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    16.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308    16.338    
                         clock uncertainty           -0.035    16.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    16.404    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             10.543ns  (required time - arrival time)
  Source:                 Xn_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLK rise@12.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.379ns (28.688%)  route 0.942ns (71.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 16.027 - 12.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.379     4.744 r  Xn_reg[3][4]/Q
                         net (fo=8, routed)           0.942     5.686    Xn_reg[3]__0[4]
    SLICE_X1Y117         FDRE                                         r  Xn_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       12.000    12.000 r  
    L22                                               0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    12.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    14.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.454    16.027    CLK_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Xn_reg[4][4]/C
                         clock pessimism              0.308    16.334    
                         clock uncertainty           -0.035    16.299    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)       -0.070    16.229    Xn_reg[4][4]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 10.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][1]/Q
                         net (fo=11, routed)          0.233     1.932    Xn_reg[1]__0[1]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.066     1.640    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.362%)  route 0.227ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][1]/Q
                         net (fo=11, routed)          0.227     1.926    Xn_reg[2]__0[1]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.055     1.629    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][0]/Q
                         net (fo=9, routed)           0.235     1.933    Xn_reg[1]__0[0]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.937%)  route 0.251ns (64.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][2]/Q
                         net (fo=11, routed)          0.251     1.950    Xn_reg[1]__0[2]
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.292%)  route 0.259ns (64.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][0]/Q
                         net (fo=9, routed)           0.259     1.958    Xn_reg[2]__0[0]
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.066     1.638    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Xn_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.331%)  route 0.270ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.650     1.555    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  Xn_reg[4][3]/Q
                         net (fo=12, routed)          0.270     1.966    Xn_reg[4]__0[3]
    SLICE_X1Y120         FDRE                                         r  Xn_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.918     2.075    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Xn_reg[5][3]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.070     1.635    Xn_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.360%)  route 0.264ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Xn_reg[2][2]/Q
                         net (fo=11, routed)          0.264     1.986    Xn_reg[2]__0[2]
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.070     1.642    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.693%)  route 0.260ns (61.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  Xn_reg[4][2]/Q
                         net (fo=11, routed)          0.260     1.980    Xn_reg[4]__0[2]
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.919     2.076    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.566    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.070     1.636    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.616%)  route 0.278ns (66.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[3][2]/Q
                         net (fo=11, routed)          0.278     1.977    Xn_reg[3]__0[2]
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.052     1.622    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.089%)  route 0.313ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[4][0]/Q
                         net (fo=9, routed)           0.313     2.010    Xn_reg[4]__0[0]
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.919     2.076    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.566    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.070     1.636    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         12.000      10.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X1Y112   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X0Y112   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X0Y112   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X1Y114   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X1Y120   Xn_reg[5][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X1Y120   Xn_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X2Y113   Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X2Y113   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X2Y113   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y115   Xn_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X2Y115   Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X2Y115   Xn_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y116   Xn_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y117   Xn_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y119   Xn_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y119   Xn_reg[5][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y119   Xn_reg[5][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y112   Xn_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X0Y112   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y110   Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y110   Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X2Y110   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X2Y111   Xn_reg[2][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y111   Xn_reg[2][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y111   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y120   Xn_reg[5][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y120   Xn_reg[5][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y119   Xn_reg[5][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X1Y119   Xn_reg[5][1]/C



