##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Echo_Clock
		4.3::Critical Path Report for Encoder_Clock
		4.4::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Echo_Clock:R)
		5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.5::Critical Path Report for (Echo_Clock:R vs. Echo_Clock:R)
		5.6::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                      | Frequency: 42.44 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 64.00 MHz  | 
Clock: Echo_Clock                     | Frequency: 42.44 MHz  | Target: 1.00 MHz   | 
Clock: Encoder_Clock                  | Frequency: 40.53 MHz  | Target: 0.01 MHz   | 
Clock: Front_ADC_SAR_theACLK          | N/A                   | Target: 1.60 MHz   | 
Clock: Front_ADC_SAR_theACLK(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                      | Frequency: 64.00 MHz  | Target: 1.00 MHz   | 
Clock: Rear_ADC_SAR_theACLK           | N/A                   | Target: 1.60 MHz   | 
Clock: Rear_ADC_SAR_theACLK(routed)   | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          30872       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Echo_Clock     41666.7          18104       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      PWM_Clock      41666.7          32483       N/A              N/A         N/A              N/A         N/A              N/A         
Echo_Clock     Echo_Clock     1e+006           977113      N/A              N/A         N/A              N/A         N/A              N/A         
Encoder_Clock  Encoder_Clock  2e+008           199975326   N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+006           984374      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
Left_Encoder_A(0)_PAD   16657         Encoder_Clock:R   
Left_Encoder_B(0)_PAD   15867         Encoder_Clock:R   
Right_Encoder_A(0)_PAD  16114         Encoder_Clock:R   
Right_Encoder_B(0)_PAD  22120         Encoder_Clock:R   


                       3.2::Clock to Out
                       -----------------

Port Name                      Clock to Out  Clock Name:Phase  
-----------------------------  ------------  ----------------  
Front_Trigger_0(0)_PAD         35475         CyBUS_CLK:R       
Front_Trigger_1(0)_PAD         34769         CyBUS_CLK:R       
Front_Trigger_2(0)_PAD         39955         CyBUS_CLK:R       
Front_Trigger_3(0)_PAD         40309         CyBUS_CLK:R       
Front_Trigger_4(0)_PAD         37296         CyBUS_CLK:R       
Front_Trigger_5(0)_PAD         37095         CyBUS_CLK:R       
Front_Trigger_6(0)_PAD         35203         CyBUS_CLK:R       
Front_Trigger_7(0)_PAD         37129         CyBUS_CLK:R       
Left_HB25_PWM_Pin(0)_PAD:out   25992         PWM_Clock:R       
Rear_Trigger_0(0)_PAD          35497         CyBUS_CLK:R       
Rear_Trigger_1(0)_PAD          38773         CyBUS_CLK:R       
Rear_Trigger_2(0)_PAD          35256         CyBUS_CLK:R       
Rear_Trigger_3(0)_PAD          39347         CyBUS_CLK:R       
Rear_Trigger_4(0)_PAD          37123         CyBUS_CLK:R       
Rear_Trigger_5(0)_PAD          38436         CyBUS_CLK:R       
Rear_Trigger_6(0)_PAD          38200         CyBUS_CLK:R       
Rear_Trigger_7(0)_PAD          35369         CyBUS_CLK:R       
Right_HB25_PWM_Pin(0)_PAD:out  25007         PWM_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20432
-------------------------------------   ----- 
End-of-path arrival time (ps)           20432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18104  RISE       1
Net_8089/main_9                                      macrocell15      5262   8306  18104  RISE       1
Net_8089/q                                           macrocell15      3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   3129  20432  18104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Echo_Clock
****************************************
Clock: Echo_Clock
Frequency: 42.44 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20432
-------------------------------------   ----- 
End-of-path arrival time (ps)           20432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18104  RISE       1
Net_8089/main_9                                      macrocell15      5262   8306  18104  RISE       1
Net_8089/q                                           macrocell15      3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   3129  20432  18104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Encoder_Clock
*******************************************
Clock: Encoder_Clock
Frequency: 40.53 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199975326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20444
-------------------------------------   ----- 
End-of-path arrival time (ps)           20444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell8      4595   8095  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11445  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3869  15314  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  20444  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  20444  199975326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 64.00 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984374p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2766   6266  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11396  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11396  984374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       2667   2667  30872  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell54   6028   8695  30872  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell51   1250   1250  32483  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell52   4423   5673  32483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Echo_Clock:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20432
-------------------------------------   ----- 
End-of-path arrival time (ps)           20432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18104  RISE       1
Net_8089/main_9                                      macrocell15      5262   8306  18104  RISE       1
Net_8089/q                                           macrocell15      3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   3129  20432  18104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984374p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2766   6266  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11396  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11396  984374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (Echo_Clock:R vs. Echo_Clock:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977113p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18657
-------------------------------------   ----- 
End-of-path arrival time (ps)           18657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q             macrocell96      1250   1250  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell38      3464   4714  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   8064  977113  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   5463  13527  977113  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  18657  977113  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  18657  977113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1


5.6::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199975326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20444
-------------------------------------   ----- 
End-of-path arrival time (ps)           20444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell8      4595   8095  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11445  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3869  15314  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  20444  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  20444  199975326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20432
-------------------------------------   ----- 
End-of-path arrival time (ps)           20432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18104  RISE       1
Net_8089/main_9                                      macrocell15      5262   8306  18104  RISE       1
Net_8089/q                                           macrocell15      3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   3129  20432  18104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20397
-------------------------------------   ----- 
End-of-path arrival time (ps)           20397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18104  RISE       1
Net_8089/main_9                                      macrocell15      5262   8306  18104  RISE       1
Net_8089/q                                           macrocell15      3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   3093  20397  18140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19482p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19055
-------------------------------------   ----- 
End-of-path arrival time (ps)           19055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40         2805   2805  19482  RISE       1
Net_8007/main_7                                     macrocell16      4604   7409  19482  RISE       1
Net_8007/q                                          macrocell16      3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33      2237  12995  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33      3350  16345  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell10   2709  19055  19482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19510p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19027
-------------------------------------   ----- 
End-of-path arrival time (ps)           19027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  19482  RISE       1
Net_8007/main_7                                     macrocell16     4604   7409  19482  RISE       1
Net_8007/q                                          macrocell16     3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     2237  12995  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  16345  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   2681  19027  19510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 19998p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21168
-------------------------------------   ----- 
End-of-path arrival time (ps)           21168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                              iocell35       3044   3044  18104  RISE       1
Net_8089/main_9                                     macrocell15    5262   8306  18104  RISE       1
Net_8089/q                                          macrocell15    3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0   macrocell36    2298  13954  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q        macrocell36    3350  17304  18104  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell6   3865  21168  19998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 23308p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18104  RISE       1
Net_8089/main_9                                  macrocell15   5262   8306  18104  RISE       1
Net_8089/q                                       macrocell15   3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell96   3193  14849  23308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 23308p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18104  RISE       1
Net_8089/main_9                                        macrocell15   5262   8306  18104  RISE       1
Net_8089/q                                             macrocell15   3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell99   3193  14849  23308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 24203p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13954
-------------------------------------   ----- 
End-of-path arrival time (ps)           13954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18104  RISE       1
Net_8089/main_9                                        macrocell15   5262   8306  18104  RISE       1
Net_8089/q                                             macrocell15   3350  11656  18104  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell98   2298  13954  24203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 24265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  19482  RISE       1
Net_8007/main_7        macrocell16   4604   7409  19482  RISE       1
Net_8007/q             macrocell16   3350  10759  19482  RISE       1
MODIN3_1/main_0        macrocell87   3133  13891  24265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 24265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  19482  RISE       1
Net_8007/main_7        macrocell16   4604   7409  19482  RISE       1
Net_8007/q             macrocell16   3350  10759  19482  RISE       1
MODIN3_0/main_0        macrocell88   3133  13891  24265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                            iocell40      2805   2805  19482  RISE       1
Net_8007/main_7                                  macrocell16   4604   7409  19482  RISE       1
Net_8007/q                                       macrocell16   3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0  macrocell89   3133  13891  24265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 25161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12995
-------------------------------------   ----- 
End-of-path arrival time (ps)           12995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  19482  RISE       1
Net_8007/main_7                                 macrocell16   4604   7409  19482  RISE       1
Net_8007/q                                      macrocell16   3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell90   2237  12995  25161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 25161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12995
-------------------------------------   ----- 
End-of-path arrival time (ps)           12995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  19482  RISE       1
Net_8007/main_7                                       macrocell16   4604   7409  19482  RISE       1
Net_8007/q                                            macrocell16   3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell93   2237  12995  25161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 25161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12995
-------------------------------------   ----- 
End-of-path arrival time (ps)           12995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  19482  RISE       1
Net_8007/main_7                                       macrocell16   4604   7409  19482  RISE       1
Net_8007/q                                            macrocell16   3350  10759  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell94   2237  12995  25161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26721p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3535   5585  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  10715  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  10715  26721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3302   5352  26955  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  10482  26955  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  10482  26955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29557p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   4000   6050  29557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18104  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell95   5262   8306  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5    2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   3535   5585  30021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30107p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   3449   5499  30107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30255p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3302   5352  30255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_3(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_3(0)/in_clock                                iocell32            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_3(0)/fb                           iocell32      2485   2485  18682  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell95   5243   7728  30429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_2(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_2(0)/in_clock                                iocell31            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_2(0)/fb                           iocell31      2231   2231  18937  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell95   5243   7474  30683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_0(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_0(0)/in_clock                                iocell12            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_0(0)/fb                           iocell12      2199   2199  18947  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell95   5264   7463  30693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_5(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30724p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_5(0)/in_clock                                iocell34            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_5(0)/fb                           iocell34      2178   2178  18978  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell95   5255   7433  30724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30748p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  19482  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell85   4604   7409  30748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_4(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_4(0)/in_clock                                iocell33            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_4(0)/fb                           iocell33      2133   2133  19009  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell95   5269   7402  30755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_7(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30779p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_7(0)/in_clock                                iocell36            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_7(0)/fb                            iocell36      2092   2092  19033  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell95   5285   7377  30779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_3(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30864p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_3(0)/in_clock                                 iocell39            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_3(0)/fb                           iocell39      2692   2692  19598  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell85   4601   7293  30864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       2667   2667  30872  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell54   6028   8695  30872  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_1(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_1(0)/in_clock                                iocell30            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_1(0)/fb                           iocell30      1920   1920  19208  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell95   5283   7203  30954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_5(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_5(0)/in_clock                                 iocell41            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_5(0)/fb                           iocell41      2567   2567  19703  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell85   4620   7187  30970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_7(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_7(0)/in_clock                                 iocell43            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_7(0)/fb                            iocell43      2551   2551  19735  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell85   4604   7155  31002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31117p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  19371  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell95    4989   7039  31117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_6(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_6(0)/in_clock                                 iocell42            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_6(0)/fb                           iocell42      2379   2379  19907  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell85   4605   6984  31173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31356p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  19610  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell95    4751   6801  31356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_2(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_2(0)/in_clock                                 iocell38            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_2(0)/fb                           iocell38      2141   2141  20117  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell85   4632   6773  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_1(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31493p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_1(0)/in_clock                                 iocell37            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_1(0)/fb                           iocell37      2051   2051  20227  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell85   4612   6663  31493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 31496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8071
-------------------------------------   ---- 
End-of-path arrival time (ps)           8071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2032   2032  31496  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell51   6039   8071  31496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_0(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_0(0)/in_clock                                 iocell29            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_0(0)/fb                           iocell29      1903   1903  20336  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell85   4651   6554  31602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell96    4180   6230  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell97    4180   6230  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell99    4180   6230  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  20227  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell95    4134   6184  31973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 32095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell90    4012   6062  32095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell93    4012   6062  32095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell94    4012   6062  32095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell51   1250   1250  32483  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell52   4423   5673  32483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_2_net_0/q
Path End       : \Right_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32525p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_2_net_0/q                         macrocell54   1250   1250  32525  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell55   4382   5632  32525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32641p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell98    3466   5516  32641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  21764  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell85    3076   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  26721  RISE       1
MODIN3_1/main_1                             macrocell87    2952   5002  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  26721  RISE       1
MODIN3_0/main_1                             macrocell88    2952   5002  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1       controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1  macrocell89    2952   5002  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell91    2952   5002  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33571p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  22305  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell85    2536   4586  33571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33572p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  22305  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell85    2535   4585  33572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26955  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell6   4055   6105  35562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36689p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26721  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell5   2927   4977  36689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979866p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14074
-------------------------------------   ----- 
End-of-path arrival time (ps)           14074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q             macrocell96      1250   1250  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell38      3464   4714  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   8064  977113  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell12   6010  14074  979866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980413p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q             macrocell96      1250   1250  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_0            macrocell38      3464   4714  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   8064  977113  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   5463  13527  980413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981420p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93      1250   1250  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell35      4717   5967  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35      3350   9317  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell10   3203  12520  981420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981439p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93     1250   1250  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell35     4717   5967  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35     3350   9317  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9   3184  12501  981439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983689p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15811
-------------------------------------   ----- 
End-of-path arrival time (ps)           15811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983689  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell37      3686   7186  983689  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/q              macrocell37      3350  10536  983689  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     5275  15811  983689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984374p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2766   6266  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11396  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11396  984374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11226
-------------------------------------   ----- 
End-of-path arrival time (ps)           11226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2596   6096  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11226  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11226  984544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985562p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell34      4758   8258  985562  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/q              macrocell34      3350  11608  985562  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2330  13938  985562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987458p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2982   6482  987458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987461p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   2979   6479  987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2787   6287  987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987662p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2778   6278  987662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2766   6266  987674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 987679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell91      5311   8811  987679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987681p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984374  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2759   6259  987681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987844p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2596   6096  987844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984544  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2595   6095  987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987935p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  985337  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4755   6005  987935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  985337  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   4053   5303  988637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988686p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  985803  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   4004   5254  988686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  983881  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell96   6296   7546  988944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 988944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  983881  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell97   6296   7546  988944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 988944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  983881  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell99   6296   7546  988944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989079p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell90   6161   7411  989079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989079p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93   1250   1250  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell93   6161   7411  989079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989103p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  985803  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3587   4837  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983689  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell96      3680   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983689  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983689  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell97      3680   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  978139  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell91   5270   6520  989970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990118p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  984158  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell90      2872   6372  990118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1537/main_2
Capture Clock  : Net_1537/clock_0
Path slack     : 990425p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990425  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990425  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990425  RISE       1
Net_1537/main_2                                macrocell53     2315   6065  990425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990434  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990434  RISE       1
Net_39/main_2                                   macrocell56     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 990451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  978617  RISE       1
MODIN3_1/main_3                            macrocell87   4789   6039  990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 990451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  978617  RISE       1
MODIN3_0/main_3                            macrocell88   4789   6039  990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q        macrocell90   1250   1250  978617  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3  macrocell89   4789   6039  990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  978617  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell91   4789   6039  990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 990471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  985337  RISE       1
Net_39/main_0                             macrocell56   4769   6019  990471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 990665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   1240   1240  990665  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   1240  990665  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2270   3510  990665  RISE       1
Net_39/main_1                                   macrocell56     2315   5825  990665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_1537/main_1
Capture Clock  : Net_1537/clock_0
Path slack     : 990674p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  990674  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  990674  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  990674  RISE       1
Net_1537/main_1                                macrocell53     2306   5816  990674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 990676p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  985803  RISE       1
Net_1537/main_0                          macrocell53   4564   5814  990676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  986525  RISE       1
MODIN3_1/main_2                            macrocell87   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  986525  RISE       1
MODIN3_0/main_2                            macrocell88   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q        macrocell85   1250   1250  986525  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2  macrocell89   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  986525  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell91   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991891p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  977208  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell96   3349   4599  991891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991891p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  977208  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell97   3349   4599  991891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992050p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  983881  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell98   3190   4440  992050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992050p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992050  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell90   3190   4440  992050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992067p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  977113  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell96   3173   4423  992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992067p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  977113  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell97   3173   4423  992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  986525  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell90   3036   4286  992204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  986525  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell93   3036   4286  992204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  986525  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell94   3036   4286  992204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992711p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  978617  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell90   2529   3779  992711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  992932  RISE       1
MODIN3_1/main_5  macrocell87   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  992932  RISE       1
MODIN3_0/main_5  macrocell88   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q                                       macrocell88   1250   1250  992932  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5  macrocell89   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992050  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell91   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell99   1250   1250  992940  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell99   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  992944  RISE       1
MODIN3_1/main_4  macrocell87   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  992944  RISE       1
MODIN3_0/main_4  macrocell88   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q                                       macrocell87   1250   1250  992944  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4  macrocell89   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992946  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell96   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992946  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell97   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell98   1250   1250  977208  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell98   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell94   1250   1250  993011  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell94   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995934p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/q         macrocell89    1250   1250  995934  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2316   3566  995934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199975326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20444
-------------------------------------   ----- 
End-of-path arrival time (ps)           20444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell8      4595   8095  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11445  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3869  15314  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  20444  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  20444  199975326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199976661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19109
-------------------------------------   ----- 
End-of-path arrival time (ps)           19109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1      6752   8002  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  11352  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2627  13979  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  19109  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  19109  199976661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_5
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199977413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19077
-------------------------------------   ----- 
End-of-path arrival time (ps)           19077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:Net_1203_split\/main_3   macrocell76  11571  12821  199977413  RISE       1
\Left_QuadDec:Net_1203_split\/q        macrocell76   3350  16171  199977413  RISE       1
\Left_QuadDec:Net_1203\/main_5         macrocell64   2906  19077  199977413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199978078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15862
-------------------------------------   ----- 
End-of-path arrival time (ps)           15862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell8      4595   8095  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11445  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   4417  15862  199978078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199978626p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15314
-------------------------------------   ----- 
End-of-path arrival time (ps)           15314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell8      4595   8095  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11445  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3869  15314  199978626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1251\/main_7
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199979725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16765
-------------------------------------   ----- 
End-of-path arrival time (ps)           16765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:Net_1251_split\/main_4  macrocell62   9253  10503  199979725  RISE       1
\Left_QuadDec:Net_1251_split\/q       macrocell62   3350  13853  199979725  RISE       1
\Left_QuadDec:Net_1251\/main_7        macrocell57   2912  16765  199979725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199979961p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13979
-------------------------------------   ----- 
End-of-path arrival time (ps)           13979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1      6752   8002  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  11352  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2627  13979  199979961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199979963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1      6752   8002  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  11352  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2625  13977  199979963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_5
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199980338p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:Net_1203_split\/main_3   macrocell92   8622   9872  199980338  RISE       1
\Right_QuadDec:Net_1203_split\/q        macrocell92   3350  13222  199980338  RISE       1
\Right_QuadDec:Net_1203\/main_5         macrocell78   2930  16152  199980338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_7
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199980944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:Net_1251_split\/main_3   macrocell86   8628   9878  199980944  RISE       1
\Right_QuadDec:Net_1251_split\/q        macrocell86   3350  13228  199980944  RISE       1
\Right_QuadDec:Net_1251\/main_7         macrocell71   2318  15546  199980944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199981436p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12504
-------------------------------------   ----- 
End-of-path arrival time (ps)           12504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     4806   6056  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   9406  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3098  12504  199981436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199981437p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12503
-------------------------------------   ----- 
End-of-path arrival time (ps)           12503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     4806   6056  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   9406  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   3097  12503  199981437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199983353p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell5      3703   4913  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   8263  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   2324  10587  199983353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199983386p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10554
-------------------------------------   ----- 
End-of-path arrival time (ps)           10554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell5      3703   4913  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   8263  199980053  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   2291  10554  199983386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199983606p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_1  macrocell69  11634  12884  199983606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199983618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12872
-------------------------------------   ----- 
End-of-path arrival time (ps)           12872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:bQuadDec:error\/main_1   macrocell68  11622  12872  199983618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199983968p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15532
-------------------------------------   ----- 
End-of-path arrival time (ps)           15532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell11     5003   8503  199983968  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell11     3350  11853  199983968  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    3679  15532  199983968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199984111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15389
-------------------------------------   ----- 
End-of-path arrival time (ps)           15389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      2816   6206  199984111  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350   9556  199984111  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    5833  15389  199984111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199984352p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15148
-------------------------------------   ----- 
End-of-path arrival time (ps)           15148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell61         0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell61    1250   1250  199984352  RISE       1
\Left_QuadDec:Net_530\/main_2                  macrocell6     6864   8114  199984352  RISE       1
\Left_QuadDec:Net_530\/q                       macrocell6     3350  11464  199984352  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_0        statusicell2   3684  15148  199984352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199984361p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15139
-------------------------------------   ----- 
End-of-path arrival time (ps)           15139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell61         0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell61    1250   1250  199984352  RISE       1
\Left_QuadDec:Net_611\/main_2                  macrocell7     6864   8114  199984361  RISE       1
\Left_QuadDec:Net_611\/q                       macrocell7     3350  11464  199984361  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_1        statusicell2   3676  15139  199984361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_1
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199984582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:Net_1203\/main_1         macrocell64  10658  11908  199984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199984595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11895
-------------------------------------   ----- 
End-of-path arrival time (ps)           11895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_2  macrocell70  10645  11895  199984595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199984696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_2  macrocell69  10544  11794  199984696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1203\/main_3
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199985080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:Net_1203\/main_3     macrocell64  10160  11410  199985080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1251\/main_4
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199985202p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11288
-------------------------------------   ----- 
End-of-path arrival time (ps)           11288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:Net_1251\/main_4   macrocell57  10038  11288  199985202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199985328p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  199982030  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   7362   8612  199985328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199985330p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  199982030  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   7360   8610  199985330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199985570p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_1  macrocell70   9670  10920  199985570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_0
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199985589p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:Net_1203\/main_0         macrocell64   9651  10901  199985589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199985645p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_4  macrocell70   9595  10845  199985645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199985680p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:bQuadDec:error\/main_2   macrocell68   9560  10810  199985680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1251\/main_1
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199985842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  199976661  RISE       1
\Left_QuadDec:Net_1251\/main_1  macrocell57   9398  10648  199985842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199986059p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      4255   7755  199986059  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  11105  199986059  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2336  13441  199986059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199986376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13124
-------------------------------------   ----- 
End-of-path arrival time (ps)           13124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell9      3218   6848  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell9      3350  10198  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2927  13124  199986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199986435p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell75    1250   1250  199986435  RISE       1
\Right_QuadDec:Net_530\/main_2                  macrocell13    6140   7390  199986435  RISE       1
\Right_QuadDec:Net_530\/q                       macrocell13    3350  10740  199986435  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_0        statusicell4   2324  13065  199986435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_0
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199986509p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:Net_1203\/main_0         macrocell78   8731   9981  199986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199986517p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_1  macrocell84   8723   9973  199986517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Net_1275\/main_0
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 199986518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Net_1275\/main_0                             macrocell74     6472   9972  199986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199986531p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:bQuadDec:error\/main_1   macrocell82   8709   9959  199986531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_3
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199986614p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:Net_1251\/main_3         macrocell71   8626   9876  199986614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199986614p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_2  macrocell83   8626   9876  199986614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199986651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12849
-------------------------------------   ----- 
End-of-path arrival time (ps)           12849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q          macrocell68    1250   1250  199979725  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_3  statusicell2  11599  12849  199986651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199987015p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/q  macrocell75    1250   1250  199986435  RISE       1
\Right_QuadDec:Net_611\/main_2                  macrocell14    5572   6822  199987015  RISE       1
\Right_QuadDec:Net_611\/q                       macrocell14    3350  10172  199987015  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_1        statusicell4   2313  12485  199987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_3
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199987045p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:Net_1251\/main_3         macrocell57   8195   9445  199987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199987077p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  199987077  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell66   8163   9413  199987077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199987146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9344
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_5  macrocell69   8094   9344  199987146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1251\/main_5
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199987163p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9327
-------------------------------------   ---- 
End-of-path arrival time (ps)           9327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:Net_1251\/main_5     macrocell57   8077   9327  199987163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987164p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q     macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:bQuadDec:error\/main_5  macrocell68   8076   9326  199987164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987196p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9294
-------------------------------------   ---- 
End-of-path arrival time (ps)           9294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q       macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:bQuadDec:error\/main_3  macrocell82   8044   9294  199987196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199987198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_3  macrocell84   8042   9292  199987198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1260\/main_1
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199987231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:Net_1260\/main_1   macrocell67   8009   9259  199987231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1251\/main_6
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199987284p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:Net_1251\/main_6     macrocell57   7956   9206  199987284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199987286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12214
-------------------------------------   ----- 
End-of-path arrival time (ps)           12214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      2311   5941  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350   9291  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2924  12214  199987286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1260\/main_1
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199987290p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:Net_1260\/main_1   macrocell81   7950   9200  199987290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199987392p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell10     3053   6443  199987392  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell10     3350   9793  199987392  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2315  12108  199987392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 199987428p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73     5562   9062  199987428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell73         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1203\/main_2
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199987450p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9040
-------------------------------------   ---- 
End-of-path arrival time (ps)           9040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:Net_1203\/main_2   macrocell64   7790   9040  199987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987475p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell81   1250   1250  199978424  RISE       1
\Right_QuadDec:bQuadDec:error\/main_0  macrocell82   7765   9015  199987475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1260\/main_3
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199987633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:Net_1260\/main_3     macrocell67   7607   8857  199987633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 199987644p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  199987077  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   7596   8846  199987644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_2
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199987749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:Net_1251\/main_2         macrocell71   7491   8741  199987749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199987749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_1  macrocell83   7491   8741  199987749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199987882p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_2  macrocell84   7358   8608  199987882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:bQuadDec:error\/main_2   macrocell82   7352   8602  199987888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199987894p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  199978424  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_0  macrocell84   7346   8596  199987894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_1
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199987902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:Net_1203\/main_1         macrocell78   7338   8588  199987902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199987923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  199976661  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_0  macrocell70   7317   8567  199987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 199988061p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  199988061  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   7179   8429  199988061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199988061p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  199988061  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell65   7179   8429  199988061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199988077p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:bQuadDec:error\/main_3  macrocell68   7163   8413  199988077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199988091p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_3  macrocell69   7149   8399  199988091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1251\/main_4
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199988178p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:Net_1251\/main_4   macrocell71   7062   8312  199988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199988178p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_3  macrocell83   7062   8312  199988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1260\/main_3
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199988198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:Net_1260\/main_3     macrocell81   7042   8292  199988198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 199988306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  199986376  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell75     4554   8184  199988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell75         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199988617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7873
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  199976661  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_0  macrocell69   6623   7873  199988617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_2
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199988821p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:Net_1251\/main_2         macrocell57   6419   7669  199988821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199988821p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  199978286  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell65   6419   7669  199988821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1203\/main_4
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199988879p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:Net_1203\/main_4     macrocell64   6361   7611  199988879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199988897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10603
-------------------------------------   ----- 
End-of-path arrival time (ps)           10603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q          macrocell82    1250   1250  199982275  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_3  statusicell4   9353  10603  199988897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199989060p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                macrocell67    1250   1250  199976661  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   9190  10440  199989060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1251\/main_6
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199989123p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:Net_1251\/main_6     macrocell71   6117   7367  199989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199989123p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_5  macrocell83   6117   7367  199989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 199989145p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     3845   7345  199989145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Net_1275\/main_1
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 199989246p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977105  RISE       1
\Right_QuadDec:Net_1275\/main_1                             macrocell74     3854   7244  199989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199989323p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  199986023  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   3367   4617  199989323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199989369p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  199979725  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_3  macrocell70   5871   7121  199989369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_1
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199989440p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  199978424  RISE       1
\Right_QuadDec:Net_1251\/main_1  macrocell71   5800   7050  199989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199989440p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  199978424  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_0  macrocell83   5800   7050  199989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199989592p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  199986023  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   3098   4348  199989592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199989631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  199977413  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell66   5609   6859  199989631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 199989631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  199987286  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     3229   6859  199989631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell61         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1203\/main_3
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199989828p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:Net_1203\/main_3     macrocell78   5412   6662  199989828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199989837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_4  macrocell84   5403   6653  199989837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199989841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q     macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:bQuadDec:error\/main_4  macrocell82   5399   6649  199989841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 199989874p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                              macrocell78   1250   1250  199978136  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell77   5366   6616  199989874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell77         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 199990034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977105  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell72     3066   6456  199990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell72         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1260\/main_2
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199990092p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:Net_1260\/main_2     macrocell67   5148   6398  199990092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1260\/main_2
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199990140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:Net_1260\/main_2     macrocell81   5100   6350  199990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 199990284p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     2816   6206  199990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell58         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Net_1275\/main_1
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 199990284p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199978457  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199978457  RISE       1
\Left_QuadDec:Net_1275\/main_1                             macrocell60     2816   6206  199990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199990379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q             macrocell67   1250   1250  199976661  RISE       1
\Left_QuadDec:bQuadDec:error\/main_0  macrocell68   4861   6111  199990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199990401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             200000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                               model name    delay     AT      slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                             macrocell81    1250   1250  199978424  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   8349   9599  199990401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199990558p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  199980153  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_5  macrocell70   4682   5932  199990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Net_1275\/main_0
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 199990682p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978856  RISE       1
\Left_QuadDec:Net_1275\/main_0                             macrocell60     2308   5808  199990682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1260\/main_0
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199990686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  199978424  RISE       1
\Right_QuadDec:Net_1260\/main_0  macrocell81   4554   5804  199990686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199990993p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q     macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:bQuadDec:error\/main_4  macrocell68   4247   5497  199990993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199991172p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978856  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4828   8328  199991172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199991420p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199975326  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4580   8080  199991420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199991661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                macrocell81    1250   1250  199978424  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_2  statusicell4   6589   7839  199991661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Net_1251\/main_0
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199991661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q       macrocell57   1250   1250  199982030  RISE       1
\Left_QuadDec:Net_1251\/main_0  macrocell57   3579   4829  199991661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199991669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  199981277  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_4  macrocell69   3571   4821  199991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1251\/main_5
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199991764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:Net_1251\/main_5     macrocell71   3476   4726  199991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199991764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  199985193  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_4  macrocell83   3476   4726  199991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199991832p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q       macrocell80   1250   1250  199980338  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell80   3408   4658  199991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Net_1251\/main_0
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199991879p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q       macrocell71   1250   1250  199986023  RISE       1
\Right_QuadDec:Net_1251\/main_0  macrocell71   3361   4611  199991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199991951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q       macrocell79   1250   1250  199981474  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell79   3289   4539  199991951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1203\/main_4
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199991961p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:Net_1203\/main_4     macrocell78   3279   4529  199991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199991979p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_5  macrocell84   3261   4511  199991979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199991984p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q     macrocell84   1250   1250  199983450  RISE       1
\Right_QuadDec:bQuadDec:error\/main_5  macrocell82   3256   4506  199991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199992155p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             200000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                             macrocell67    1250   1250  199976661  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   6595   7845  199992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992446p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  199992446  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell79   2794   4044  199992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  199992448  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell80   2792   4042  199992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 199992464p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  199992464  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2776   4026  199992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 199992465p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1203\/q                              macrocell64   1250   1250  199980923  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   2775   4025  199992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell63         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  199992464  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell80   2774   4024  199992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 199992466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  199992448  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2774   4024  199992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 199992477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  199992446  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2763   4013  199992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  199992618  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell66   2622   3872  199992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 199992618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  199992618  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2622   3872  199992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1260\/main_0
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199992628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  199976661  RISE       1
\Left_QuadDec:Net_1260\/main_0  macrocell67   2612   3862  199992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992920p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  199992920  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell79   2320   3570  199992920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  199992921  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell65   2319   3569  199992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 199992923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  199992923  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2317   3567  199992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  199992923  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell65   2317   3567  199992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992926p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  199992926  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell66   2314   3564  199992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 199992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  199992941  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   2299   3549  199992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  199992941  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell79   2299   3549  199992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1203\/main_2
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199992942p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199982275  RISE       1
\Right_QuadDec:Net_1203\/main_2   macrocell78   2298   3548  199992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  199992950  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell80   2290   3540  199992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

