/*
 * QEMU ATmega MCU
 *
 * Copyright (c) 2019-2020 Philippe Mathieu-Daud√©
 *
 * This work is licensed under the terms of the GNU GPLv2 or later.
 * See the COPYING file in the top-level directory.
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#include "qemu/osdep.h"
#include "qemu/module.h"
#include "qapi/error.h"
#include "exec/memory.h"
#include "exec/address-spaces.h"
#include "sysemu/sysemu.h"
#include "hw/qdev-properties.h"
#include "hw/sysbus.h"
#include "qom/object.h"
#include "hw/misc/unimp.h"
#include "nesmcu.h"
#include "ui/console.h"
#include "hw/display/framebuffer.h"
#include "hw/input/adb.h"

enum AtmegaPeripheral {
    POWER0, POWER1,
    GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF,
    GPIOG, GPIOH, GPIOI, GPIOJ, GPIOK, GPIOL,
    USART0, USART1, USART2, USART3,
    TIMER0, TIMER1, TIMER2, TIMER3, TIMER4, TIMER5,
    PERIFMAX
};

#define GPIO(n)     (n + GPIOA)
#define USART(n)    (n + USART0)
#define TIMER(n)    (n + TIMER0)
#define POWER(n)    (n + POWER0)

typedef struct {
    uint16_t addr;
    enum AtmegaPeripheral power_index;
    uint8_t power_bit;
    /* timer specific */
    uint16_t intmask_addr;
    uint16_t intflag_addr;
    bool is_timer16;
} peripheral_cfg;

struct NESPpuMcuClass {
    /*< private >*/
    SysBusDeviceClass parent_class;
    /*< public >*/
    const char *uc_name;
    const char *cpu_type;
    size_t flash_size;
    size_t eeprom_size;
    size_t work_am_size;
    size_t io_size;
    size_t gpio_count;
    size_t adc_count;
    const uint8_t *irq;
    const peripheral_cfg *dev;
};
typedef struct NESPpuMcuClass NESPpuMcuClass;

DECLARE_CLASS_CHECKERS(NESPpuMcuClass, NES6502_MCU,
                       TYPE_NES6502_MCU)

static const peripheral_cfg dev1280_2560[PERIFMAX] = {
    [USART3]        = { 0x130, POWER1, 2 },
    [TIMER5]        = { 0x120, POWER1, 5, 0x73, 0x3a, true },
    [GPIOL]         = { 0x109 },
    [GPIOK]         = { 0x106 },
    [GPIOJ]         = { 0x103 },
    [GPIOH]         = { 0x100 },
    [USART2]        = {  0xd0, POWER1, 1 },
    [USART1]        = {  0xc8, POWER1, 0 },
    [USART0]        = {  0xc0, POWER0, 1 },
    [TIMER2]        = {  0xb0, POWER0, 6, 0x70, 0x37, false }, /* TODO async */
    [TIMER4]        = {  0xa0, POWER1, 4, 0x72, 0x39, true },
    [TIMER3]        = {  0x90, POWER1, 3, 0x71, 0x38, true },
    [TIMER1]        = {  0x80, POWER0, 3, 0x6f, 0x36, true },
    [POWER1]        = {  0x65 },
    [POWER0]        = {  0x64 },
    [TIMER0]        = {  0x44, POWER0, 5, 0x6e, 0x35, false },
    [GPIOG]         = {  0x32 },
    [GPIOF]         = {  0x2f },
    [GPIOE]         = {  0x2c },
    [GPIOD]         = {  0x29 },
    [GPIOC]         = {  0x26 },
    [GPIOB]         = {  0x23 },
    [GPIOA]         = {  0x20 },
};

enum AtmegaIrq {
    USART0_RXC_IRQ, USART0_DRE_IRQ, USART0_TXC_IRQ,
    USART1_RXC_IRQ, USART1_DRE_IRQ, USART1_TXC_IRQ,
    USART2_RXC_IRQ, USART2_DRE_IRQ, USART2_TXC_IRQ,
    USART3_RXC_IRQ, USART3_DRE_IRQ, USART3_TXC_IRQ,
    TIMER0_CAPT_IRQ, TIMER0_COMPA_IRQ, TIMER0_COMPB_IRQ,
        TIMER0_COMPC_IRQ, TIMER0_OVF_IRQ,
    TIMER1_CAPT_IRQ, TIMER1_COMPA_IRQ, TIMER1_COMPB_IRQ,
        TIMER1_COMPC_IRQ, TIMER1_OVF_IRQ,
    TIMER2_CAPT_IRQ, TIMER2_COMPA_IRQ, TIMER2_COMPB_IRQ,
        TIMER2_COMPC_IRQ, TIMER2_OVF_IRQ,
    TIMER3_CAPT_IRQ, TIMER3_COMPA_IRQ, TIMER3_COMPB_IRQ,
        TIMER3_COMPC_IRQ, TIMER3_OVF_IRQ,
    TIMER4_CAPT_IRQ, TIMER4_COMPA_IRQ, TIMER4_COMPB_IRQ,
        TIMER4_COMPC_IRQ, TIMER4_OVF_IRQ,
    TIMER5_CAPT_IRQ, TIMER5_COMPA_IRQ, TIMER5_COMPB_IRQ,
        TIMER5_COMPC_IRQ, TIMER5_OVF_IRQ,
    IRQ_COUNT
};

#define USART_IRQ_COUNT     3
#define USART_RXC_IRQ(n)    (n * USART_IRQ_COUNT + USART0_RXC_IRQ)
#define USART_DRE_IRQ(n)    (n * USART_IRQ_COUNT + USART0_DRE_IRQ)
#define USART_TXC_IRQ(n)    (n * USART_IRQ_COUNT + USART0_TXC_IRQ)
#define TIMER_IRQ_COUNT     5
#define TIMER_CAPT_IRQ(n)   (n * TIMER_IRQ_COUNT + TIMER0_CAPT_IRQ)
#define TIMER_COMPA_IRQ(n)  (n * TIMER_IRQ_COUNT + TIMER0_COMPA_IRQ)
#define TIMER_COMPB_IRQ(n)  (n * TIMER_IRQ_COUNT + TIMER0_COMPB_IRQ)
#define TIMER_COMPC_IRQ(n)  (n * TIMER_IRQ_COUNT + TIMER0_COMPC_IRQ)
#define TIMER_OVF_IRQ(n)    (n * TIMER_IRQ_COUNT + TIMER0_OVF_IRQ)

static const uint8_t irq1280_2560[IRQ_COUNT] = {
    [TIMER2_COMPA_IRQ]      = 14,
    [TIMER2_COMPB_IRQ]      = 15,
    [TIMER2_OVF_IRQ]        = 16,
    [TIMER1_CAPT_IRQ]       = 17,
    [TIMER1_COMPA_IRQ]      = 18,
    [TIMER1_COMPB_IRQ]      = 19,
    [TIMER1_COMPC_IRQ]      = 20,
    [TIMER1_OVF_IRQ]        = 21,
    [TIMER0_COMPA_IRQ]      = 22,
    [TIMER0_COMPB_IRQ]      = 23,
    [TIMER0_OVF_IRQ]        = 24,
    [USART0_RXC_IRQ]        = 26,
    [USART0_DRE_IRQ]        = 27,
    [USART0_TXC_IRQ]        = 28,
    [TIMER3_CAPT_IRQ]       = 32,
    [TIMER3_COMPA_IRQ]      = 33,
    [TIMER3_COMPB_IRQ]      = 34,
    [TIMER3_COMPC_IRQ]      = 35,
    [TIMER3_OVF_IRQ]        = 36,
    [USART1_RXC_IRQ]        = 37,
    [USART1_DRE_IRQ]        = 38,
    [USART1_TXC_IRQ]        = 39,
    [TIMER4_CAPT_IRQ]       = 42,
    [TIMER4_COMPA_IRQ]      = 43,
    [TIMER4_COMPB_IRQ]      = 44,
    [TIMER4_COMPC_IRQ]      = 45,
    [TIMER4_OVF_IRQ]        = 46,
    [TIMER5_CAPT_IRQ]       = 47,
    [TIMER5_COMPA_IRQ]      = 48,
    [TIMER5_COMPB_IRQ]      = 49,
    [TIMER5_COMPC_IRQ]      = 50,
    [TIMER5_OVF_IRQ]        = 51,
    [USART2_RXC_IRQ]        = 52,
    [USART2_DRE_IRQ]        = 53,
    [USART2_TXC_IRQ]        = 54,
    [USART3_RXC_IRQ]        = 55,
    [USART3_DRE_IRQ]        = 56,
    [USART3_TXC_IRQ]        = 57,
};

static void next_irq(void *opaque, int number, int level)
{
    NesMcuState *s = NES6502_MCU(opaque);
    NES6502CPU *cpu = &s->cpu;
    int shift = 0;

    /* first switch sets interupt status */
    /* DPRINTF("IRQ %i\n",number); */
    switch (number) {
    /* level 3 - floppy, kbd/mouse, power, ether rx/tx, scsi, clock */
    case NEXT_FD_I:
        shift = 7;
        printf("shift %d\n", shift);
        break;
    }
    cpu_interrupt(CPU(cpu), CPU_INTERRUPT_NMI);
}

#define MMC_MAX_PAGE_COUNT 256
static void atmega_realize(DeviceState *dev, Error **errp)
{
    NesMcuState *s = NES6502_MCU(dev);
    const NESPpuMcuClass *mc = NES6502_MCU_GET_CLASS(dev);
    // DeviceState *cpudev;
    // SysBusDevice *sbd;
    // char *devname;
    // size_t i;

    assert(mc->io_size <= 0x200);

    if (!s->xtal_freq_hz) {
        error_setg(errp, "\"xtal-frequency-hz\" property must be provided.");
        return;
    }

    /* CPU */
    object_initialize_child(OBJECT(dev), "cpu", &s->cpu, mc->cpu_type);
    qdev_realize(DEVICE(&s->cpu), NULL, &error_abort);
    // cpudev = DEVICE(&s->cpu);

    /* CPU RAM */
    memory_region_init_ram(&s->cpu_ram, OBJECT(dev), "cpu_ram", 0x2000, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0, &s->cpu_ram);

    qdev_init_gpio_in(dev, next_irq, NEXT_NUM_IRQS);

    /* PPU io*/
    DeviceState *ppu = qdev_new("nes-ppu");
    sysbus_realize_and_unref(SYS_BUS_DEVICE(ppu), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(ppu), 0, 0x2000);
    sysbus_connect_irq(SYS_BUS_DEVICE(ppu), 0, qdev_get_gpio_in(dev, NEXT_SCC_I));
    s->ppu = ppu;

    /* PSG io*/
    DeviceState *psg = qdev_new("nes-psg");
    sysbus_realize_and_unref(SYS_BUS_DEVICE(psg), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(psg), 0, 0x4000);
    s->psg = psg;

    /* memory*/
    memory_region_init_ram(&s->memory, OBJECT(dev), "memory", 0x10000, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0x6000, &s->memory);

    /* PPU RAM*/
    memory_region_init_ram(&s->ppu_ram, OBJECT(dev), "ppu_ram", 0x4000, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0x16000, &s->ppu_ram);

    /* mmc_prg_pages */
    memory_region_init_ram(&s->mmc_prg_pages, OBJECT(dev), "mmc_prg_pages", 256*0x4000, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0x1A000, &s->mmc_prg_pages);

    /* mmc_chr_pages */
    memory_region_init_ram(&s->mmc_chr_pages, OBJECT(dev), "mmc_chr_pages", 256*0x2000, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0x41A000, &s->mmc_chr_pages);

    /* PPU_SPRRAM */
    memory_region_init_ram(&s->ppu_sprram, OBJECT(dev), "PPU_SPRRAM", 0x100, &error_abort);
    memory_region_add_subregion(get_system_memory(), 0x61A000, &s->ppu_sprram);

    // BusState *adb_bus = qdev_get_child_bus(DEVICE(s), "adb.0");
    // DeviceState *adb_kbd = qdev_new(TYPE_ADB_KEYBOARD);
    // qdev_realize_and_unref(adb_kbd, adb_bus, &error_fatal);

    // /* Flash */
    // memory_region_init_rom(&s->flash, OBJECT(dev),
    //                        "flash", mc->flash_size, &error_fatal);
    // memory_region_add_subregion(get_system_memory(), OFFSET_DATA, &s->flash);

    /* Framebuffer */
    DeviceState *fb = qdev_new("nes6502-fb");
    sysbus_realize_and_unref(SYS_BUS_DEVICE(fb), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(fb), 0, 0x0B000000);
    sysbus_mmio_map(SYS_BUS_DEVICE(fb), 1, 0x0C000000);
    s->fb = fb;
    
}

static Property atmega_props[] = {
    DEFINE_PROP_UINT64("xtal-frequency-hz", NesMcuState,
                       xtal_freq_hz, 0),
    DEFINE_PROP_END_OF_LIST()
};

static void atmega_class_init(ObjectClass *oc, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(oc);

    dc->realize = atmega_realize;
    device_class_set_props(dc, atmega_props);
    /* Reason: Mapped at fixed location on the system bus */
    dc->user_creatable = false;
}

static void atmega2560_class_init(ObjectClass *oc, void *data)
{
    NESPpuMcuClass *amc = NES6502_MCU_CLASS(oc);

    amc->cpu_type = NES6502_CPU_TYPE_NAME("avr6");
    amc->flash_size = 256 * KiB;
    amc->eeprom_size = 4 * KiB;
    amc->work_am_size = 64 * KiB;
    amc->io_size = 512;
    amc->gpio_count = 54;
    amc->adc_count = 16;
    amc->irq = irq1280_2560;
    amc->dev = dev1280_2560;
};

static const TypeInfo atmega_mcu_types[] = {
    {
        .name           = TYPE_ATMEGA2560_MCU,
        .parent         = TYPE_NES6502_MCU,
        .class_init     = atmega2560_class_init,
    }, {
        .name           = TYPE_NES6502_MCU,
        .parent         = TYPE_SYS_BUS_DEVICE,
        .instance_size  = sizeof(NesMcuState),
        .class_size     = sizeof(NESPpuMcuClass),
        .class_init     = atmega_class_init,
        .abstract       = true,
    }
};

DEFINE_TYPES(atmega_mcu_types)
