# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/ALU.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/ALU_SEL.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Acc.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Branch_Compare.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Branch_Decision.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Controller.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Data_Memory.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Datapath.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Execution.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/IMEM.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/ImmGen.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Instruction_Fetch.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Main_Controller.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Memory_Access.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Mux2_to_1.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Mux4_to_1.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/PC.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/RISCV.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/RegFile.v" \

sv xil_defaultlib  \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/Agent.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/Assertion.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/Checker.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/RISCV_IO.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/RISCV_test.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/Top_Binding.sv" \
"../../../../RISC_V_PIPELINE.srcs/sim_1/new/RISCV_test_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
