set moduleName dense_resource_2
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource.2}
set C_modelType { void 0 }
set C_modelArgList {
	{ data_0_V int 6 regular {pointer 0}  }
	{ data_1_V int 6 regular {pointer 0}  }
	{ data_2_V int 6 regular {pointer 0}  }
	{ data_3_V int 6 regular {pointer 0}  }
	{ data_4_V int 6 regular {pointer 0}  }
	{ data_5_V int 6 regular {pointer 0}  }
	{ data_6_V int 6 regular {pointer 0}  }
	{ data_7_V int 6 regular {pointer 0}  }
	{ data_8_V int 6 regular {pointer 0}  }
	{ data_9_V int 6 regular {pointer 0}  }
	{ data_10_V int 6 regular {pointer 0}  }
	{ data_11_V int 6 regular {pointer 0}  }
	{ data_12_V int 6 regular {pointer 0}  }
	{ data_13_V int 6 regular {pointer 0}  }
	{ data_14_V int 6 regular {pointer 0}  }
	{ data_15_V int 6 regular {pointer 0}  }
	{ data_16_V int 6 regular {pointer 0}  }
	{ data_17_V int 6 regular {pointer 0}  }
	{ data_18_V int 6 regular {pointer 0}  }
	{ data_19_V int 6 regular {pointer 0}  }
	{ data_20_V int 6 regular {pointer 0}  }
	{ data_21_V int 6 regular {pointer 0}  }
	{ data_22_V int 6 regular {pointer 0}  }
	{ data_23_V int 6 regular {pointer 0}  }
	{ data_24_V int 6 regular {pointer 0}  }
	{ data_25_V int 6 regular {pointer 0}  }
	{ data_26_V int 6 regular {pointer 0}  }
	{ data_27_V int 6 regular {pointer 0}  }
	{ data_28_V int 6 regular {pointer 0}  }
	{ data_29_V int 6 regular {pointer 0}  }
	{ data_30_V int 6 regular {pointer 0}  }
	{ data_31_V int 6 regular {pointer 0}  }
	{ res_0_V int 16 regular {pointer 1}  }
	{ res_1_V int 16 regular {pointer 1}  }
	{ res_2_V int 16 regular {pointer 1}  }
	{ res_3_V int 16 regular {pointer 1}  }
	{ res_4_V int 16 regular {pointer 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "data_0_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_1_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_2_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_3_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_4_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_5_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_6_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_7_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_8_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_9_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_10_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_11_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_12_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_13_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_14_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_15_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_16_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_17_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_18_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_19_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_20_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_21_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_22_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_23_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_24_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_25_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_26_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_27_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_28_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_29_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_30_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "data_31_V", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "res_0_V", "interface" : "wire", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "res_1_V", "interface" : "wire", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "res_2_V", "interface" : "wire", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "res_3_V", "interface" : "wire", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "res_4_V", "interface" : "wire", "bitwidth" : 16, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 49
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ data_0_V sc_in sc_lv 6 signal 0 } 
	{ data_1_V sc_in sc_lv 6 signal 1 } 
	{ data_2_V sc_in sc_lv 6 signal 2 } 
	{ data_3_V sc_in sc_lv 6 signal 3 } 
	{ data_4_V sc_in sc_lv 6 signal 4 } 
	{ data_5_V sc_in sc_lv 6 signal 5 } 
	{ data_6_V sc_in sc_lv 6 signal 6 } 
	{ data_7_V sc_in sc_lv 6 signal 7 } 
	{ data_8_V sc_in sc_lv 6 signal 8 } 
	{ data_9_V sc_in sc_lv 6 signal 9 } 
	{ data_10_V sc_in sc_lv 6 signal 10 } 
	{ data_11_V sc_in sc_lv 6 signal 11 } 
	{ data_12_V sc_in sc_lv 6 signal 12 } 
	{ data_13_V sc_in sc_lv 6 signal 13 } 
	{ data_14_V sc_in sc_lv 6 signal 14 } 
	{ data_15_V sc_in sc_lv 6 signal 15 } 
	{ data_16_V sc_in sc_lv 6 signal 16 } 
	{ data_17_V sc_in sc_lv 6 signal 17 } 
	{ data_18_V sc_in sc_lv 6 signal 18 } 
	{ data_19_V sc_in sc_lv 6 signal 19 } 
	{ data_20_V sc_in sc_lv 6 signal 20 } 
	{ data_21_V sc_in sc_lv 6 signal 21 } 
	{ data_22_V sc_in sc_lv 6 signal 22 } 
	{ data_23_V sc_in sc_lv 6 signal 23 } 
	{ data_24_V sc_in sc_lv 6 signal 24 } 
	{ data_25_V sc_in sc_lv 6 signal 25 } 
	{ data_26_V sc_in sc_lv 6 signal 26 } 
	{ data_27_V sc_in sc_lv 6 signal 27 } 
	{ data_28_V sc_in sc_lv 6 signal 28 } 
	{ data_29_V sc_in sc_lv 6 signal 29 } 
	{ data_30_V sc_in sc_lv 6 signal 30 } 
	{ data_31_V sc_in sc_lv 6 signal 31 } 
	{ res_0_V sc_out sc_lv 16 signal 32 } 
	{ res_0_V_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ res_1_V sc_out sc_lv 16 signal 33 } 
	{ res_1_V_ap_vld sc_out sc_logic 1 outvld 33 } 
	{ res_2_V sc_out sc_lv 16 signal 34 } 
	{ res_2_V_ap_vld sc_out sc_logic 1 outvld 34 } 
	{ res_3_V sc_out sc_lv 16 signal 35 } 
	{ res_3_V_ap_vld sc_out sc_logic 1 outvld 35 } 
	{ res_4_V sc_out sc_lv 16 signal 36 } 
	{ res_4_V_ap_vld sc_out sc_logic 1 outvld 36 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "data_0_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_0_V", "role": "default" }} , 
 	{ "name": "data_1_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_1_V", "role": "default" }} , 
 	{ "name": "data_2_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_2_V", "role": "default" }} , 
 	{ "name": "data_3_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_3_V", "role": "default" }} , 
 	{ "name": "data_4_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_4_V", "role": "default" }} , 
 	{ "name": "data_5_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_5_V", "role": "default" }} , 
 	{ "name": "data_6_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_6_V", "role": "default" }} , 
 	{ "name": "data_7_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_7_V", "role": "default" }} , 
 	{ "name": "data_8_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_8_V", "role": "default" }} , 
 	{ "name": "data_9_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_9_V", "role": "default" }} , 
 	{ "name": "data_10_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_10_V", "role": "default" }} , 
 	{ "name": "data_11_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_11_V", "role": "default" }} , 
 	{ "name": "data_12_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_12_V", "role": "default" }} , 
 	{ "name": "data_13_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_13_V", "role": "default" }} , 
 	{ "name": "data_14_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_14_V", "role": "default" }} , 
 	{ "name": "data_15_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_15_V", "role": "default" }} , 
 	{ "name": "data_16_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_16_V", "role": "default" }} , 
 	{ "name": "data_17_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_17_V", "role": "default" }} , 
 	{ "name": "data_18_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_18_V", "role": "default" }} , 
 	{ "name": "data_19_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_19_V", "role": "default" }} , 
 	{ "name": "data_20_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_20_V", "role": "default" }} , 
 	{ "name": "data_21_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_21_V", "role": "default" }} , 
 	{ "name": "data_22_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_22_V", "role": "default" }} , 
 	{ "name": "data_23_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_23_V", "role": "default" }} , 
 	{ "name": "data_24_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_24_V", "role": "default" }} , 
 	{ "name": "data_25_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_25_V", "role": "default" }} , 
 	{ "name": "data_26_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_26_V", "role": "default" }} , 
 	{ "name": "data_27_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_27_V", "role": "default" }} , 
 	{ "name": "data_28_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_28_V", "role": "default" }} , 
 	{ "name": "data_29_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_29_V", "role": "default" }} , 
 	{ "name": "data_30_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_30_V", "role": "default" }} , 
 	{ "name": "data_31_V", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "data_31_V", "role": "default" }} , 
 	{ "name": "res_0_V", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "res_0_V", "role": "default" }} , 
 	{ "name": "res_0_V_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "res_0_V", "role": "ap_vld" }} , 
 	{ "name": "res_1_V", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "res_1_V", "role": "default" }} , 
 	{ "name": "res_1_V_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "res_1_V", "role": "ap_vld" }} , 
 	{ "name": "res_2_V", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "res_2_V", "role": "default" }} , 
 	{ "name": "res_2_V_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "res_2_V", "role": "ap_vld" }} , 
 	{ "name": "res_3_V", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "res_3_V", "role": "default" }} , 
 	{ "name": "res_3_V_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "res_3_V", "role": "ap_vld" }} , 
 	{ "name": "res_4_V", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "res_4_V", "role": "default" }} , 
 	{ "name": "res_4_V_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "res_4_V", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2"],
		"CDFG" : "dense_resource_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "34", "EstimateLatencyMax" : "35",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "data_0_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_1_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_2_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_3_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_4_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_5_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_6_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_7_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_8_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_9_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_10_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_11_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_12_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_13_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_14_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_15_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_16_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_17_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_18_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_19_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_20_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_21_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_22_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_23_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_24_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_25_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_26_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_27_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_28_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_29_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_30_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "data_31_V", "Type" : "None", "Direction" : "I", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "res_0_V", "Type" : "Vld", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "res_1_V", "Type" : "Vld", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "res_2_V", "Type" : "Vld", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "res_3_V", "Type" : "Vld", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "res_4_V", "Type" : "Vld", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0"},
			{"Name" : "w11_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w11_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_muxkbM_U530", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_2 {
		data_0_V {Type I LastRead 1 FirstWrite -1}
		data_1_V {Type I LastRead 1 FirstWrite -1}
		data_2_V {Type I LastRead 1 FirstWrite -1}
		data_3_V {Type I LastRead 1 FirstWrite -1}
		data_4_V {Type I LastRead 1 FirstWrite -1}
		data_5_V {Type I LastRead 1 FirstWrite -1}
		data_6_V {Type I LastRead 1 FirstWrite -1}
		data_7_V {Type I LastRead 1 FirstWrite -1}
		data_8_V {Type I LastRead 1 FirstWrite -1}
		data_9_V {Type I LastRead 1 FirstWrite -1}
		data_10_V {Type I LastRead 1 FirstWrite -1}
		data_11_V {Type I LastRead 1 FirstWrite -1}
		data_12_V {Type I LastRead 1 FirstWrite -1}
		data_13_V {Type I LastRead 1 FirstWrite -1}
		data_14_V {Type I LastRead 1 FirstWrite -1}
		data_15_V {Type I LastRead 1 FirstWrite -1}
		data_16_V {Type I LastRead 1 FirstWrite -1}
		data_17_V {Type I LastRead 1 FirstWrite -1}
		data_18_V {Type I LastRead 1 FirstWrite -1}
		data_19_V {Type I LastRead 1 FirstWrite -1}
		data_20_V {Type I LastRead 1 FirstWrite -1}
		data_21_V {Type I LastRead 1 FirstWrite -1}
		data_22_V {Type I LastRead 1 FirstWrite -1}
		data_23_V {Type I LastRead 1 FirstWrite -1}
		data_24_V {Type I LastRead 1 FirstWrite -1}
		data_25_V {Type I LastRead 1 FirstWrite -1}
		data_26_V {Type I LastRead 1 FirstWrite -1}
		data_27_V {Type I LastRead 1 FirstWrite -1}
		data_28_V {Type I LastRead 1 FirstWrite -1}
		data_29_V {Type I LastRead 1 FirstWrite -1}
		data_30_V {Type I LastRead 1 FirstWrite -1}
		data_31_V {Type I LastRead 1 FirstWrite -1}
		res_0_V {Type O LastRead -1 FirstWrite 4}
		res_1_V {Type O LastRead -1 FirstWrite 4}
		res_2_V {Type O LastRead -1 FirstWrite 4}
		res_3_V {Type O LastRead -1 FirstWrite 4}
		res_4_V {Type O LastRead -1 FirstWrite 4}
		w11_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "34", "Max" : "35"}
	, {"Name" : "Interval", "Min" : "32", "Max" : "32"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	data_0_V { ap_none {  { data_0_V in_data 0 6 } } }
	data_1_V { ap_none {  { data_1_V in_data 0 6 } } }
	data_2_V { ap_none {  { data_2_V in_data 0 6 } } }
	data_3_V { ap_none {  { data_3_V in_data 0 6 } } }
	data_4_V { ap_none {  { data_4_V in_data 0 6 } } }
	data_5_V { ap_none {  { data_5_V in_data 0 6 } } }
	data_6_V { ap_none {  { data_6_V in_data 0 6 } } }
	data_7_V { ap_none {  { data_7_V in_data 0 6 } } }
	data_8_V { ap_none {  { data_8_V in_data 0 6 } } }
	data_9_V { ap_none {  { data_9_V in_data 0 6 } } }
	data_10_V { ap_none {  { data_10_V in_data 0 6 } } }
	data_11_V { ap_none {  { data_11_V in_data 0 6 } } }
	data_12_V { ap_none {  { data_12_V in_data 0 6 } } }
	data_13_V { ap_none {  { data_13_V in_data 0 6 } } }
	data_14_V { ap_none {  { data_14_V in_data 0 6 } } }
	data_15_V { ap_none {  { data_15_V in_data 0 6 } } }
	data_16_V { ap_none {  { data_16_V in_data 0 6 } } }
	data_17_V { ap_none {  { data_17_V in_data 0 6 } } }
	data_18_V { ap_none {  { data_18_V in_data 0 6 } } }
	data_19_V { ap_none {  { data_19_V in_data 0 6 } } }
	data_20_V { ap_none {  { data_20_V in_data 0 6 } } }
	data_21_V { ap_none {  { data_21_V in_data 0 6 } } }
	data_22_V { ap_none {  { data_22_V in_data 0 6 } } }
	data_23_V { ap_none {  { data_23_V in_data 0 6 } } }
	data_24_V { ap_none {  { data_24_V in_data 0 6 } } }
	data_25_V { ap_none {  { data_25_V in_data 0 6 } } }
	data_26_V { ap_none {  { data_26_V in_data 0 6 } } }
	data_27_V { ap_none {  { data_27_V in_data 0 6 } } }
	data_28_V { ap_none {  { data_28_V in_data 0 6 } } }
	data_29_V { ap_none {  { data_29_V in_data 0 6 } } }
	data_30_V { ap_none {  { data_30_V in_data 0 6 } } }
	data_31_V { ap_none {  { data_31_V in_data 0 6 } } }
	res_0_V { ap_vld {  { res_0_V out_data 1 16 }  { res_0_V_ap_vld out_vld 1 1 } } }
	res_1_V { ap_vld {  { res_1_V out_data 1 16 }  { res_1_V_ap_vld out_vld 1 1 } } }
	res_2_V { ap_vld {  { res_2_V out_data 1 16 }  { res_2_V_ap_vld out_vld 1 1 } } }
	res_3_V { ap_vld {  { res_3_V out_data 1 16 }  { res_3_V_ap_vld out_vld 1 1 } } }
	res_4_V { ap_vld {  { res_4_V out_data 1 16 }  { res_4_V_ap_vld out_vld 1 1 } } }
}
