{"top":"global.Accum",
"namespaces":{
  "global":{
    "modules":{
      "Accum":{
        "type":["Record",[
          ["in_",["Array",17,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",17,"Bit"]]
        ]],
        "instances":{
          "Accum_comb_inst0":{
            "modref":"global.Accum_comb"
          },
          "Register_inst0":{
            "modref":"global.Register"
          }
        },
        "connections":[
          ["Register_inst0.value","Accum_comb_inst0.O0"],
          ["Register_inst0.en","Accum_comb_inst0.O1"],
          ["self.O","Accum_comb_inst0.O2"],
          ["self.in_","Accum_comb_inst0.in_"],
          ["Register_inst0.O","Accum_comb_inst0.self_reg_O"],
          ["self.ASYNCRESET","Register_inst0.ASYNCRESET"],
          ["self.CLK","Register_inst0.CLK"]
        ]
      },
      "Accum_comb":{
        "type":["Record",[
          ["in_",["Array",17,"BitIn"]],
          ["self_reg_O",["Array",17,"BitIn"]],
          ["O0",["Array",17,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",17,"Bit"]]
        ]],
        "instances":{
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.O1","bit_const_1_None.out"],
          ["self.in_","self.O0"],
          ["self.self_reg_O","self.O2"]
        ]
      },
      "Mux2xOutBits17":{
        "type":["Record",[
          ["I0",["Array",17,"BitIn"]],
          ["I1",["Array",17,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",17,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x17_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",17]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x17_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x17_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x17_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x17_inst0.out"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value",["Array",17,"BitIn"]],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",17,"Bit"]]
        ]],
        "instances":{
          "Register_comb_inst0":{
            "modref":"global.Register_comb"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",17]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",17],"17'h00000"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.in","Register_comb_inst0.O0"],
          ["self.O","Register_comb_inst0.O1"],
          ["self.en","Register_comb_inst0.en"],
          ["reg_PR_inst0.out","Register_comb_inst0.self_value_O"],
          ["self.value","Register_comb_inst0.value"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"]
        ]
      },
      "Register_comb":{
        "type":["Record",[
          ["value",["Array",17,"BitIn"]],
          ["en","BitIn"],
          ["self_value_O",["Array",17,"BitIn"]],
          ["O0",["Array",17,"Bit"]],
          ["O1",["Array",17,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutBits17_inst0":{
            "modref":"global.Mux2xOutBits17"
          }
        },
        "connections":[
          ["self.self_value_O","Mux2xOutBits17_inst0.I0"],
          ["self.value","Mux2xOutBits17_inst0.I1"],
          ["self.O0","Mux2xOutBits17_inst0.O"],
          ["self.en","Mux2xOutBits17_inst0.S"],
          ["self.self_value_O","self.O1"]
        ]
      }
    }
  }
}
}
