# Hi, Iâ€™m Mohammed Touheed ğŸ‘‹

### ğŸš€ VLSI Design & Verification Engineer 
I am an ECE Graduate passionate about **RTL Design**, **Computer Architecture**, and **Digital Verification**. Currently bridging the gap between high-volume hardware manufacturing and silicon-level design.

---

### ğŸ› ï¸ Technical Toolkit

* **Languages:** Verilog HDL, SystemVerilog, Python (Scientific Computing), C
* **EDA Tools:** Cadence Virtuoso, Xilinx Vivado, GTKWave, ModelSim, MATLAB
* **Domain Expertise:** RISC-V ISA, Low Power VLSI, Static Timing Analysis (STA), FSM Design
* **Verification:** UVM Basics, Constrained Randomization, Functional Coverage

---

### ğŸ—ï¸ Featured Projects

#### ğŸ”¹ [STRV321 RISC-V Processor](link-to-your-repo)
Implemented a **3-stage pipelined RISC-V processor** (RV32I ISA) in Verilog. 
* Handled data hazards and pipeline stalls.
* Verified via waveform analysis in Vivado.

#### ğŸ”¹ [Low-Power Dynamic Buffer](link-to-your-repo)
Designed an optimized buffer circuit in **Cadence Virtuoso**.
* Achieved an **80.99% reduction in power consumption**.
* Reduced propagation delay by **296.4ps**.

#### ğŸ”¹ [UVM-based FIFO Verification](link-to-your-repo) *(In Progress)*
Developing a robust verification environment using **SystemVerilog/UVM** to achieve 100% functional coverage for FIFO status flags and data integrity.

---

### ğŸ“ˆ GitHub Stats
![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=YOUR_USERNAME&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_USERNAME&layout=compact&theme=radical)

---

### ğŸ“« Let's Connect!
* **LinkedIn:** [linkedin.com/in/mohammed-touheed-598056288/](https://www.linkedin.com/in/mohammed-touheed-598056288/)
* **Email:** emailtouheed@gmail.com
* **Location:** Bengaluru, India ğŸ“
