<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUISelLowering.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AMDGPUISelLowering_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUISelLowering.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface definition of the TargetLowering class that is common to all AMD GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/Target/TargetLowering.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUISelLowering.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUISelLowering_8h__incl.png" border="0" usemap="#AMDGPUISelLowering_8h" alt=""/></div>
<map name="AMDGPUISelLowering_8h" id="AMDGPUISelLowering_8h">
<area shape="rect" id="node2" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="2045,80,2233,107"/>
<area shape="rect" id="node3" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="975,461,1126,487"/>
<area shape="rect" id="node19" href="DAGCombine_8h.html" title="llvm/CodeGen/DAGCombine.h" alt="" coords="914,155,1110,181"/>
<area shape="rect" id="node20" href="RuntimeLibcalls_8h.html" title="llvm/CodeGen/RuntimeLibcalls.h" alt="" coords="1843,155,2051,181"/>
<area shape="rect" id="node23" href="SelectionDAGNodes_8h.html" title="llvm/CodeGen/SelectionDAGNodes.h" alt="" coords="1135,155,1369,181"/>
<area shape="rect" id="node37" href="Attributes_8h.html" title="This file contains the simple types necessary to represent the attributes associated with functions a..." alt="" coords="2227,304,2357,331"/>
<area shape="rect" id="node40" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="2381,304,2525,331"/>
<area shape="rect" id="node42" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="2080,379,2213,405"/>
<area shape="rect" id="node44" href="CallSite_8h.html" title="llvm/Support/CallSite.h" alt="" coords="2278,155,2431,181"/>
<area shape="rect" id="node46" href="TargetCallingConv_8h.html" title="llvm/Target/TargetCalling\lConv.h" alt="" coords="2467,453,2634,495"/>
<area shape="rect" id="node47" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2832,379,3019,405"/>
<area shape="rect" id="node4" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="841,543,1013,569"/>
<area shape="rect" id="node5" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="531,617,693,659"/>
<area shape="rect" id="node7" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="1049,625,1215,651"/>
<area shape="rect" id="node10" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="1443,543,1594,569"/>
<area shape="rect" id="node11" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1883,625,2042,651"/>
<area shape="rect" id="node12" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1819,543,1991,569"/>
<area shape="rect" id="node21" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="1614,461,1797,487"/>
<area shape="rect" id="node24" href="FoldingSet_8h.html" title="llvm/ADT/FoldingSet.h" alt="" coords="1383,379,1534,405"/>
<area shape="rect" id="node25" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1379,461,1538,487"/>
<area shape="rect" id="node27" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="1001,229,1157,256"/>
<area shape="rect" id="node28" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="537,461,685,487"/>
<area shape="rect" id="node29" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="719,461,878,487"/>
<area shape="rect" id="node30" href="ilist__node_8h.html" title="llvm/ADT/ilist_node.h" alt="" coords="1181,229,1323,256"/>
<area shape="rect" id="node31" href="ISDOpcodes_8h.html" title="llvm/CodeGen/ISDOpcodes.h" alt="" coords="1347,229,1538,256"/>
<area shape="rect" id="node32" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="306,304,550,331"/>
<area shape="rect" id="node33" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="1816,304,1949,331"/>
<area shape="rect" id="node36" href="Instructions_8h.html" title="llvm/IR/Instructions.h" alt="" coords="1857,229,1999,256"/>
<area shape="rect" id="node41" href="DebugLoc_8h.html" title="llvm/Support/DebugLoc.h" alt="" coords="43,304,210,331"/>
<area shape="rect" id="node26" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="2249,461,2391,487"/>
<area shape="rect" id="node34" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1816,379,1955,405"/>
<area shape="rect" id="node43" href="Value_8h.html" title="llvm/IR/Value.h" alt="" coords="2409,543,2517,569"/>
<area shape="rect" id="node45" href="PointerIntPair_8h.html" title="llvm/ADT/PointerIntPair.h" alt="" coords="2056,461,2224,487"/>
<area shape="rect" id="node48" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="2761,461,2847,487"/>
<area shape="rect" id="node49" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="2872,461,3035,487"/>
<area shape="rect" id="node50" href="TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="3109,461,3291,487"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUISelLowering_8h__dep__incl.png" border="0" usemap="#AMDGPUISelLowering_8hdep" alt=""/></div>
<map name="AMDGPUISelLowering_8hdep" id="AMDGPUISelLowering_8hdep">
<area shape="rect" id="node2" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1975,80,2111,107"/>
<area shape="rect" id="node7" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="213,379,411,405"/>
<area shape="rect" id="node28" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="185,304,303,331"/>
<area shape="rect" id="node30" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="2135,80,2313,107"/>
<area shape="rect" id="node31" href="AMDILISelLowering_8cpp.html" title="TargetLowering functions borrowed from AMDIL. " alt="" coords="2337,80,2497,107"/>
<area shape="rect" id="node3" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1955,155,2130,181"/>
<area shape="rect" id="node9" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="1769,453,1959,480"/>
<area shape="rect" id="node18" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="2653,379,2803,405"/>
<area shape="rect" id="node4" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="1313,229,1444,256"/>
<area shape="rect" id="node17" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2505,379,2628,405"/>
<area shape="rect" id="node21" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="435,379,581,405"/>
<area shape="rect" id="node22" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1469,229,1619,256"/>
<area shape="rect" id="node23" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="1643,229,1815,256"/>
<area shape="rect" id="node24" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1839,229,2059,256"/>
<area shape="rect" id="node25" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="2084,229,2191,256"/>
<area shape="rect" id="node26" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2215,229,2343,256"/>
<area shape="rect" id="node27" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="2367,229,2529,256"/>
<area shape="rect" id="node5" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="1147,304,1314,331"/>
<area shape="rect" id="node6" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1389,304,1499,331"/>
<area shape="rect" id="node13" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="605,379,784,405"/>
<area shape="rect" id="node14" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="808,379,1000,405"/>
<area shape="rect" id="node15" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="2079,379,2265,405"/>
<area shape="rect" id="node16" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="2289,379,2481,405"/>
<area shape="rect" id="node8" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1681,379,1860,405"/>
<area shape="rect" id="node10" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="1885,379,2054,405"/>
<area shape="rect" id="node12" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="1075,379,1253,405"/>
<area shape="rect" id="node19" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="1278,379,1495,405"/>
<area shape="rect" id="node20" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="1519,379,1657,405"/>
<area shape="rect" id="node11" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="1983,453,2166,480"/>
<area shape="rect" id="node29" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="5,379,139,405"/>
</map>
</div>
</div>
<p><a href="AMDGPUISelLowering_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPUISD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPUISD.html">llvm::AMDGPUISD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a64455f396d4ad3d1c52c12cbf857a4cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a> = ISD::BUILTIN_OP_END, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda282a75103da0b31cdbaa9e4fc25db4b1">llvm::AMDGPUISD::DIV_INF</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa8686d4eeb3e5a096e608d792174ad68">llvm::AMDGPUISD::FMAX</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda8b47a8ee77722fc97c03998cba414102">llvm::AMDGPUISD::SMAX</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda264771976a72f966a91e1755cf50dd8c">llvm::AMDGPUISD::UMAX</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1ea5ad43a47d0a16d409e5b97e9a7f25">llvm::AMDGPUISD::FMIN</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa1bdbfc98f19f0fece4988647de9e6c7">llvm::AMDGPUISD::SMIN</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda06bc04de1c711c13b854c306c6009217">llvm::AMDGPUISD::UMIN</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2116da58a703283f1aa58593d309e98f">llvm::AMDGPUISD::LOAD_INPUT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdad145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a> = ISD::FIRST_TARGET_MEMORY_OPCODE, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a>
<br />
 }</td></tr>
<tr class="separator:a64455f396d4ad3d1c52c12cbf857a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface definition of the TargetLowering class that is common to all AMD GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:32 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
