statistics when APP-2 completed MAX instructions 2
-------------------------------------------------
gpu_ipc_1 =      21.3415
gpu_ipc_2 =     481.4623
gpu_tot_sim_cycle_stream_1 = 166149
gpu_tot_sim_cycle_stream_2 = 166161
gpu_sim_insn_1 = 3545869
gpu_sim_insn_2 = 80000256
gpu_sim_cycle = 166162
gpu_sim_insn = 83546125
gpu_ipc =     502.7993
gpu_tot_sim_cycle = 166162
gpu_tot_sim_insn = 83546125
gpu_tot_ipc =     502.7993
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 800379
gpu_stall_icnt2sh    = 52834
gpu_total_sim_rate=283207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1438946
	L1I_total_cache_misses = 7750
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 4342, Miss = 2732, Miss_rate = 0.629, Pending_hits = 408, Reservation_fails = 97172
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 3899, Miss = 2507, Miss_rate = 0.643, Pending_hits = 389, Reservation_fails = 97836
	L1D_cache_core[3]: Access = 2427, Miss = 1896, Miss_rate = 0.781, Pending_hits = 234, Reservation_fails = 78944
	L1D_cache_core[4]: Access = 3632, Miss = 2371, Miss_rate = 0.653, Pending_hits = 389, Reservation_fails = 89549
	L1D_cache_core[5]: Access = 3211, Miss = 2114, Miss_rate = 0.658, Pending_hits = 227, Reservation_fails = 70165
	L1D_cache_core[6]: Access = 3617, Miss = 2422, Miss_rate = 0.670, Pending_hits = 389, Reservation_fails = 86571
	L1D_cache_core[7]: Access = 2786, Miss = 2075, Miss_rate = 0.745, Pending_hits = 226, Reservation_fails = 76589
	L1D_cache_core[8]: Access = 3562, Miss = 2391, Miss_rate = 0.671, Pending_hits = 402, Reservation_fails = 87041
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 4592, Miss = 2904, Miss_rate = 0.632, Pending_hits = 417, Reservation_fails = 102240
	L1D_cache_core[11]: Access = 2384, Miss = 1816, Miss_rate = 0.762, Pending_hits = 229, Reservation_fails = 79834
	L1D_cache_core[12]: Access = 3286, Miss = 2205, Miss_rate = 0.671, Pending_hits = 386, Reservation_fails = 84114
	L1D_cache_core[13]: Access = 3184, Miss = 2077, Miss_rate = 0.652, Pending_hits = 228, Reservation_fails = 71179
	L1D_cache_core[14]: Access = 4063, Miss = 2629, Miss_rate = 0.647, Pending_hits = 408, Reservation_fails = 95787
	L1D_cache_core[15]: Access = 3032, Miss = 2126, Miss_rate = 0.701, Pending_hits = 225, Reservation_fails = 81194
	L1D_cache_core[16]: Access = 3394, Miss = 2314, Miss_rate = 0.682, Pending_hits = 400, Reservation_fails = 86150
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3513, Miss = 2319, Miss_rate = 0.660, Pending_hits = 369, Reservation_fails = 93374
	L1D_cache_core[19]: Access = 2516, Miss = 1857, Miss_rate = 0.738, Pending_hits = 241, Reservation_fails = 75831
	L1D_cache_core[20]: Access = 3703, Miss = 2436, Miss_rate = 0.658, Pending_hits = 382, Reservation_fails = 83979
	L1D_cache_core[21]: Access = 3703, Miss = 2271, Miss_rate = 0.613, Pending_hits = 209, Reservation_fails = 76380
	L1D_cache_core[22]: Access = 4616, Miss = 2834, Miss_rate = 0.614, Pending_hits = 404, Reservation_fails = 102465
	L1D_cache_core[23]: Access = 3828, Miss = 2468, Miss_rate = 0.645, Pending_hits = 224, Reservation_fails = 83631
	L1D_cache_core[24]: Access = 4124, Miss = 2617, Miss_rate = 0.635, Pending_hits = 393, Reservation_fails = 99997
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 3420, Miss = 2169, Miss_rate = 0.634, Pending_hits = 352, Reservation_fails = 91939
	L1D_cache_core[27]: Access = 3002, Miss = 2100, Miss_rate = 0.700, Pending_hits = 228, Reservation_fails = 72098
	L1D_cache_core[28]: Access = 4459, Miss = 2901, Miss_rate = 0.651, Pending_hits = 350, Reservation_fails = 94487
	L1D_cache_core[29]: Access = 2842, Miss = 2045, Miss_rate = 0.720, Pending_hits = 252, Reservation_fails = 77845
	L1D_cache_core[30]: Access = 4491, Miss = 4491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135520
	L1D_cache_core[31]: Access = 4203, Miss = 4203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138893
	L1D_cache_core[32]: Access = 4237, Miss = 4237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140406
	L1D_cache_core[33]: Access = 4024, Miss = 4024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137829
	L1D_cache_core[34]: Access = 4414, Miss = 4414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138574
	L1D_cache_core[35]: Access = 4239, Miss = 4239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139756
	L1D_cache_core[36]: Access = 4265, Miss = 4265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135893
	L1D_cache_core[37]: Access = 4442, Miss = 4442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137601
	L1D_cache_core[38]: Access = 4239, Miss = 4239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138518
	L1D_cache_core[39]: Access = 4471, Miss = 4471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135294
	L1D_cache_core[40]: Access = 4219, Miss = 4219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136792
	L1D_cache_core[41]: Access = 4095, Miss = 4095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139551
	L1D_cache_core[42]: Access = 4476, Miss = 4476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140638
	L1D_cache_core[43]: Access = 4207, Miss = 4207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139148
	L1D_cache_core[44]: Access = 4318, Miss = 4318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143962
	L1D_cache_core[45]: Access = 4143, Miss = 4143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139440
	L1D_cache_core[46]: Access = 4398, Miss = 4398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140120
	L1D_cache_core[47]: Access = 4463, Miss = 4463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131759
	L1D_cache_core[48]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140564
	L1D_cache_core[49]: Access = 4327, Miss = 4327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138678
	L1D_cache_core[50]: Access = 4091, Miss = 4091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138396
	L1D_cache_core[51]: Access = 4115, Miss = 4115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141279
	L1D_cache_core[52]: Access = 4205, Miss = 4205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135403
	L1D_cache_core[53]: Access = 4048, Miss = 4048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139086
	L1D_cache_core[54]: Access = 4539, Miss = 4539, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138187
	L1D_cache_core[55]: Access = 4280, Miss = 4280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137252
	L1D_cache_core[56]: Access = 4082, Miss = 4082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138106
	L1D_cache_core[57]: Access = 4237, Miss = 4237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136406
	L1D_cache_core[58]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138670
	L1D_cache_core[59]: Access = 4284, Miss = 4284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135667
	L1D_total_cache_accesses = 222867
	L1D_total_cache_misses = 190247
	L1D_total_cache_miss_rate = 0.8536
	L1D_total_cache_pending_hits = 8716
	L1D_total_cache_reservation_fails = 6407860
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 41384
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0329
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4691174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1716686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1431196
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7750
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
654, 128, 682, 569, 253, 125, 251, 545, 663, 126, 258, 599, 253, 118, 246, 141, 690, 582, 238, 582, 708, 124, 652, 124, 255, 128, 258, 126, 231, 122, 655, 556, 118, 138, 247, 126, 242, 126, 242, 125, 248, 571, 118, 139, 690, 122, 238, 125, 
shader 0 total_cycles, active_cycles, idle cycles = 166162, 7628, 158533 
shader 1 total_cycles, active_cycles, idle cycles = 166162, 2345, 163816 
shader 2 total_cycles, active_cycles, idle cycles = 166162, 6983, 159178 
shader 3 total_cycles, active_cycles, idle cycles = 166162, 3123, 163039 
shader 4 total_cycles, active_cycles, idle cycles = 166162, 6484, 159677 
shader 5 total_cycles, active_cycles, idle cycles = 166162, 4014, 162148 
shader 6 total_cycles, active_cycles, idle cycles = 166162, 6417, 159744 
shader 7 total_cycles, active_cycles, idle cycles = 166162, 3354, 162808 
shader 8 total_cycles, active_cycles, idle cycles = 166162, 6068, 160094 
shader 9 total_cycles, active_cycles, idle cycles = 166162, 3207, 162954 
shader 10 total_cycles, active_cycles, idle cycles = 166162, 7714, 158447 
shader 11 total_cycles, active_cycles, idle cycles = 166162, 3044, 163117 
shader 12 total_cycles, active_cycles, idle cycles = 166162, 6005, 160157 
shader 13 total_cycles, active_cycles, idle cycles = 166162, 4054, 162108 
shader 14 total_cycles, active_cycles, idle cycles = 166162, 6932, 159230 
shader 15 total_cycles, active_cycles, idle cycles = 166162, 4107, 162054 
shader 16 total_cycles, active_cycles, idle cycles = 166162, 6129, 160032 
shader 17 total_cycles, active_cycles, idle cycles = 166162, 2306, 163855 
shader 18 total_cycles, active_cycles, idle cycles = 166162, 6114, 160048 
shader 19 total_cycles, active_cycles, idle cycles = 166162, 3465, 162697 
shader 20 total_cycles, active_cycles, idle cycles = 166162, 6482, 159679 
shader 21 total_cycles, active_cycles, idle cycles = 166162, 4899, 161263 
shader 22 total_cycles, active_cycles, idle cycles = 166162, 7780, 158382 
shader 23 total_cycles, active_cycles, idle cycles = 166162, 5200, 160962 
shader 24 total_cycles, active_cycles, idle cycles = 166162, 7359, 158802 
shader 25 total_cycles, active_cycles, idle cycles = 166162, 1218, 164944 
shader 26 total_cycles, active_cycles, idle cycles = 166162, 6358, 159804 
shader 27 total_cycles, active_cycles, idle cycles = 166162, 4082, 162079 
shader 28 total_cycles, active_cycles, idle cycles = 166162, 6792, 159369 
shader 29 total_cycles, active_cycles, idle cycles = 166162, 3767, 162394 
shader 30 total_cycles, active_cycles, idle cycles = 166162, 43881, 122280 
shader 31 total_cycles, active_cycles, idle cycles = 166162, 41166, 124996 
shader 32 total_cycles, active_cycles, idle cycles = 166162, 41432, 124729 
shader 33 total_cycles, active_cycles, idle cycles = 166162, 39284, 126877 
shader 34 total_cycles, active_cycles, idle cycles = 166162, 43261, 122900 
shader 35 total_cycles, active_cycles, idle cycles = 166162, 41449, 124712 
shader 36 total_cycles, active_cycles, idle cycles = 166162, 41754, 124407 
shader 37 total_cycles, active_cycles, idle cycles = 166162, 43567, 122595 
shader 38 total_cycles, active_cycles, idle cycles = 166162, 41493, 124669 
shader 39 total_cycles, active_cycles, idle cycles = 166162, 43628, 122533 
shader 40 total_cycles, active_cycles, idle cycles = 166162, 41139, 125023 
shader 41 total_cycles, active_cycles, idle cycles = 166162, 40000, 126161 
shader 42 total_cycles, active_cycles, idle cycles = 166162, 43770, 122392 
shader 43 total_cycles, active_cycles, idle cycles = 166162, 41005, 125156 
shader 44 total_cycles, active_cycles, idle cycles = 166162, 42312, 123850 
shader 45 total_cycles, active_cycles, idle cycles = 166162, 40532, 125629 
shader 46 total_cycles, active_cycles, idle cycles = 166162, 43032, 123130 
shader 47 total_cycles, active_cycles, idle cycles = 166162, 43621, 122540 
shader 48 total_cycles, active_cycles, idle cycles = 166162, 41273, 124888 
shader 49 total_cycles, active_cycles, idle cycles = 166162, 42312, 123849 
shader 50 total_cycles, active_cycles, idle cycles = 166162, 39997, 126164 
shader 51 total_cycles, active_cycles, idle cycles = 166162, 40187, 125975 
shader 52 total_cycles, active_cycles, idle cycles = 166162, 41036, 125126 
shader 53 total_cycles, active_cycles, idle cycles = 166162, 39564, 126598 
shader 54 total_cycles, active_cycles, idle cycles = 166162, 44306, 121855 
shader 55 total_cycles, active_cycles, idle cycles = 166162, 41785, 124377 
shader 56 total_cycles, active_cycles, idle cycles = 166162, 39888, 126273 
shader 57 total_cycles, active_cycles, idle cycles = 166162, 41382, 124779 
shader 58 total_cycles, active_cycles, idle cycles = 166162, 41346, 124815 
shader 59 total_cycles, active_cycles, idle cycles = 166162, 41725, 124437 
warps_exctd_sm 0 = 9312 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 9280 
warps_exctd_sm 3 = 4096 
warps_exctd_sm 4 = 9248 
warps_exctd_sm 5 = 4096 
warps_exctd_sm 6 = 9280 
warps_exctd_sm 7 = 3616 
warps_exctd_sm 8 = 9216 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 9248 
warps_exctd_sm 11 = 4192 
warps_exctd_sm 12 = 9216 
warps_exctd_sm 13 = 4096 
warps_exctd_sm 14 = 9216 
warps_exctd_sm 15 = 3648 
warps_exctd_sm 16 = 9216 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 9248 
warps_exctd_sm 19 = 4128 
warps_exctd_sm 20 = 8736 
warps_exctd_sm 21 = 4608 
warps_exctd_sm 22 = 8736 
warps_exctd_sm 23 = 3104 
warps_exctd_sm 24 = 8704 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 8736 
warps_exctd_sm 27 = 4352 
warps_exctd_sm 28 = 8224 
warps_exctd_sm 29 = 4096 
warps_exctd_sm 30 = 512 
warps_exctd_sm 31 = 512 
warps_exctd_sm 32 = 512 
warps_exctd_sm 33 = 512 
warps_exctd_sm 34 = 512 
warps_exctd_sm 35 = 512 
warps_exctd_sm 36 = 512 
warps_exctd_sm 37 = 512 
warps_exctd_sm 38 = 512 
warps_exctd_sm 39 = 512 
warps_exctd_sm 40 = 512 
warps_exctd_sm 41 = 512 
warps_exctd_sm 42 = 512 
warps_exctd_sm 43 = 512 
warps_exctd_sm 44 = 512 
warps_exctd_sm 45 = 512 
warps_exctd_sm 46 = 512 
warps_exctd_sm 47 = 512 
warps_exctd_sm 48 = 512 
warps_exctd_sm 49 = 512 
warps_exctd_sm 50 = 512 
warps_exctd_sm 51 = 512 
warps_exctd_sm 52 = 512 
warps_exctd_sm 53 = 512 
warps_exctd_sm 54 = 512 
warps_exctd_sm 55 = 512 
warps_exctd_sm 56 = 512 
warps_exctd_sm 57 = 512 
warps_exctd_sm 58 = 512 
warps_exctd_sm 59 = 512 
gpgpu_n_tot_thrd_icount = 89853888
gpgpu_n_tot_w_icount = 2807934
gpgpu_n_stall_shd_mem = 6445468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109056
gpgpu_n_mem_write_global = 81928
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 2772066
gpgpu_n_store_insn = 1668430
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 742066
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6441790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9676048	W0_Idle:4969238	W0_Scoreboard:2485006	W1:105238	W2:30510	W3:23036	W4:19068	W5:13153	W6:6474	W7:3526	W8:1111	W9:290	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2606742
Warp Occupancy Distribution:
Stall:4140467	W0_Idle:4459315	W0_Scoreboard:1063062	W1:105238	W2:30510	W3:23036	W4:19068	W5:13153	W6:6474	W7:3526	W8:1111	W9:290	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:104470
Warp Occupancy Distribution:
Stall:5535581	W0_Idle:509923	W0_Scoreboard:1421944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2502272
warp_utilization0: 0.140884
warp_utilization1: 0.030781
warp_utilization2: 0.250987
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872448 {8:109056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8138400 {40:31287,72:4,136:50637,}
traffic_breakdown_coretomem[INST_ACC_R] = 3824 {8:478,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14725536 {136:108276,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 651912 {8:81489,}
traffic_breakdown_memtocore[INST_ACC_R] = 65008 {136:478,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 4486 
averagemflatency = 1079 
averagemflatency_1 = 1117 
averagemflatency_2= 1060 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 4009 
max_icnt2sh_latency = 166157 
mrq_lat_table:60925 	2157 	3610 	7765 	22221 	35185 	44846 	30903 	9222 	529 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	928 	9916 	80572 	94751 	3655 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4384 	1812 	3009 	8467 	17840 	52700 	77445 	24348 	939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	69064 	38308 	954 	10 	0 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	18979 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	81 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        15        21        20        18        30        28        10        14        56        56        24        24 
dram[1]:        18        30        54        60        28        19        26        30        28        28        26        16        56        56        24        24 
dram[2]:        18        16        64        54        19        15        38        26        28        28        10        12        56        56        24        24 
dram[3]:        17        28        64        36        15        15        20        32        28        28        16        20        56        60        24        20 
dram[4]:        14        24        64        46        19        19        20        24        28        28        12        16        56        60        24        20 
dram[5]:        14        18        58        62        12        22        38        28        28        28        14        10        56        60        24        20 
maximum service time to same row:
dram[0]:      5413      5347      3788      3761      4687      4017      2231      4928      4008      4756      7349      7394      2891      2889      3801      4092 
dram[1]:      5730      5534      2379      2531      4199      4105      3003      4794      4887      4903      3850      7439      2892      2859      3982      4578 
dram[2]:      5525      5579      3815      2319      4176      4164      4885      2544      4815      4840      7144      7607      2919      2905      3652      4210 
dram[3]:      5282      5469      3697      2469      4555      4573      4246      2715      4630      4411      7412      7478      2931      2834      3864      3751 
dram[4]:      5417      5310      3767      3582      3013      3378      4323      2806      2883      4607      7288      7147      2926      2889      3519      3992 
dram[5]:      5360      5436      3807      3673      2455      3913      4703      4000      4918      3984      7503      4026      2903      2889      3852      3991 
average row accesses per activate:
dram[0]:  1.639033  1.665232  1.799325  1.802316  1.770099  1.798697  1.770540  1.804085  1.775034  1.792236  1.739130  1.759547  1.751273  1.714876  1.670635  1.679518 
dram[1]:  1.695353  1.721282  1.765974  1.796569  1.829927  1.804064  1.821790  1.804517  1.770492  1.762040  1.790798  1.762774  1.750419  1.760720  1.739610  1.738436 
dram[2]:  1.664623  1.722022  1.800987  1.815004  1.796818  1.765125  1.790663  1.821844  1.789068  1.820970  1.745276  1.785558  1.764605  1.795727  1.726083  1.731405 
dram[3]:  1.741848  1.691589  1.789342  1.769537  1.806196  1.746489  1.826498  1.794414  1.806710  1.783821  1.774474  1.811947  1.804178  1.749788  1.685784  1.735913 
dram[4]:  1.667808  1.678634  1.764754  1.816326  1.781471  1.820290  1.816204  1.792049  1.796731  1.811625  1.774011  1.777778  1.716936  1.737196  1.700800  1.740458 
dram[5]:  1.655574  1.711656  1.809836  1.847880  1.823834  1.806003  1.796742  1.800000  1.764451  1.810714  1.826853  1.790664  1.757033  1.777680  1.710049  1.717077 
average row locality = 217369/122992 = 1.767343
average row locality_1 = 39752/22189 = 1.791518
average row locality_2 = 177617/100803 = 1.762021
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1381      1420      1516      1560      1697      1690      1706      1696      1781      1717      1744      1721      1508      1532      1566      1556 
dram[1]:      1443      1409      1568      1563      1698      1675      1622      1628      1686      1713      1702      1632      1518      1492      1499      1518 
dram[2]:      1384      1394      1554      1532      1674      1699      1677      1673      1758      1774      1729      1691      1503      1548      1563      1559 
dram[3]:      1394      1467      1519      1578      1702      1689      1621      1606      1681      1749      1655      1662      1504      1513      1530      1509 
dram[4]:      1431      1402      1536      1512      1702      1727      1717      1654      1734      1797      1736      1761      1584      1526      1586      1519 
dram[5]:      1467      1424      1578      1566      1664      1670      1612      1655      1682      1738      1699      1682      1497      1466      1523      1471 
total reads: 153566
bank skew: 1797/1381 = 1.30
chip skew: 25924/25366 = 1.02
number of total write accesses:
dram[0]:       518       515       618       619       814       796       688       694       807       777       779       767       555       543       539       536 
dram[1]:       527       524       644       636       809       814       720       694       798       775       789       784       572       562       554       551 
dram[2]:       517       515       636       597       811       781       701       679       795       784       768       761       554       553       548       536 
dram[3]:       529       525       630       641       805       798       696       707       802       809       792       796       569       557       557       555 
dram[4]:       517       515       617       624       818       790       705       690       794       797       776       767       545       543       542       533 
dram[5]:       523       529       630       657       802       797       705       704       764       803       791       773       564       558       553       551 
total reads: 63899
bank skew: 818/515 = 1.59
chip skew: 10768/10536 = 1.02
average mf latency per bank:
dram[0]:        801       784       843       814      1284      1290      1228      1176       941       863       943       897       834       812       869       798
dram[1]:        793       747       812       787      1237      1216      1119      1099       858       830       862       825       789       765       778       755
dram[2]:        808       823       849       886      1296      1398      1198      1214       903       933       923       932       829      1690       846       887
dram[3]:        720       764       740       762      1173      1201      1065      1050       787       807       821       829       754       736       725       741
dram[4]:        834       808       844       799      1327      1340      1226      1193       909       897       933       948       845       829       846       825
dram[5]:        755       800       801       842      1237      1328      1066      1138       822       878       835       888       762       797       774       808
maximum mf latency per bank:
dram[0]:       3011      2599      3153      2753      3588      3824      3459      3184      4069      3162      3570      3251      3548      2831      4114      3616
dram[1]:       2639      2784      2880      3128      3822      3845      2813      3167      2796      2918      3998      3047      3501      2333      2520      2485
dram[2]:       2521      2678      2892      3007      4015      3914      2941      3374      2918      3099      2832      2957      3199      3713      4486      4099
dram[3]:       2362      2639      2813      2426      3583      3750      2597      2732      2623      3685      3157      3098      2861      3146      2466      3316
dram[4]:       2873      3175      2664      3181      3859      3183      3035      2993      2528      3719      3597      3352      2704      2890      3654      3680
dram[5]:       2662      2445      2899      2782      3764      3361      3283      2741      2897      3730      2599      2595      3031      2310      3359      2470

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=106558 n_act=20788 n_pre=20777 n_req=35530 n_req_1=6303 n_req_2=29227 n_req_3=0 n_rd=51542 n_write=19668 bw_util=0.6343 bw_util_1=0.1017 bw_util_2=0.5326 bw_util_3=0 blp=8.920328 blp_1= 2.375697 blp_2= 7.252006 blp_3= -nan
 n_activity=215113 dram_eff=0.6467 dram_eff_1=0.1036 dram_eff_2=0.5431 dram_eff_3=0
bk0: 2760a 127314i bk1: 2838a 123406i bk2: 3030a 111759i bk3: 3118a 110653i bk4: 3392a 87855i bk5: 3377a 85681i bk6: 3407a 87627i bk7: 3382a 85515i bk8: 3562a 91589i bk9: 3432a 90277i bk10: 3484a 86378i bk11: 3442a 85652i bk12: 3014a 110039i bk13: 3064a 107697i bk14: 3132a 100835i bk15: 3108a 100456i 
bw_dist = 0.102	0.533	0.000	0.346	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2345
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=107815 n_act=20379 n_pre=20366 n_req=35314 n_req_1=5303 n_req_2=30011 n_req_3=0 n_rd=50699 n_write=20074 bw_util=0.6307 bw_util_1=0.08371 bw_util_2=0.547 bw_util_3=0 blp=8.718930 blp_1= 2.028826 blp_2= 7.303996 blp_3= -nan
 n_activity=215246 dram_eff=0.6426 dram_eff_1=0.0853 dram_eff_2=0.5573 dram_eff_3=0
bk0: 2886a 126065i bk1: 2818a 124378i bk2: 3134a 111075i bk3: 3126a 111600i bk4: 3396a 90260i bk5: 3346a 89803i bk6: 3240a 92524i bk7: 3249a 87317i bk8: 3372a 95462i bk9: 3426a 94581i bk10: 3404a 89265i bk11: 3260a 91882i bk12: 3036a 109689i bk13: 2982a 109368i bk14: 2994a 107440i bk15: 3030a 104171i 
bw_dist = 0.084	0.547	0.000	0.351	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1851
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=107443 n_act=20440 n_pre=20426 n_req=35460 n_req_1=6183 n_req_2=29277 n_req_3=0 n_rd=51394 n_write=19630 bw_util=0.6333 bw_util_1=0.09959 bw_util_2=0.5337 bw_util_3=0 blp=8.741015 blp_1= 2.261957 blp_2= 7.164425 blp_3= -nan
 n_activity=215111 dram_eff=0.6457 dram_eff_1=0.1015 dram_eff_2=0.5442 dram_eff_3=0
bk0: 2768a 128162i bk1: 2786a 126566i bk2: 3108a 112437i bk3: 3064a 113241i bk4: 3348a 91044i bk5: 3398a 85498i bk6: 3354a 92416i bk7: 3346a 91012i bk8: 3516a 93282i bk9: 3542a 92680i bk10: 3452a 91964i bk11: 3374a 90584i bk12: 3002a 111498i bk13: 3096a 108557i bk14: 3124a 102227i bk15: 3116a 100048i 
bw_dist = 0.100	0.534	0.000	0.347	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2925
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=107739 n_act=20398 n_pre=20384 n_req=35329 n_req_1=5340 n_req_2=29989 n_req_3=0 n_rd=50718 n_write=20094 bw_util=0.6308 bw_util_1=0.08426 bw_util_2=0.5466 bw_util_3=0 blp=8.722996 blp_1= 2.050184 blp_2= 7.323332 blp_3= -nan
 n_activity=214977 dram_eff=0.6436 dram_eff_1=0.08596 dram_eff_2=0.5576 dram_eff_3=0
bk0: 2788a 129174i bk1: 2932a 122717i bk2: 3036a 113485i bk3: 3154a 109467i bk4: 3404a 90158i bk5: 3376a 87749i bk6: 3238a 95311i bk7: 3210a 91472i bk8: 3356a 99432i bk9: 3498a 92537i bk10: 3310a 94087i bk11: 3320a 87764i bk12: 3006a 109174i bk13: 3012a 109760i bk14: 3060a 102919i bk15: 3018a 102263i 
bw_dist = 0.084	0.547	0.000	0.349	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8219
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=106478 n_act=20673 n_pre=20658 n_req=35672 n_req_1=6393 n_req_2=29279 n_req_3=0 n_rd=51824 n_write=19700 bw_util=0.6371 bw_util_1=0.1034 bw_util_2=0.5337 bw_util_3=0 blp=8.961950 blp_1= 2.337009 blp_2= 7.314662 blp_3= -nan
 n_activity=215052 dram_eff=0.6498 dram_eff_1=0.1055 dram_eff_2=0.5443 dram_eff_3=0
bk0: 2862a 124019i bk1: 2804a 123279i bk2: 3072a 112296i bk3: 3024a 110238i bk4: 3402a 85086i bk5: 3448a 84852i bk6: 3430a 87443i bk7: 3308a 87968i bk8: 3468a 93694i bk9: 3586a 86717i bk10: 3472a 88755i bk11: 3522a 85906i bk12: 3168a 107914i bk13: 3052a 106213i bk14: 3168a 99489i bk15: 3038a 100943i 
bw_dist = 0.103	0.534	0.000	0.343	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2401
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219333 n_nop=108027 n_act=20299 n_pre=20286 n_req=35292 n_req_1=5385 n_req_2=29907 n_req_3=0 n_rd=50750 n_write=19971 bw_util=0.6302 bw_util_1=0.0852 bw_util_2=0.545 bw_util_3=0 blp=8.712213 blp_1= 2.085457 blp_2= 7.312280 blp_3= -nan
 n_activity=215057 dram_eff=0.6427 dram_eff_1=0.0869 dram_eff_2=0.5558 dram_eff_3=0
bk0: 2932a 122970i bk1: 2848a 122906i bk2: 3154a 111229i bk3: 3132a 112583i bk4: 3326a 91822i bk5: 3340a 87621i bk6: 3222a 93460i bk7: 3308a 90076i bk8: 3358a 98478i bk9: 3468a 93388i bk10: 3396a 91826i bk11: 3362a 89982i bk12: 2992a 112194i bk13: 2928a 113014i bk14: 3044a 103263i bk15: 2940a 102819i 
bw_dist = 0.085	0.545	0.000	0.350	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15905, Miss = 12917, Miss_rate = 0.812, Pending_hits = 150, Reservation_fails = 18258
L2_cache_bank[1]: Access = 15947, Miss = 12910, Miss_rate = 0.810, Pending_hits = 123, Reservation_fails = 18962
L2_cache_bank[2]: Access = 15728, Miss = 12751, Miss_rate = 0.811, Pending_hits = 144, Reservation_fails = 16993
L2_cache_bank[3]: Access = 15577, Miss = 12646, Miss_rate = 0.812, Pending_hits = 125, Reservation_fails = 20109
L2_cache_bank[4]: Access = 15803, Miss = 12862, Miss_rate = 0.814, Pending_hits = 153, Reservation_fails = 16645
L2_cache_bank[5]: Access = 17082, Miss = 12891, Miss_rate = 0.755, Pending_hits = 117, Reservation_fails = 27208
L2_cache_bank[6]: Access = 15562, Miss = 12627, Miss_rate = 0.811, Pending_hits = 115, Reservation_fails = 10445
L2_cache_bank[7]: Access = 15786, Miss = 12788, Miss_rate = 0.810, Pending_hits = 130, Reservation_fails = 14646
L2_cache_bank[8]: Access = 16024, Miss = 13045, Miss_rate = 0.814, Pending_hits = 130, Reservation_fails = 11983
L2_cache_bank[9]: Access = 15935, Miss = 12922, Miss_rate = 0.811, Pending_hits = 122, Reservation_fails = 13491
L2_cache_bank[10]: Access = 15666, Miss = 12734, Miss_rate = 0.813, Pending_hits = 126, Reservation_fails = 12232
L2_cache_bank[11]: Access = 15630, Miss = 12686, Miss_rate = 0.812, Pending_hits = 140, Reservation_fails = 13851
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15905, Miss = 12917 (0.812), PendingHit = 150 (0.00943)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15947, Miss = 12910 (0.81), PendingHit = 123 (0.00771)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15728, Miss = 12751 (0.811), PendingHit = 144 (0.00916)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15577, Miss = 12646 (0.812), PendingHit = 125 (0.00802)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15803, Miss = 12862 (0.814), PendingHit = 153 (0.00968)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17082, Miss = 12891 (0.755), PendingHit = 117 (0.00685)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15562, Miss = 12627 (0.811), PendingHit = 115 (0.00739)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15786, Miss = 12788 (0.81), PendingHit = 130 (0.00824)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16024, Miss = 13045 (0.814), PendingHit = 130 (0.00811)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15935, Miss = 12922 (0.811), PendingHit = 122 (0.00766)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15666, Miss = 12734 (0.813), PendingHit = 126 (0.00804)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15630, Miss = 12686 (0.812), PendingHit = 140 (0.00896)
L2 Cache Total Miss Rate = 0.807
Stream 1: L2 Cache Miss Rate = 0.419
Stream 2: L2 Cache Miss Rate = 0.998
Stream 1: Accesses  = 62975
Stream 1: Misses  = 26399
Stream 2: Accesses  = 127670
Stream 2: Misses  = 127380
Stream 1+2: Accesses  = 190645
Stream 1+2: Misses  = 153779
Total Accesses  = 190645
MPKI-CORES
CORE_L2MPKI_0	7.028
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	6.188
CORE_L2MPKI_3	10.335
CORE_L2MPKI_4	6.159
CORE_L2MPKI_5	10.332
CORE_L2MPKI_6	6.522
CORE_L2MPKI_7	11.553
CORE_L2MPKI_8	6.033
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	7.044
CORE_L2MPKI_11	10.233
CORE_L2MPKI_12	6.050
CORE_L2MPKI_13	11.043
CORE_L2MPKI_14	7.004
CORE_L2MPKI_15	11.711
CORE_L2MPKI_16	6.364
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	5.890
CORE_L2MPKI_19	10.383
CORE_L2MPKI_20	6.876
CORE_L2MPKI_21	9.749
CORE_L2MPKI_22	7.699
CORE_L2MPKI_23	13.944
CORE_L2MPKI_24	6.606
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	5.660
CORE_L2MPKI_27	11.438
CORE_L2MPKI_28	7.727
CORE_L2MPKI_29	10.839
CORE_L2MPKI_30	1.593
CORE_L2MPKI_31	1.587
CORE_L2MPKI_32	1.593
CORE_L2MPKI_33	1.594
CORE_L2MPKI_34	1.592
CORE_L2MPKI_35	1.591
CORE_L2MPKI_36	1.591
CORE_L2MPKI_37	1.589
CORE_L2MPKI_38	1.589
CORE_L2MPKI_39	1.595
CORE_L2MPKI_40	1.594
CORE_L2MPKI_41	1.593
CORE_L2MPKI_42	1.593
CORE_L2MPKI_43	1.595
CORE_L2MPKI_44	1.588
CORE_L2MPKI_45	1.591
CORE_L2MPKI_46	1.591
CORE_L2MPKI_47	1.593
CORE_L2MPKI_48	1.592
CORE_L2MPKI_49	1.593
CORE_L2MPKI_50	1.591
CORE_L2MPKI_51	1.594
CORE_L2MPKI_52	1.591
CORE_L2MPKI_53	1.593
CORE_L2MPKI_54	1.593
CORE_L2MPKI_55	1.592
CORE_L2MPKI_56	1.595
CORE_L2MPKI_57	1.594
CORE_L2MPKI_58	1.591
CORE_L2MPKI_59	1.595
Avg_MPKI_Stream1= 7.715
Avg_MPKI_Stream2= 1.592
MISSES-CORES
CORE_MISSES_0	1183
CORE_MISSES_1	148
CORE_MISSES_2	1029
CORE_MISSES_3	859
CORE_MISSES_4	1019
CORE_MISSES_5	812
CORE_MISSES_6	1078
CORE_MISSES_7	895
CORE_MISSES_8	996
CORE_MISSES_9	196
CORE_MISSES_10	1195
CORE_MISSES_11	847
CORE_MISSES_12	991
CORE_MISSES_13	860
CORE_MISSES_14	1171
CORE_MISSES_15	912
CORE_MISSES_16	1046
CORE_MISSES_17	193
CORE_MISSES_18	973
CORE_MISSES_19	839
CORE_MISSES_20	1086
CORE_MISSES_21	843
CORE_MISSES_22	1246
CORE_MISSES_23	998
CORE_MISSES_24	1056
CORE_MISSES_25	64
CORE_MISSES_26	889
CORE_MISSES_27	917
CORE_MISSES_28	1145
CORE_MISSES_29	913
CORE_MISSES_30	4469
CORE_MISSES_31	4177
CORE_MISSES_32	4220
CORE_MISSES_33	4004
CORE_MISSES_34	4404
CORE_MISSES_35	4217
CORE_MISSES_36	4249
CORE_MISSES_37	4427
CORE_MISSES_38	4217
CORE_MISSES_39	4451
CORE_MISSES_40	4194
CORE_MISSES_41	4075
CORE_MISSES_42	4458
CORE_MISSES_43	4181
CORE_MISSES_44	4296
CORE_MISSES_45	4123
CORE_MISSES_46	4378
CORE_MISSES_47	4443
CORE_MISSES_48	4202
CORE_MISSES_49	4311
CORE_MISSES_50	4070
CORE_MISSES_51	4096
CORE_MISSES_52	4174
CORE_MISSES_53	4030
CORE_MISSES_54	4512
CORE_MISSES_55	4254
CORE_MISSES_56	4068
CORE_MISSES_57	4218
CORE_MISSES_58	4206
CORE_MISSES_59	4256
L2_MISSES = 153779
L2_total_cache_accesses = 190645
L2_total_cache_misses = 153779
L2_total_cache_miss_rate = 0.8066
L2_total_cache_pending_hits = 1575
L2_total_cache_reservation_fails = 194823
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125704
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67381
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 391
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1618
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=625439
icnt_total_pkts_simt_to_mem=425365
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      10.2220
gpu_ipc_2 =     446.7884
gpu_tot_sim_cycle_stream_1 = 438187
gpu_tot_sim_cycle_stream_2 = 438198
gpu_sim_insn_1 = 4479139
gpu_sim_insn_2 = 195781760
gpu_sim_cycle = 438200
gpu_sim_insn = 200260899
gpu_ipc =     457.0080
gpu_tot_sim_cycle = 438200
gpu_tot_sim_insn = 200260899
gpu_tot_ipc =     457.0080
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1882961
gpu_stall_icnt2sh    = 213979
gpu_total_sim_rate=270622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3421595
	L1I_total_cache_misses = 7750
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 13449, Miss = 10337, Miss_rate = 0.769, Pending_hits = 1157, Reservation_fails = 358918
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 13173, Miss = 10086, Miss_rate = 0.766, Pending_hits = 1161, Reservation_fails = 359224
	L1D_cache_core[3]: Access = 9712, Miss = 7566, Miss_rate = 0.779, Pending_hits = 723, Reservation_fails = 299486
	L1D_cache_core[4]: Access = 12736, Miss = 10068, Miss_rate = 0.791, Pending_hits = 1139, Reservation_fails = 351435
	L1D_cache_core[5]: Access = 5447, Miss = 3628, Miss_rate = 0.666, Pending_hits = 309, Reservation_fails = 124937
	L1D_cache_core[6]: Access = 12556, Miss = 9847, Miss_rate = 0.784, Pending_hits = 1165, Reservation_fails = 348455
	L1D_cache_core[7]: Access = 10029, Miss = 7462, Miss_rate = 0.744, Pending_hits = 659, Reservation_fails = 282872
	L1D_cache_core[8]: Access = 12618, Miss = 10011, Miss_rate = 0.793, Pending_hits = 1160, Reservation_fails = 348806
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 13297, Miss = 10183, Miss_rate = 0.766, Pending_hits = 1118, Reservation_fails = 364426
	L1D_cache_core[11]: Access = 9530, Miss = 7289, Miss_rate = 0.765, Pending_hits = 611, Reservation_fails = 288056
	L1D_cache_core[12]: Access = 12254, Miss = 9688, Miss_rate = 0.791, Pending_hits = 1156, Reservation_fails = 346023
	L1D_cache_core[13]: Access = 5077, Miss = 3310, Miss_rate = 0.652, Pending_hits = 311, Reservation_fails = 110620
	L1D_cache_core[14]: Access = 13320, Miss = 10371, Miss_rate = 0.779, Pending_hits = 1223, Reservation_fails = 357328
	L1D_cache_core[15]: Access = 9305, Miss = 6692, Miss_rate = 0.719, Pending_hits = 575, Reservation_fails = 258573
	L1D_cache_core[16]: Access = 12455, Miss = 9831, Miss_rate = 0.789, Pending_hits = 1180, Reservation_fails = 347869
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 12508, Miss = 9839, Miss_rate = 0.787, Pending_hits = 1094, Reservation_fails = 355331
	L1D_cache_core[19]: Access = 7932, Miss = 5697, Miss_rate = 0.718, Pending_hits = 551, Reservation_fails = 210366
	L1D_cache_core[20]: Access = 13055, Miss = 10300, Miss_rate = 0.789, Pending_hits = 1154, Reservation_fails = 345521
	L1D_cache_core[21]: Access = 4800, Miss = 2897, Miss_rate = 0.604, Pending_hits = 242, Reservation_fails = 97724
	L1D_cache_core[22]: Access = 13602, Miss = 10376, Miss_rate = 0.763, Pending_hits = 1175, Reservation_fails = 364436
	L1D_cache_core[23]: Access = 10658, Miss = 7710, Miss_rate = 0.723, Pending_hits = 689, Reservation_fails = 279392
	L1D_cache_core[24]: Access = 13639, Miss = 10619, Miss_rate = 0.779, Pending_hits = 1203, Reservation_fails = 361356
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 12676, Miss = 9831, Miss_rate = 0.776, Pending_hits = 1110, Reservation_fails = 353396
	L1D_cache_core[27]: Access = 7496, Miss = 5390, Miss_rate = 0.719, Pending_hits = 494, Reservation_fails = 191657
	L1D_cache_core[28]: Access = 11026, Miss = 7824, Miss_rate = 0.710, Pending_hits = 713, Reservation_fails = 282533
	L1D_cache_core[29]: Access = 9844, Miss = 7346, Miss_rate = 0.746, Pending_hits = 683, Reservation_fails = 264632
	L1D_cache_core[30]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 342238
	L1D_cache_core[31]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334592
	L1D_cache_core[32]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349684
	L1D_cache_core[33]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 353435
	L1D_cache_core[34]: Access = 10460, Miss = 10460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346712
	L1D_cache_core[35]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 353789
	L1D_cache_core[36]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346591
	L1D_cache_core[37]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326176
	L1D_cache_core[38]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343919
	L1D_cache_core[39]: Access = 10460, Miss = 10460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344995
	L1D_cache_core[40]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350636
	L1D_cache_core[41]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 348688
	L1D_cache_core[42]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333446
	L1D_cache_core[43]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 332988
	L1D_cache_core[44]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 354734
	L1D_cache_core[45]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351664
	L1D_cache_core[46]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343443
	L1D_cache_core[47]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 337393
	L1D_cache_core[48]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346645
	L1D_cache_core[49]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344040
	L1D_cache_core[50]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345607
	L1D_cache_core[51]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351459
	L1D_cache_core[52]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335295
	L1D_cache_core[53]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349757
	L1D_cache_core[54]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334213
	L1D_cache_core[55]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335876
	L1D_cache_core[56]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 338404
	L1D_cache_core[57]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339575
	L1D_cache_core[58]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345609
	L1D_cache_core[59]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349271
	L1D_total_cache_accesses = 598424
	L1D_total_cache_misses = 528349
	L1D_total_cache_miss_rate = 0.8829
	L1D_total_cache_pending_hits = 23110
	L1D_total_cache_reservation_fails = 17988327
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 71528
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 304913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13367722
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 223436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4620605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3413845
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7750
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
956, 388, 995, 823, 589, 368, 576, 807, 995, 403, 561, 859, 574, 118, 576, 385, 1034, 883, 576, 836, 1021, 378, 980, 374, 576, 402, 576, 378, 576, 435, 967, 799, 118, 411, 576, 394, 576, 394, 576, 420, 576, 883, 118, 413, 1034, 487, 576, 378, 
shader 0 total_cycles, active_cycles, idle cycles = 438200, 14347, 423853 
shader 1 total_cycles, active_cycles, idle cycles = 344389, 2345, 342043 
shader 2 total_cycles, active_cycles, idle cycles = 438200, 14469, 423730 
shader 3 total_cycles, active_cycles, idle cycles = 400379, 8551, 391827 
shader 4 total_cycles, active_cycles, idle cycles = 438200, 12896, 425303 
shader 5 total_cycles, active_cycles, idle cycles = 344389, 5652, 338736 
shader 6 total_cycles, active_cycles, idle cycles = 438200, 13242, 424958 
shader 7 total_cycles, active_cycles, idle cycles = 395832, 8908, 386924 
shader 8 total_cycles, active_cycles, idle cycles = 438200, 12838, 425361 
shader 9 total_cycles, active_cycles, idle cycles = 344389, 3207, 341181 
shader 10 total_cycles, active_cycles, idle cycles = 438200, 14226, 423973 
shader 11 total_cycles, active_cycles, idle cycles = 394941, 8028, 386912 
shader 12 total_cycles, active_cycles, idle cycles = 438200, 12732, 425467 
shader 13 total_cycles, active_cycles, idle cycles = 344389, 5629, 338760 
shader 14 total_cycles, active_cycles, idle cycles = 438200, 13737, 424463 
shader 15 total_cycles, active_cycles, idle cycles = 359910, 9082, 350827 
shader 16 total_cycles, active_cycles, idle cycles = 438200, 13324, 424876 
shader 17 total_cycles, active_cycles, idle cycles = 344389, 2306, 342082 
shader 18 total_cycles, active_cycles, idle cycles = 438200, 12541, 425658 
shader 19 total_cycles, active_cycles, idle cycles = 344389, 8189, 336199 
shader 20 total_cycles, active_cycles, idle cycles = 438200, 13346, 424854 
shader 21 total_cycles, active_cycles, idle cycles = 344389, 5980, 338408 
shader 22 total_cycles, active_cycles, idle cycles = 438200, 14325, 423875 
shader 23 total_cycles, active_cycles, idle cycles = 377651, 10404, 367247 
shader 24 total_cycles, active_cycles, idle cycles = 438200, 14328, 423871 
shader 25 total_cycles, active_cycles, idle cycles = 344389, 1218, 343171 
shader 26 total_cycles, active_cycles, idle cycles = 438200, 13688, 424511 
shader 27 total_cycles, active_cycles, idle cycles = 344389, 7561, 336828 
shader 28 total_cycles, active_cycles, idle cycles = 371664, 11799, 359864 
shader 29 total_cycles, active_cycles, idle cycles = 366353, 9248, 357105 
shader 30 total_cycles, active_cycles, idle cycles = 423039, 102066, 320973 
shader 31 total_cycles, active_cycles, idle cycles = 422743, 101872, 320871 
shader 32 total_cycles, active_cycles, idle cycles = 431113, 102066, 329047 
shader 33 total_cycles, active_cycles, idle cycles = 434644, 101872, 332772 
shader 34 total_cycles, active_cycles, idle cycles = 424583, 102454, 322129 
shader 35 total_cycles, active_cycles, idle cycles = 432033, 101872, 330161 
shader 36 total_cycles, active_cycles, idle cycles = 438200, 101872, 336328 
shader 37 total_cycles, active_cycles, idle cycles = 407087, 102648, 304439 
shader 38 total_cycles, active_cycles, idle cycles = 425706, 101872, 323834 
shader 39 total_cycles, active_cycles, idle cycles = 424959, 102454, 322505 
shader 40 total_cycles, active_cycles, idle cycles = 435103, 101872, 333231 
shader 41 total_cycles, active_cycles, idle cycles = 431947, 101872, 330075 
shader 42 total_cycles, active_cycles, idle cycles = 413136, 102260, 310876 
shader 43 total_cycles, active_cycles, idle cycles = 421878, 101872, 320006 
shader 44 total_cycles, active_cycles, idle cycles = 424689, 101872, 322817 
shader 45 total_cycles, active_cycles, idle cycles = 432571, 101872, 330699 
shader 46 total_cycles, active_cycles, idle cycles = 425330, 102648, 322682 
shader 47 total_cycles, active_cycles, idle cycles = 425303, 102260, 323043 
shader 48 total_cycles, active_cycles, idle cycles = 423152, 101872, 321280 
shader 49 total_cycles, active_cycles, idle cycles = 422566, 102066, 320500 
shader 50 total_cycles, active_cycles, idle cycles = 426553, 101872, 324681 
shader 51 total_cycles, active_cycles, idle cycles = 432816, 101872, 330944 
shader 52 total_cycles, active_cycles, idle cycles = 423547, 101872, 321675 
shader 53 total_cycles, active_cycles, idle cycles = 430776, 101872, 328904 
shader 54 total_cycles, active_cycles, idle cycles = 412378, 102648, 309730 
shader 55 total_cycles, active_cycles, idle cycles = 422034, 101872, 320162 
shader 56 total_cycles, active_cycles, idle cycles = 426067, 101872, 324195 
shader 57 total_cycles, active_cycles, idle cycles = 428433, 101872, 326561 
shader 58 total_cycles, active_cycles, idle cycles = 431597, 101872, 329725 
shader 59 total_cycles, active_cycles, idle cycles = 433711, 101872, 331839 
warps_exctd_sm 0 = 10016 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 10112 
warps_exctd_sm 3 = 5120 
warps_exctd_sm 4 = 10016 
warps_exctd_sm 5 = 4608 
warps_exctd_sm 6 = 10016 
warps_exctd_sm 7 = 4608 
warps_exctd_sm 8 = 9984 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 9984 
warps_exctd_sm 11 = 5120 
warps_exctd_sm 12 = 9984 
warps_exctd_sm 13 = 4608 
warps_exctd_sm 14 = 9984 
warps_exctd_sm 15 = 4608 
warps_exctd_sm 16 = 9984 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 9984 
warps_exctd_sm 19 = 5120 
warps_exctd_sm 20 = 9504 
warps_exctd_sm 21 = 5120 
warps_exctd_sm 22 = 9472 
warps_exctd_sm 23 = 4096 
warps_exctd_sm 24 = 9472 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 9472 
warps_exctd_sm 27 = 5120 
warps_exctd_sm 28 = 9216 
warps_exctd_sm 29 = 5120 
warps_exctd_sm 30 = 2048 
warps_exctd_sm 31 = 2048 
warps_exctd_sm 32 = 2048 
warps_exctd_sm 33 = 2048 
warps_exctd_sm 34 = 2048 
warps_exctd_sm 35 = 2048 
warps_exctd_sm 36 = 2048 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2048 
warps_exctd_sm 39 = 2048 
warps_exctd_sm 40 = 2048 
warps_exctd_sm 41 = 2048 
warps_exctd_sm 42 = 2048 
warps_exctd_sm 43 = 2048 
warps_exctd_sm 44 = 2048 
warps_exctd_sm 45 = 2048 
warps_exctd_sm 46 = 2048 
warps_exctd_sm 47 = 2048 
warps_exctd_sm 48 = 2048 
warps_exctd_sm 49 = 2048 
warps_exctd_sm 50 = 2048 
warps_exctd_sm 51 = 2048 
warps_exctd_sm 52 = 2048 
warps_exctd_sm 53 = 2048 
warps_exctd_sm 54 = 2048 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 2048 
warps_exctd_sm 57 = 2048 
warps_exctd_sm 58 = 2048 
warps_exctd_sm 59 = 2048 
gpgpu_n_tot_thrd_icount = 214977696
gpgpu_n_tot_w_icount = 6718053
gpgpu_n_stall_shd_mem = 18139867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 304896
gpgpu_n_mem_write_global = 224983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6479892
gpgpu_n_store_insn = 4113163
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1058566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18136189
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26798531	W0_Idle:10562331	W0_Scoreboard:5298258	W1:145734	W2:95114	W3:90112	W4:69723	W5:49726	W6:23464	W7:12530	W8:3646	W9:1141	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6227140
Warp Occupancy Distribution:
Stall:13219435	W0_Idle:8563490	W0_Scoreboard:1422827	W1:145734	W2:95114	W3:90112	W4:69723	W5:49726	W6:23464	W7:12530	W8:3646	W9:1141	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105120
Warp Occupancy Distribution:
Stall:13579096	W0_Idle:1998841	W0_Scoreboard:3875431	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6122020
warp_utilization0: 0.136061
warp_utilization1: 0.025053
warp_utilization2: 0.239372
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2439168 {8:304896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21001880 {40:99951,72:8,136:125024,}
traffic_breakdown_coretomem[INST_ACC_R] = 3824 {8:478,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41428456 {136:304621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1798456 {8:224807,}
traffic_breakdown_memtocore[INST_ACC_R] = 65008 {136:478,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 4779 
averagemflatency = 1060 
averagemflatency_1 = 1069 
averagemflatency_2= 1053 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4123 
max_icnt2sh_latency = 438199 
mrq_lat_table:160972 	5572 	8821 	19382 	57654 	90984 	117360 	79842 	21159 	810 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5164 	43797 	213876 	255026 	11612 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8957 	4151 	8043 	29451 	48772 	136570 	214850 	76824 	2579 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185292 	111600 	7623 	166 	0 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	93584 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	38 	184 	653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        15        21        20        18        30        28        11        14        56        56        24        24 
dram[1]:        18        30        54        60        28        19        26        30        28        28        26        16        56        56        24        24 
dram[2]:        18        16        64        54        19        15        38        26        28        28        10        13        56        56        24        24 
dram[3]:        17        28        64        36        15        15        20        32        28        28        16        20        56        60        24        20 
dram[4]:        14        24        64        46        19        19        20        24        28        28        12        16        56        60        24        20 
dram[5]:        14        18        58        62        12        22        38        28        28        28        14        10        56        60        24        20 
maximum service time to same row:
dram[0]:      5413      5413      3788      3761      4687      4628      3803      4928      4008      4756      7349      7394      2891      2889      6831      4092 
dram[1]:      5730      5534      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      2892      2859      3982      4578 
dram[2]:      5525      5579      3815      2319      4176      4164      4885      2544      4815      4840      7144      7607      2919      2905      3652      4210 
dram[3]:      5282      5469      3697      2469      4752      4573      4246      2715      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      5417      5310      3767      4332      3013      3378      4323      2806      2883      4607      7288      7147      2926      2889      3519      3992 
dram[5]:      5360      5436      3807      3673      2455      3913      4703      4000      4918      3984      7503      4026      2903      2889      3852      3991 
average row accesses per activate:
dram[0]:  1.532878  1.553681  1.605559  1.610494  1.623960  1.655493  1.606357  1.652085  1.698447  1.724014  1.669749  1.707420  1.580805  1.581287  1.532587  1.571812 
dram[1]:  1.554534  1.574738  1.607323  1.616624  1.662419  1.651719  1.654762  1.649173  1.682409  1.703806  1.685885  1.682412  1.581975  1.592492  1.570200  1.576378 
dram[2]:  1.544371  1.574068  1.603051  1.615119  1.647011  1.626040  1.637250  1.674443  1.720411  1.717159  1.697411  1.735045  1.601142  1.608144  1.584447  1.583082 
dram[3]:  1.578761  1.558196  1.611447  1.612406  1.636291  1.609976  1.654727  1.636339  1.739769  1.692710  1.707112  1.704394  1.599044  1.596136  1.550502  1.591136 
dram[4]:  1.528567  1.542518  1.582337  1.604292  1.625000  1.642078  1.632547  1.641645  1.692478  1.698909  1.701350  1.700882  1.553795  1.565116  1.551464  1.586249 
dram[5]:  1.555964  1.561398  1.623352  1.615911  1.663251  1.638350  1.646219  1.645329  1.696532  1.709459  1.739506  1.724601  1.592936  1.599878  1.580236  1.578264 
average row locality = 562564/344811 = 1.631514
average row locality_1 = 125055/75918 = 1.647238
average row locality_2 = 437509/268893 = 1.627075
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3630      3753      3750      3816      4277      4225      4763      4680      4759      4531      4801      4675      3997      3995      4026      3963 
dram[1]:      3762      3650      3692      3713      4155      4066      4426      4488      4511      4556      4580      4501      3921      3897      3799      3920 
dram[2]:      3613      3629      3744      3768      4167      4262      4572      4596      4640      4735      4676      4556      3909      4063      3904      3928 
dram[3]:      3579      3802      3680      3718      4179      4185      4471      4352      4415      4607      4450      4453      3937      3922      3938      3786 
dram[4]:      3798      3749      3765      3683      4215      4346      4750      4568      4670      4796      4698      4720      4171      3975      4039      3856 
dram[5]:      3762      3736      3768      3782      4079      4089      4433      4499      4518      4632      4612      4577      3896      3884      3917      3669 
total reads: 399166
bank skew: 4801/3579 = 1.34
chip skew: 67799/65474 = 1.04
number of total write accesses:
dram[0]:      1312      1312      1391      1402      1972      1998      1807      1816      2242      2203      2242      2182      1422      1413      1312      1312 
dram[1]:      1312      1312      1400      1402      1976      1938      1829      1797      2222      2203      2204      2195      1415      1406      1312      1312 
dram[2]:      1312      1312      1405      1381      1950      1995      1810      1792      2221      2180      2207      2202      1418      1387      1312      1312 
dram[3]:      1312      1312      1388      1403      1944      1883      1812      1799      2217      2196      2247      2218      1415      1366      1312      1312 
dram[4]:      1312      1312      1395      1401      1999      1976      1821      1818      2215      2212      2235      2223      1418      1373      1312      1312 
dram[5]:      1312      1312      1404      1418      1927      1909      1793      1824      2185      2199      2226      2230      1426      1370      1312      1312 
total reads: 163398
bank skew: 2247/1312 = 1.71
chip skew: 27338/27136 = 1.01
average mf latency per bank:
dram[0]:        833       833       859       846      1504      1523      1376      1324      1010       952      1001       984       893       869       897       866
dram[1]:        783       757       781       762      1390      1423      1243      1215       910       905       901       890       810       801       790       792
dram[2]:        763       769       789       807      1438      1429      1229      1255       890       928       905       906       807      1149       810       830
dram[3]:        722       751       746       740      1390      1400      1190      1169       858       850       861       859       780       768       772       751
dram[4]:        907       847       896       832      1659      1561      1451      1366      1053       998      1056      1014       949       886       943       878
dram[5]:        746       767       772       787      1439      1438      1184      1215       875       902       879       889       785       786       790       777
maximum mf latency per bank:
dram[0]:       3027      2970      3153      3652      3588      3824      3459      3936      4069      3313      3570      4071      3548      2831      4114      3616
dram[1]:       3022      3380      2880      3146      3822      3845      4176      4173      3579      3096      3998      3071      3501      2663      3131      2641
dram[2]:       2743      2678      2892      3007      4015      3914      2991      3716      3126      3283      3756      3284      3199      3713      4486      4099
dram[3]:       2866      2639      3003      3057      3583      3750      3356      3207      4085      3685      3621      3179      2861      3146      2919      3316
dram[4]:       3121      3175      3211      3181      4562      3705      4348      3664      4779      3719      4034      3586      3900      3063      3654      3680
dram[5]:       3369      2517      3003      2942      4253      3948      3283      4173      3617      3730      3293      3756      3031      2808      3359      2621

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=275577 n_act=58505 n_pre=58489 n_req=92584 n_req_1=19663 n_req_2=72921 n_req_3=0 n_rd=135282 n_write=50570 bw_util=0.6261 bw_util_1=0.1218 bw_util_2=0.5043 bw_util_3=0 blp=9.310289 blp_1= 2.379385 blp_2= 7.289186 blp_3= -nan
 n_activity=565563 dram_eff=0.6403 dram_eff_1=0.1245 dram_eff_2=0.5157 dram_eff_3=0
bk0: 7260a 327565i bk1: 7506a 317709i bk2: 7500a 304894i bk3: 7632a 299676i bk4: 8554a 235143i bk5: 8450a 224636i bk6: 9526a 206201i bk7: 9360a 198376i bk8: 9518a 217310i bk9: 9062a 218195i bk10: 9602a 191622i bk11: 9350a 197710i bk12: 7994a 274990i bk13: 7990a 267651i bk14: 8052a 263443i bk15: 7926a 262014i 
bw_dist = 0.122	0.504	0.000	0.352	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9564
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=282877 n_act=56911 n_pre=56895 n_req=90475 n_req_1=17559 n_req_2=72916 n_req_3=0 n_rd=131274 n_write=50466 bw_util=0.6118 bw_util_1=0.1076 bw_util_2=0.5042 bw_util_3=0 blp=8.814004 blp_1= 2.161476 blp_2= 7.098375 blp_3= -nan
 n_activity=568128 dram_eff=0.6229 dram_eff_1=0.1095 dram_eff_2=0.5134 dram_eff_3=0
bk0: 7524a 331019i bk1: 7300a 327027i bk2: 7384a 317440i bk3: 7426a 314420i bk4: 8310a 252419i bk5: 8132a 249358i bk6: 8852a 230098i bk7: 8976a 220164i bk8: 9022a 238008i bk9: 9112a 230417i bk10: 9160a 219111i bk11: 9002a 219395i bk12: 7842a 283490i bk13: 7794a 278282i bk14: 7598a 287458i bk15: 7840a 276300i 
bw_dist = 0.108	0.504	0.000	0.370	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9907
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=279957 n_act=57286 n_pre=57270 n_req=91602 n_req_1=18686 n_req_2=72916 n_req_3=0 n_rd=133524 n_write=50386 bw_util=0.6196 bw_util_1=0.1154 bw_util_2=0.5042 bw_util_3=0 blp=8.988545 blp_1= 2.229204 blp_2= 7.142508 blp_3= -nan
 n_activity=563986 dram_eff=0.6355 dram_eff_1=0.1183 dram_eff_2=0.5171 dram_eff_3=0
bk0: 7226a 332577i bk1: 7258a 327748i bk2: 7488a 312138i bk3: 7536a 307887i bk4: 8334a 249701i bk5: 8524a 231242i bk6: 9144a 224361i bk7: 9192a 217191i bk8: 9280a 233235i bk9: 9470a 224364i bk10: 9352a 218785i bk11: 9112a 212768i bk12: 7818a 285540i bk13: 8126a 275577i bk14: 7808a 277100i bk15: 7856a 268587i 
bw_dist = 0.115	0.504	0.000	0.355	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4321
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=283793 n_act=56686 n_pre=56670 n_req=90256 n_req_1=17336 n_req_2=72920 n_req_3=0 n_rd=130948 n_write=50326 bw_util=0.6105 bw_util_1=0.1062 bw_util_2=0.5043 bw_util_3=0 blp=8.796489 blp_1= 2.151319 blp_2= 7.107137 blp_3= -nan
 n_activity=567301 dram_eff=0.6225 dram_eff_1=0.1083 dram_eff_2=0.5142 dram_eff_3=0
bk0: 7158a 338602i bk1: 7604a 321637i bk2: 7360a 319125i bk3: 7436a 315416i bk4: 8358a 252941i bk5: 8370a 248604i bk6: 8942a 234384i bk7: 8704a 227710i bk8: 8830a 244836i bk9: 9214a 230517i bk10: 8900a 223027i bk11: 8906a 215846i bk12: 7874a 283314i bk13: 7844a 283900i bk14: 7876a 276594i bk15: 7572a 279066i 
bw_dist = 0.106	0.504	0.000	0.370	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6465
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=274792 n_act=58714 n_pre=58698 n_req=92682 n_req_1=19764 n_req_2=72918 n_req_3=0 n_rd=135598 n_write=50621 bw_util=0.6269 bw_util_1=0.1227 bw_util_2=0.5043 bw_util_3=0 blp=9.341045 blp_1= 2.387330 blp_2= 7.308825 blp_3= -nan
 n_activity=565443 dram_eff=0.6413 dram_eff_1=0.1255 dram_eff_2=0.5158 dram_eff_3=0
bk0: 7596a 320116i bk1: 7498a 317696i bk2: 7530a 306352i bk3: 7366a 307640i bk4: 8430a 229904i bk5: 8692a 224376i bk6: 9500a 207913i bk7: 9136a 200600i bk8: 9340a 219868i bk9: 9592a 204879i bk10: 9396a 199967i bk11: 9440a 192727i bk12: 8342a 265586i bk13: 7950a 268498i bk14: 8078a 259358i bk15: 7712a 262975i 
bw_dist = 0.123	0.504	0.000	0.351	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0339
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=282959 n_act=56710 n_pre=56694 n_req=90652 n_req_1=17733 n_req_2=72919 n_req_3=0 n_rd=131706 n_write=50354 bw_util=0.6132 bw_util_1=0.1089 bw_util_2=0.5043 bw_util_3=0 blp=8.826969 blp_1= 2.163812 blp_2= 7.118765 blp_3= -nan
 n_activity=568416 dram_eff=0.624 dram_eff_1=0.1108 dram_eff_2=0.5131 dram_eff_3=0
bk0: 7524a 327802i bk1: 7472a 323825i bk2: 7536a 313850i bk3: 7564a 311312i bk4: 8158a 255024i bk5: 8178a 247600i bk6: 8866a 234732i bk7: 8998a 219710i bk8: 9036a 236397i bk9: 9264a 228488i bk10: 9224a 215938i bk11: 9154a 211695i bk12: 7792a 288559i bk13: 7768a 288245i bk14: 7834a 280862i bk15: 7338a 282794i 
bw_dist = 0.109	0.504	0.000	0.370	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44518, Miss = 34003, Miss_rate = 0.764, Pending_hits = 279, Reservation_fails = 42859
L2_cache_bank[1]: Access = 44171, Miss = 33638, Miss_rate = 0.762, Pending_hits = 258, Reservation_fails = 44751
L2_cache_bank[2]: Access = 43677, Miss = 32846, Miss_rate = 0.752, Pending_hits = 257, Reservation_fails = 33352
L2_cache_bank[3]: Access = 43995, Miss = 32791, Miss_rate = 0.745, Pending_hits = 239, Reservation_fails = 37705
L2_cache_bank[4]: Access = 44029, Miss = 33225, Miss_rate = 0.755, Pending_hits = 265, Reservation_fails = 33019
L2_cache_bank[5]: Access = 45302, Miss = 33538, Miss_rate = 0.740, Pending_hits = 248, Reservation_fails = 45742
L2_cache_bank[6]: Access = 43695, Miss = 32650, Miss_rate = 0.747, Pending_hits = 240, Reservation_fails = 26733
L2_cache_bank[7]: Access = 43821, Miss = 32825, Miss_rate = 0.749, Pending_hits = 235, Reservation_fails = 29879
L2_cache_bank[8]: Access = 44662, Miss = 34106, Miss_rate = 0.764, Pending_hits = 273, Reservation_fails = 37069
L2_cache_bank[9]: Access = 44294, Miss = 33693, Miss_rate = 0.761, Pending_hits = 277, Reservation_fails = 35993
L2_cache_bank[10]: Access = 44093, Miss = 32986, Miss_rate = 0.748, Pending_hits = 227, Reservation_fails = 29947
L2_cache_bank[11]: Access = 43810, Miss = 32869, Miss_rate = 0.750, Pending_hits = 250, Reservation_fails = 30637
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44518, Miss = 34003 (0.764), PendingHit = 279 (0.00627)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44171, Miss = 33638 (0.762), PendingHit = 258 (0.00584)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43677, Miss = 32846 (0.752), PendingHit = 257 (0.00588)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43995, Miss = 32791 (0.745), PendingHit = 239 (0.00543)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44029, Miss = 33225 (0.755), PendingHit = 265 (0.00602)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45302, Miss = 33538 (0.74), PendingHit = 248 (0.00547)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43695, Miss = 32650 (0.747), PendingHit = 240 (0.00549)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43821, Miss = 32825 (0.749), PendingHit = 235 (0.00536)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44662, Miss = 34106 (0.764), PendingHit = 273 (0.00611)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44294, Miss = 33693 (0.761), PendingHit = 277 (0.00625)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44093, Miss = 32986 (0.748), PendingHit = 227 (0.00515)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43810, Miss = 32869 (0.75), PendingHit = 250 (0.00571)
L2 Cache Total Miss Rate = 0.753
Stream 1: L2 Cache Miss Rate = 0.399
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 217267
Stream 1: Misses  = 86660
Stream 2: Accesses  = 312800
Stream 2: Misses  = 312510
Stream 1+2: Accesses  = 530067
Stream 1+2: Misses  = 399170
Total Accesses  = 530067
MPKI-CORES
CORE_L2MPKI_0	19.463
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	19.037
CORE_L2MPKI_3	26.822
CORE_L2MPKI_4	19.783
CORE_L2MPKI_5	14.280
CORE_L2MPKI_6	19.060
CORE_L2MPKI_7	26.332
CORE_L2MPKI_8	19.511
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	18.945
CORE_L2MPKI_11	25.507
CORE_L2MPKI_12	19.005
CORE_L2MPKI_13	14.126
CORE_L2MPKI_14	20.045
CORE_L2MPKI_15	24.374
CORE_L2MPKI_16	19.390
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	19.010
CORE_L2MPKI_19	20.985
CORE_L2MPKI_20	20.722
CORE_L2MPKI_21	11.005
CORE_L2MPKI_22	20.927
CORE_L2MPKI_23	29.124
CORE_L2MPKI_24	20.743
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	19.544
CORE_L2MPKI_27	20.577
CORE_L2MPKI_28	16.708
CORE_L2MPKI_29	24.716
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 18.026
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	4153
CORE_MISSES_1	148
CORE_MISSES_2	4020
CORE_MISSES_3	3181
CORE_MISSES_4	4154
CORE_MISSES_5	1280
CORE_MISSES_6	3980
CORE_MISSES_7	2976
CORE_MISSES_8	4088
CORE_MISSES_9	196
CORE_MISSES_10	4027
CORE_MISSES_11	3026
CORE_MISSES_12	3943
CORE_MISSES_13	1232
CORE_MISSES_14	4261
CORE_MISSES_15	2634
CORE_MISSES_16	4032
CORE_MISSES_17	193
CORE_MISSES_18	3986
CORE_MISSES_19	2232
CORE_MISSES_20	4213
CORE_MISSES_21	1012
CORE_MISSES_22	4306
CORE_MISSES_23	3061
CORE_MISSES_24	4278
CORE_MISSES_25	64
CORE_MISSES_26	3949
CORE_MISSES_27	2100
CORE_MISSES_28	3017
CORE_MISSES_29	2918
CORE_MISSES_30	10420
CORE_MISSES_31	10401
CORE_MISSES_32	10421
CORE_MISSES_33	10402
CORE_MISSES_34	10464
CORE_MISSES_35	10401
CORE_MISSES_36	10401
CORE_MISSES_37	10480
CORE_MISSES_38	10400
CORE_MISSES_39	10460
CORE_MISSES_40	10400
CORE_MISSES_41	10400
CORE_MISSES_42	10440
CORE_MISSES_43	10400
CORE_MISSES_44	10400
CORE_MISSES_45	10400
CORE_MISSES_46	10480
CORE_MISSES_47	10440
CORE_MISSES_48	10400
CORE_MISSES_49	10420
CORE_MISSES_50	10400
CORE_MISSES_51	10400
CORE_MISSES_52	10400
CORE_MISSES_53	10400
CORE_MISSES_54	10480
CORE_MISSES_55	10400
CORE_MISSES_56	10400
CORE_MISSES_57	10400
CORE_MISSES_58	10400
CORE_MISSES_59	10400
L2_MISSES = 399170
L2_total_cache_accesses = 530067
L2_total_cache_misses = 399170
L2_total_cache_miss_rate = 0.7531
L2_total_cache_pending_hits = 3048
L2_total_cache_reservation_fails = 427686
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 273282
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 391
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1618
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1750482
icnt_total_pkts_simt_to_mem=1130480
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      10.2220
gpu_ipc_2 =     446.7884
gpu_tot_sim_cycle_stream_1 = 438187
gpu_tot_sim_cycle_stream_2 = 438198
gpu_sim_insn_1 = 4479139
gpu_sim_insn_2 = 195781760
gpu_sim_cycle = 438200
gpu_sim_insn = 200260899
gpu_ipc =     457.0080
gpu_tot_sim_cycle = 438200
gpu_tot_sim_insn = 200260899
gpu_tot_ipc =     457.0080
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1882961
gpu_stall_icnt2sh    = 213979
gpu_total_sim_rate=270622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3421595
	L1I_total_cache_misses = 7750
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 13449, Miss = 10337, Miss_rate = 0.769, Pending_hits = 1157, Reservation_fails = 358918
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 13173, Miss = 10086, Miss_rate = 0.766, Pending_hits = 1161, Reservation_fails = 359224
	L1D_cache_core[3]: Access = 9712, Miss = 7566, Miss_rate = 0.779, Pending_hits = 723, Reservation_fails = 299486
	L1D_cache_core[4]: Access = 12736, Miss = 10068, Miss_rate = 0.791, Pending_hits = 1139, Reservation_fails = 351435
	L1D_cache_core[5]: Access = 5447, Miss = 3628, Miss_rate = 0.666, Pending_hits = 309, Reservation_fails = 124937
	L1D_cache_core[6]: Access = 12556, Miss = 9847, Miss_rate = 0.784, Pending_hits = 1165, Reservation_fails = 348455
	L1D_cache_core[7]: Access = 10029, Miss = 7462, Miss_rate = 0.744, Pending_hits = 659, Reservation_fails = 282872
	L1D_cache_core[8]: Access = 12618, Miss = 10011, Miss_rate = 0.793, Pending_hits = 1160, Reservation_fails = 348806
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 13297, Miss = 10183, Miss_rate = 0.766, Pending_hits = 1118, Reservation_fails = 364426
	L1D_cache_core[11]: Access = 9530, Miss = 7289, Miss_rate = 0.765, Pending_hits = 611, Reservation_fails = 288056
	L1D_cache_core[12]: Access = 12254, Miss = 9688, Miss_rate = 0.791, Pending_hits = 1156, Reservation_fails = 346023
	L1D_cache_core[13]: Access = 5077, Miss = 3310, Miss_rate = 0.652, Pending_hits = 311, Reservation_fails = 110620
	L1D_cache_core[14]: Access = 13320, Miss = 10371, Miss_rate = 0.779, Pending_hits = 1223, Reservation_fails = 357328
	L1D_cache_core[15]: Access = 9305, Miss = 6692, Miss_rate = 0.719, Pending_hits = 575, Reservation_fails = 258573
	L1D_cache_core[16]: Access = 12455, Miss = 9831, Miss_rate = 0.789, Pending_hits = 1180, Reservation_fails = 347869
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 12508, Miss = 9839, Miss_rate = 0.787, Pending_hits = 1094, Reservation_fails = 355331
	L1D_cache_core[19]: Access = 7932, Miss = 5697, Miss_rate = 0.718, Pending_hits = 551, Reservation_fails = 210366
	L1D_cache_core[20]: Access = 13055, Miss = 10300, Miss_rate = 0.789, Pending_hits = 1154, Reservation_fails = 345521
	L1D_cache_core[21]: Access = 4800, Miss = 2897, Miss_rate = 0.604, Pending_hits = 242, Reservation_fails = 97724
	L1D_cache_core[22]: Access = 13602, Miss = 10376, Miss_rate = 0.763, Pending_hits = 1175, Reservation_fails = 364436
	L1D_cache_core[23]: Access = 10658, Miss = 7710, Miss_rate = 0.723, Pending_hits = 689, Reservation_fails = 279392
	L1D_cache_core[24]: Access = 13639, Miss = 10619, Miss_rate = 0.779, Pending_hits = 1203, Reservation_fails = 361356
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 12676, Miss = 9831, Miss_rate = 0.776, Pending_hits = 1110, Reservation_fails = 353396
	L1D_cache_core[27]: Access = 7496, Miss = 5390, Miss_rate = 0.719, Pending_hits = 494, Reservation_fails = 191657
	L1D_cache_core[28]: Access = 11026, Miss = 7824, Miss_rate = 0.710, Pending_hits = 713, Reservation_fails = 282533
	L1D_cache_core[29]: Access = 9844, Miss = 7346, Miss_rate = 0.746, Pending_hits = 683, Reservation_fails = 264632
	L1D_cache_core[30]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 342238
	L1D_cache_core[31]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334592
	L1D_cache_core[32]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349684
	L1D_cache_core[33]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 353435
	L1D_cache_core[34]: Access = 10460, Miss = 10460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346712
	L1D_cache_core[35]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 353789
	L1D_cache_core[36]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346591
	L1D_cache_core[37]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326176
	L1D_cache_core[38]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343919
	L1D_cache_core[39]: Access = 10460, Miss = 10460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344995
	L1D_cache_core[40]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350636
	L1D_cache_core[41]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 348688
	L1D_cache_core[42]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333446
	L1D_cache_core[43]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 332988
	L1D_cache_core[44]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 354734
	L1D_cache_core[45]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351664
	L1D_cache_core[46]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343443
	L1D_cache_core[47]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 337393
	L1D_cache_core[48]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346645
	L1D_cache_core[49]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344040
	L1D_cache_core[50]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345607
	L1D_cache_core[51]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351459
	L1D_cache_core[52]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335295
	L1D_cache_core[53]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349757
	L1D_cache_core[54]: Access = 10480, Miss = 10480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334213
	L1D_cache_core[55]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335876
	L1D_cache_core[56]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 338404
	L1D_cache_core[57]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339575
	L1D_cache_core[58]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345609
	L1D_cache_core[59]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349271
	L1D_total_cache_accesses = 598424
	L1D_total_cache_misses = 528349
	L1D_total_cache_miss_rate = 0.8829
	L1D_total_cache_pending_hits = 23110
	L1D_total_cache_reservation_fails = 17988327
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 71528
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 304913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13367722
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 223436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4620605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3413845
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7750
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
956, 388, 995, 823, 589, 368, 576, 807, 995, 403, 561, 859, 574, 118, 576, 385, 1034, 883, 576, 836, 1021, 378, 980, 374, 576, 402, 576, 378, 576, 435, 967, 799, 118, 411, 576, 394, 576, 394, 576, 420, 576, 883, 118, 413, 1034, 487, 576, 378, 
shader 0 total_cycles, active_cycles, idle cycles = 438200, 14347, 423853 
shader 1 total_cycles, active_cycles, idle cycles = 344389, 2345, 342043 
shader 2 total_cycles, active_cycles, idle cycles = 438200, 14469, 423730 
shader 3 total_cycles, active_cycles, idle cycles = 400379, 8551, 391827 
shader 4 total_cycles, active_cycles, idle cycles = 438200, 12896, 425303 
shader 5 total_cycles, active_cycles, idle cycles = 344389, 5652, 338736 
shader 6 total_cycles, active_cycles, idle cycles = 438200, 13242, 424958 
shader 7 total_cycles, active_cycles, idle cycles = 395832, 8908, 386924 
shader 8 total_cycles, active_cycles, idle cycles = 438200, 12838, 425361 
shader 9 total_cycles, active_cycles, idle cycles = 344389, 3207, 341181 
shader 10 total_cycles, active_cycles, idle cycles = 438200, 14226, 423973 
shader 11 total_cycles, active_cycles, idle cycles = 394941, 8028, 386912 
shader 12 total_cycles, active_cycles, idle cycles = 438200, 12732, 425467 
shader 13 total_cycles, active_cycles, idle cycles = 344389, 5629, 338760 
shader 14 total_cycles, active_cycles, idle cycles = 438200, 13737, 424463 
shader 15 total_cycles, active_cycles, idle cycles = 359910, 9082, 350827 
shader 16 total_cycles, active_cycles, idle cycles = 438200, 13324, 424876 
shader 17 total_cycles, active_cycles, idle cycles = 344389, 2306, 342082 
shader 18 total_cycles, active_cycles, idle cycles = 438200, 12541, 425658 
shader 19 total_cycles, active_cycles, idle cycles = 344389, 8189, 336199 
shader 20 total_cycles, active_cycles, idle cycles = 438200, 13346, 424854 
shader 21 total_cycles, active_cycles, idle cycles = 344389, 5980, 338408 
shader 22 total_cycles, active_cycles, idle cycles = 438200, 14325, 423875 
shader 23 total_cycles, active_cycles, idle cycles = 377651, 10404, 367247 
shader 24 total_cycles, active_cycles, idle cycles = 438200, 14328, 423871 
shader 25 total_cycles, active_cycles, idle cycles = 344389, 1218, 343171 
shader 26 total_cycles, active_cycles, idle cycles = 438200, 13688, 424511 
shader 27 total_cycles, active_cycles, idle cycles = 344389, 7561, 336828 
shader 28 total_cycles, active_cycles, idle cycles = 371664, 11799, 359864 
shader 29 total_cycles, active_cycles, idle cycles = 366353, 9248, 357105 
shader 30 total_cycles, active_cycles, idle cycles = 423039, 102066, 320973 
shader 31 total_cycles, active_cycles, idle cycles = 422743, 101872, 320871 
shader 32 total_cycles, active_cycles, idle cycles = 431113, 102066, 329047 
shader 33 total_cycles, active_cycles, idle cycles = 434644, 101872, 332772 
shader 34 total_cycles, active_cycles, idle cycles = 424583, 102454, 322129 
shader 35 total_cycles, active_cycles, idle cycles = 432033, 101872, 330161 
shader 36 total_cycles, active_cycles, idle cycles = 438200, 101872, 336328 
shader 37 total_cycles, active_cycles, idle cycles = 407087, 102648, 304439 
shader 38 total_cycles, active_cycles, idle cycles = 425706, 101872, 323834 
shader 39 total_cycles, active_cycles, idle cycles = 424959, 102454, 322505 
shader 40 total_cycles, active_cycles, idle cycles = 435103, 101872, 333231 
shader 41 total_cycles, active_cycles, idle cycles = 431947, 101872, 330075 
shader 42 total_cycles, active_cycles, idle cycles = 413136, 102260, 310876 
shader 43 total_cycles, active_cycles, idle cycles = 421878, 101872, 320006 
shader 44 total_cycles, active_cycles, idle cycles = 424689, 101872, 322817 
shader 45 total_cycles, active_cycles, idle cycles = 432571, 101872, 330699 
shader 46 total_cycles, active_cycles, idle cycles = 425330, 102648, 322682 
shader 47 total_cycles, active_cycles, idle cycles = 425303, 102260, 323043 
shader 48 total_cycles, active_cycles, idle cycles = 423152, 101872, 321280 
shader 49 total_cycles, active_cycles, idle cycles = 422566, 102066, 320500 
shader 50 total_cycles, active_cycles, idle cycles = 426553, 101872, 324681 
shader 51 total_cycles, active_cycles, idle cycles = 432816, 101872, 330944 
shader 52 total_cycles, active_cycles, idle cycles = 423547, 101872, 321675 
shader 53 total_cycles, active_cycles, idle cycles = 430776, 101872, 328904 
shader 54 total_cycles, active_cycles, idle cycles = 412378, 102648, 309730 
shader 55 total_cycles, active_cycles, idle cycles = 422034, 101872, 320162 
shader 56 total_cycles, active_cycles, idle cycles = 426067, 101872, 324195 
shader 57 total_cycles, active_cycles, idle cycles = 428433, 101872, 326561 
shader 58 total_cycles, active_cycles, idle cycles = 431597, 101872, 329725 
shader 59 total_cycles, active_cycles, idle cycles = 433711, 101872, 331839 
warps_exctd_sm 0 = 10016 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 10112 
warps_exctd_sm 3 = 5120 
warps_exctd_sm 4 = 10016 
warps_exctd_sm 5 = 4608 
warps_exctd_sm 6 = 10016 
warps_exctd_sm 7 = 4608 
warps_exctd_sm 8 = 9984 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 9984 
warps_exctd_sm 11 = 5120 
warps_exctd_sm 12 = 9984 
warps_exctd_sm 13 = 4608 
warps_exctd_sm 14 = 9984 
warps_exctd_sm 15 = 4608 
warps_exctd_sm 16 = 9984 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 9984 
warps_exctd_sm 19 = 5120 
warps_exctd_sm 20 = 9504 
warps_exctd_sm 21 = 5120 
warps_exctd_sm 22 = 9472 
warps_exctd_sm 23 = 4096 
warps_exctd_sm 24 = 9472 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 9472 
warps_exctd_sm 27 = 5120 
warps_exctd_sm 28 = 9216 
warps_exctd_sm 29 = 5120 
warps_exctd_sm 30 = 2048 
warps_exctd_sm 31 = 2048 
warps_exctd_sm 32 = 2048 
warps_exctd_sm 33 = 2048 
warps_exctd_sm 34 = 2048 
warps_exctd_sm 35 = 2048 
warps_exctd_sm 36 = 2048 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2048 
warps_exctd_sm 39 = 2048 
warps_exctd_sm 40 = 2048 
warps_exctd_sm 41 = 2048 
warps_exctd_sm 42 = 2048 
warps_exctd_sm 43 = 2048 
warps_exctd_sm 44 = 2048 
warps_exctd_sm 45 = 2048 
warps_exctd_sm 46 = 2048 
warps_exctd_sm 47 = 2048 
warps_exctd_sm 48 = 2048 
warps_exctd_sm 49 = 2048 
warps_exctd_sm 50 = 2048 
warps_exctd_sm 51 = 2048 
warps_exctd_sm 52 = 2048 
warps_exctd_sm 53 = 2048 
warps_exctd_sm 54 = 2048 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 2048 
warps_exctd_sm 57 = 2048 
warps_exctd_sm 58 = 2048 
warps_exctd_sm 59 = 2048 
gpgpu_n_tot_thrd_icount = 214977696
gpgpu_n_tot_w_icount = 6718053
gpgpu_n_stall_shd_mem = 18139867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 304896
gpgpu_n_mem_write_global = 224983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6479892
gpgpu_n_store_insn = 4113163
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1058566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18136189
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26798531	W0_Idle:10562331	W0_Scoreboard:5298258	W1:145734	W2:95114	W3:90112	W4:69723	W5:49726	W6:23464	W7:12530	W8:3646	W9:1141	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6227140
Warp Occupancy Distribution:
Stall:13219435	W0_Idle:8563490	W0_Scoreboard:1422827	W1:145734	W2:95114	W3:90112	W4:69723	W5:49726	W6:23464	W7:12530	W8:3646	W9:1141	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105120
Warp Occupancy Distribution:
Stall:13579096	W0_Idle:1998841	W0_Scoreboard:3875431	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6122020
warp_utilization0: 0.136061
warp_utilization1: 0.025053
warp_utilization2: 0.239372
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2439168 {8:304896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21001880 {40:99951,72:8,136:125024,}
traffic_breakdown_coretomem[INST_ACC_R] = 3824 {8:478,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41428456 {136:304621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1798456 {8:224807,}
traffic_breakdown_memtocore[INST_ACC_R] = 65008 {136:478,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 4779 
averagemflatency = 1060 
averagemflatency_1 = 1069 
averagemflatency_2= 1053 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4123 
max_icnt2sh_latency = 438199 
mrq_lat_table:160972 	5572 	8821 	19382 	57654 	90984 	117360 	79842 	21159 	810 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5164 	43797 	213876 	255026 	11612 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8957 	4151 	8043 	29451 	48772 	136570 	214850 	76824 	2579 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185292 	111600 	7623 	166 	0 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	93584 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	38 	184 	653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        15        21        20        18        30        28        11        14        56        56        24        24 
dram[1]:        18        30        54        60        28        19        26        30        28        28        26        16        56        56        24        24 
dram[2]:        18        16        64        54        19        15        38        26        28        28        10        13        56        56        24        24 
dram[3]:        17        28        64        36        15        15        20        32        28        28        16        20        56        60        24        20 
dram[4]:        14        24        64        46        19        19        20        24        28        28        12        16        56        60        24        20 
dram[5]:        14        18        58        62        12        22        38        28        28        28        14        10        56        60        24        20 
maximum service time to same row:
dram[0]:      5413      5413      3788      3761      4687      4628      3803      4928      4008      4756      7349      7394      2891      2889      6831      4092 
dram[1]:      5730      5534      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      2892      2859      3982      4578 
dram[2]:      5525      5579      3815      2319      4176      4164      4885      2544      4815      4840      7144      7607      2919      2905      3652      4210 
dram[3]:      5282      5469      3697      2469      4752      4573      4246      2715      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      5417      5310      3767      4332      3013      3378      4323      2806      2883      4607      7288      7147      2926      2889      3519      3992 
dram[5]:      5360      5436      3807      3673      2455      3913      4703      4000      4918      3984      7503      4026      2903      2889      3852      3991 
average row accesses per activate:
dram[0]:  1.532878  1.553681  1.605559  1.610494  1.623960  1.655493  1.606357  1.652085  1.698447  1.724014  1.669749  1.707420  1.580805  1.581287  1.532587  1.571812 
dram[1]:  1.554534  1.574738  1.607323  1.616624  1.662419  1.651719  1.654762  1.649173  1.682409  1.703806  1.685885  1.682412  1.581975  1.592492  1.570200  1.576378 
dram[2]:  1.544371  1.574068  1.603051  1.615119  1.647011  1.626040  1.637250  1.674443  1.720411  1.717159  1.697411  1.735045  1.601142  1.608144  1.584447  1.583082 
dram[3]:  1.578761  1.558196  1.611447  1.612406  1.636291  1.609976  1.654727  1.636339  1.739769  1.692710  1.707112  1.704394  1.599044  1.596136  1.550502  1.591136 
dram[4]:  1.528567  1.542518  1.582337  1.604292  1.625000  1.642078  1.632547  1.641645  1.692478  1.698909  1.701350  1.700882  1.553795  1.565116  1.551464  1.586249 
dram[5]:  1.555964  1.561398  1.623352  1.615911  1.663251  1.638350  1.646219  1.645329  1.696532  1.709459  1.739506  1.724601  1.592936  1.599878  1.580236  1.578264 
average row locality = 562564/344811 = 1.631514
average row locality_1 = 125055/75918 = 1.647238
average row locality_2 = 437509/268893 = 1.627075
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3630      3753      3750      3816      4277      4225      4763      4680      4759      4531      4801      4675      3997      3995      4026      3963 
dram[1]:      3762      3650      3692      3713      4155      4066      4426      4488      4511      4556      4580      4501      3921      3897      3799      3920 
dram[2]:      3613      3629      3744      3768      4167      4262      4572      4596      4640      4735      4676      4556      3909      4063      3904      3928 
dram[3]:      3579      3802      3680      3718      4179      4185      4471      4352      4415      4607      4450      4453      3937      3922      3938      3786 
dram[4]:      3798      3749      3765      3683      4215      4346      4750      4568      4670      4796      4698      4720      4171      3975      4039      3856 
dram[5]:      3762      3736      3768      3782      4079      4089      4433      4499      4518      4632      4612      4577      3896      3884      3917      3669 
total reads: 399166
bank skew: 4801/3579 = 1.34
chip skew: 67799/65474 = 1.04
number of total write accesses:
dram[0]:      1312      1312      1391      1402      1972      1998      1807      1816      2242      2203      2242      2182      1422      1413      1312      1312 
dram[1]:      1312      1312      1400      1402      1976      1938      1829      1797      2222      2203      2204      2195      1415      1406      1312      1312 
dram[2]:      1312      1312      1405      1381      1950      1995      1810      1792      2221      2180      2207      2202      1418      1387      1312      1312 
dram[3]:      1312      1312      1388      1403      1944      1883      1812      1799      2217      2196      2247      2218      1415      1366      1312      1312 
dram[4]:      1312      1312      1395      1401      1999      1976      1821      1818      2215      2212      2235      2223      1418      1373      1312      1312 
dram[5]:      1312      1312      1404      1418      1927      1909      1793      1824      2185      2199      2226      2230      1426      1370      1312      1312 
total reads: 163398
bank skew: 2247/1312 = 1.71
chip skew: 27338/27136 = 1.01
average mf latency per bank:
dram[0]:        833       833       859       846      1504      1523      1376      1324      1010       952      1001       984       893       869       897       866
dram[1]:        783       757       781       762      1390      1423      1243      1215       910       905       901       890       810       801       790       792
dram[2]:        763       769       789       807      1438      1429      1229      1255       890       928       905       906       807      1149       810       830
dram[3]:        722       751       746       740      1390      1400      1190      1169       858       850       861       859       780       768       772       751
dram[4]:        907       847       896       832      1659      1561      1451      1366      1053       998      1056      1014       949       886       943       878
dram[5]:        746       767       772       787      1439      1438      1184      1215       875       902       879       889       785       786       790       777
maximum mf latency per bank:
dram[0]:       3027      2970      3153      3652      3588      3824      3459      3936      4069      3313      3570      4071      3548      2831      4114      3616
dram[1]:       3022      3380      2880      3146      3822      3845      4176      4173      3579      3096      3998      3071      3501      2663      3131      2641
dram[2]:       2743      2678      2892      3007      4015      3914      2991      3716      3126      3283      3756      3284      3199      3713      4486      4099
dram[3]:       2866      2639      3003      3057      3583      3750      3356      3207      4085      3685      3621      3179      2861      3146      2919      3316
dram[4]:       3121      3175      3211      3181      4562      3705      4348      3664      4779      3719      4034      3586      3900      3063      3654      3680
dram[5]:       3369      2517      3003      2942      4253      3948      3283      4173      3617      3730      3293      3756      3031      2808      3359      2621

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=275577 n_act=58505 n_pre=58489 n_req=92584 n_req_1=19663 n_req_2=72921 n_req_3=0 n_rd=135282 n_write=50570 bw_util=0.6261 bw_util_1=0.1218 bw_util_2=0.5043 bw_util_3=0 blp=9.310289 blp_1= 2.379385 blp_2= 7.289186 blp_3= -nan
 n_activity=565563 dram_eff=0.6403 dram_eff_1=0.1245 dram_eff_2=0.5157 dram_eff_3=0
bk0: 7260a 327565i bk1: 7506a 317709i bk2: 7500a 304894i bk3: 7632a 299676i bk4: 8554a 235143i bk5: 8450a 224636i bk6: 9526a 206201i bk7: 9360a 198376i bk8: 9518a 217310i bk9: 9062a 218195i bk10: 9602a 191622i bk11: 9350a 197710i bk12: 7994a 274990i bk13: 7990a 267651i bk14: 8052a 263443i bk15: 7926a 262014i 
bw_dist = 0.122	0.504	0.000	0.352	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9564
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=282877 n_act=56911 n_pre=56895 n_req=90475 n_req_1=17559 n_req_2=72916 n_req_3=0 n_rd=131274 n_write=50466 bw_util=0.6118 bw_util_1=0.1076 bw_util_2=0.5042 bw_util_3=0 blp=8.814004 blp_1= 2.161476 blp_2= 7.098375 blp_3= -nan
 n_activity=568128 dram_eff=0.6229 dram_eff_1=0.1095 dram_eff_2=0.5134 dram_eff_3=0
bk0: 7524a 331019i bk1: 7300a 327027i bk2: 7384a 317440i bk3: 7426a 314420i bk4: 8310a 252419i bk5: 8132a 249358i bk6: 8852a 230098i bk7: 8976a 220164i bk8: 9022a 238008i bk9: 9112a 230417i bk10: 9160a 219111i bk11: 9002a 219395i bk12: 7842a 283490i bk13: 7794a 278282i bk14: 7598a 287458i bk15: 7840a 276300i 
bw_dist = 0.108	0.504	0.000	0.370	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9907
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=279957 n_act=57286 n_pre=57270 n_req=91602 n_req_1=18686 n_req_2=72916 n_req_3=0 n_rd=133524 n_write=50386 bw_util=0.6196 bw_util_1=0.1154 bw_util_2=0.5042 bw_util_3=0 blp=8.988545 blp_1= 2.229204 blp_2= 7.142508 blp_3= -nan
 n_activity=563986 dram_eff=0.6355 dram_eff_1=0.1183 dram_eff_2=0.5171 dram_eff_3=0
bk0: 7226a 332577i bk1: 7258a 327748i bk2: 7488a 312138i bk3: 7536a 307887i bk4: 8334a 249701i bk5: 8524a 231242i bk6: 9144a 224361i bk7: 9192a 217191i bk8: 9280a 233235i bk9: 9470a 224364i bk10: 9352a 218785i bk11: 9112a 212768i bk12: 7818a 285540i bk13: 8126a 275577i bk14: 7808a 277100i bk15: 7856a 268587i 
bw_dist = 0.115	0.504	0.000	0.355	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4321
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=283793 n_act=56686 n_pre=56670 n_req=90256 n_req_1=17336 n_req_2=72920 n_req_3=0 n_rd=130948 n_write=50326 bw_util=0.6105 bw_util_1=0.1062 bw_util_2=0.5043 bw_util_3=0 blp=8.796489 blp_1= 2.151319 blp_2= 7.107137 blp_3= -nan
 n_activity=567301 dram_eff=0.6225 dram_eff_1=0.1083 dram_eff_2=0.5142 dram_eff_3=0
bk0: 7158a 338602i bk1: 7604a 321637i bk2: 7360a 319125i bk3: 7436a 315416i bk4: 8358a 252941i bk5: 8370a 248604i bk6: 8942a 234384i bk7: 8704a 227710i bk8: 8830a 244836i bk9: 9214a 230517i bk10: 8900a 223027i bk11: 8906a 215846i bk12: 7874a 283314i bk13: 7844a 283900i bk14: 7876a 276594i bk15: 7572a 279066i 
bw_dist = 0.106	0.504	0.000	0.370	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6465
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=274792 n_act=58714 n_pre=58698 n_req=92682 n_req_1=19764 n_req_2=72918 n_req_3=0 n_rd=135598 n_write=50621 bw_util=0.6269 bw_util_1=0.1227 bw_util_2=0.5043 bw_util_3=0 blp=9.341045 blp_1= 2.387330 blp_2= 7.308825 blp_3= -nan
 n_activity=565443 dram_eff=0.6413 dram_eff_1=0.1255 dram_eff_2=0.5158 dram_eff_3=0
bk0: 7596a 320116i bk1: 7498a 317696i bk2: 7530a 306352i bk3: 7366a 307640i bk4: 8430a 229904i bk5: 8692a 224376i bk6: 9500a 207913i bk7: 9136a 200600i bk8: 9340a 219868i bk9: 9592a 204879i bk10: 9396a 199967i bk11: 9440a 192727i bk12: 8342a 265586i bk13: 7950a 268498i bk14: 8078a 259358i bk15: 7712a 262975i 
bw_dist = 0.123	0.504	0.000	0.351	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0339
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578423 n_nop=282959 n_act=56710 n_pre=56694 n_req=90652 n_req_1=17733 n_req_2=72919 n_req_3=0 n_rd=131706 n_write=50354 bw_util=0.6132 bw_util_1=0.1089 bw_util_2=0.5043 bw_util_3=0 blp=8.826969 blp_1= 2.163812 blp_2= 7.118765 blp_3= -nan
 n_activity=568416 dram_eff=0.624 dram_eff_1=0.1108 dram_eff_2=0.5131 dram_eff_3=0
bk0: 7524a 327802i bk1: 7472a 323825i bk2: 7536a 313850i bk3: 7564a 311312i bk4: 8158a 255024i bk5: 8178a 247600i bk6: 8866a 234732i bk7: 8998a 219710i bk8: 9036a 236397i bk9: 9264a 228488i bk10: 9224a 215938i bk11: 9154a 211695i bk12: 7792a 288559i bk13: 7768a 288245i bk14: 7834a 280862i bk15: 7338a 282794i 
bw_dist = 0.109	0.504	0.000	0.370	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44518, Miss = 34003, Miss_rate = 0.764, Pending_hits = 279, Reservation_fails = 42859
L2_cache_bank[1]: Access = 44171, Miss = 33638, Miss_rate = 0.762, Pending_hits = 258, Reservation_fails = 44751
L2_cache_bank[2]: Access = 43677, Miss = 32846, Miss_rate = 0.752, Pending_hits = 257, Reservation_fails = 33352
L2_cache_bank[3]: Access = 43995, Miss = 32791, Miss_rate = 0.745, Pending_hits = 239, Reservation_fails = 37705
L2_cache_bank[4]: Access = 44029, Miss = 33225, Miss_rate = 0.755, Pending_hits = 265, Reservation_fails = 33019
L2_cache_bank[5]: Access = 45302, Miss = 33538, Miss_rate = 0.740, Pending_hits = 248, Reservation_fails = 45742
L2_cache_bank[6]: Access = 43695, Miss = 32650, Miss_rate = 0.747, Pending_hits = 240, Reservation_fails = 26733
L2_cache_bank[7]: Access = 43821, Miss = 32825, Miss_rate = 0.749, Pending_hits = 235, Reservation_fails = 29879
L2_cache_bank[8]: Access = 44662, Miss = 34106, Miss_rate = 0.764, Pending_hits = 273, Reservation_fails = 37069
L2_cache_bank[9]: Access = 44294, Miss = 33693, Miss_rate = 0.761, Pending_hits = 277, Reservation_fails = 35993
L2_cache_bank[10]: Access = 44093, Miss = 32986, Miss_rate = 0.748, Pending_hits = 227, Reservation_fails = 29947
L2_cache_bank[11]: Access = 43810, Miss = 32869, Miss_rate = 0.750, Pending_hits = 250, Reservation_fails = 30637
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44518, Miss = 34003 (0.764), PendingHit = 279 (0.00627)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44171, Miss = 33638 (0.762), PendingHit = 258 (0.00584)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43677, Miss = 32846 (0.752), PendingHit = 257 (0.00588)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43995, Miss = 32791 (0.745), PendingHit = 239 (0.00543)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44029, Miss = 33225 (0.755), PendingHit = 265 (0.00602)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45302, Miss = 33538 (0.74), PendingHit = 248 (0.00547)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43695, Miss = 32650 (0.747), PendingHit = 240 (0.00549)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43821, Miss = 32825 (0.749), PendingHit = 235 (0.00536)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44662, Miss = 34106 (0.764), PendingHit = 273 (0.00611)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44294, Miss = 33693 (0.761), PendingHit = 277 (0.00625)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44093, Miss = 32986 (0.748), PendingHit = 227 (0.00515)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43810, Miss = 32869 (0.75), PendingHit = 250 (0.00571)
L2 Cache Total Miss Rate = 0.753
Stream 1: L2 Cache Miss Rate = 0.399
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 217267
Stream 1: Misses  = 86660
Stream 2: Accesses  = 312800
Stream 2: Misses  = 312510
Stream 1+2: Accesses  = 530067
Stream 1+2: Misses  = 399170
Total Accesses  = 530067
MPKI-CORES
CORE_L2MPKI_0	19.463
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	19.037
CORE_L2MPKI_3	26.822
CORE_L2MPKI_4	19.783
CORE_L2MPKI_5	14.280
CORE_L2MPKI_6	19.060
CORE_L2MPKI_7	26.332
CORE_L2MPKI_8	19.511
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	18.945
CORE_L2MPKI_11	25.507
CORE_L2MPKI_12	19.005
CORE_L2MPKI_13	14.126
CORE_L2MPKI_14	20.045
CORE_L2MPKI_15	24.374
CORE_L2MPKI_16	19.390
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	19.010
CORE_L2MPKI_19	20.985
CORE_L2MPKI_20	20.722
CORE_L2MPKI_21	11.005
CORE_L2MPKI_22	20.927
CORE_L2MPKI_23	29.124
CORE_L2MPKI_24	20.743
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	19.544
CORE_L2MPKI_27	20.577
CORE_L2MPKI_28	16.708
CORE_L2MPKI_29	24.716
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 18.026
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	4153
CORE_MISSES_1	148
CORE_MISSES_2	4020
CORE_MISSES_3	3181
CORE_MISSES_4	4154
CORE_MISSES_5	1280
CORE_MISSES_6	3980
CORE_MISSES_7	2976
CORE_MISSES_8	4088
CORE_MISSES_9	196
CORE_MISSES_10	4027
CORE_MISSES_11	3026
CORE_MISSES_12	3943
CORE_MISSES_13	1232
CORE_MISSES_14	4261
CORE_MISSES_15	2634
CORE_MISSES_16	4032
CORE_MISSES_17	193
CORE_MISSES_18	3986
CORE_MISSES_19	2232
CORE_MISSES_20	4213
CORE_MISSES_21	1012
CORE_MISSES_22	4306
CORE_MISSES_23	3061
CORE_MISSES_24	4278
CORE_MISSES_25	64
CORE_MISSES_26	3949
CORE_MISSES_27	2100
CORE_MISSES_28	3017
CORE_MISSES_29	2918
CORE_MISSES_30	10420
CORE_MISSES_31	10401
CORE_MISSES_32	10421
CORE_MISSES_33	10402
CORE_MISSES_34	10464
CORE_MISSES_35	10401
CORE_MISSES_36	10401
CORE_MISSES_37	10480
CORE_MISSES_38	10400
CORE_MISSES_39	10460
CORE_MISSES_40	10400
CORE_MISSES_41	10400
CORE_MISSES_42	10440
CORE_MISSES_43	10400
CORE_MISSES_44	10400
CORE_MISSES_45	10400
CORE_MISSES_46	10480
CORE_MISSES_47	10440
CORE_MISSES_48	10400
CORE_MISSES_49	10420
CORE_MISSES_50	10400
CORE_MISSES_51	10400
CORE_MISSES_52	10400
CORE_MISSES_53	10400
CORE_MISSES_54	10480
CORE_MISSES_55	10400
CORE_MISSES_56	10400
CORE_MISSES_57	10400
CORE_MISSES_58	10400
CORE_MISSES_59	10400
L2_MISSES = 399170
L2_total_cache_accesses = 530067
L2_total_cache_misses = 399170
L2_total_cache_miss_rate = 0.7531
L2_total_cache_pending_hits = 3048
L2_total_cache_reservation_fails = 427686
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 273282
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 391
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1618
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1750482
icnt_total_pkts_simt_to_mem=1130480
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.5183
gpu_ipc_2 =     436.5758
gpu_tot_sim_cycle_stream_1 = 896884
gpu_tot_sim_cycle_stream_2 = 896897
gpu_sim_insn_1 = 7639895
gpu_sim_insn_2 = 391563520
gpu_sim_cycle = 896901
gpu_sim_insn = 399203415
gpu_ipc =     445.0919
gpu_tot_sim_cycle = 896901
gpu_tot_sim_insn = 399203415
gpu_tot_ipc =     445.0919
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3761771
gpu_stall_icnt2sh    = 829499
gpu_total_sim_rate=258050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6646889
	L1I_total_cache_misses = 11871
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 26019, Miss = 20626, Miss_rate = 0.793, Pending_hits = 1840, Reservation_fails = 757366
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 24310, Miss = 19254, Miss_rate = 0.792, Pending_hits = 1674, Reservation_fails = 714095
	L1D_cache_core[3]: Access = 20094, Miss = 16087, Miss_rate = 0.801, Pending_hits = 1250, Reservation_fails = 627593
	L1D_cache_core[4]: Access = 26842, Miss = 21728, Miss_rate = 0.809, Pending_hits = 1937, Reservation_fails = 785354
	L1D_cache_core[5]: Access = 15767, Miss = 12201, Miss_rate = 0.774, Pending_hits = 903, Reservation_fails = 444336
	L1D_cache_core[6]: Access = 25181, Miss = 20181, Miss_rate = 0.801, Pending_hits = 1851, Reservation_fails = 744550
	L1D_cache_core[7]: Access = 20140, Miss = 15763, Miss_rate = 0.783, Pending_hits = 1217, Reservation_fails = 605729
	L1D_cache_core[8]: Access = 25922, Miss = 20955, Miss_rate = 0.808, Pending_hits = 1856, Reservation_fails = 744790
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 26275, Miss = 20919, Miss_rate = 0.796, Pending_hits = 1784, Reservation_fails = 782449
	L1D_cache_core[11]: Access = 20069, Miss = 15945, Miss_rate = 0.795, Pending_hits = 1196, Reservation_fails = 616338
	L1D_cache_core[12]: Access = 26095, Miss = 21137, Miss_rate = 0.810, Pending_hits = 1915, Reservation_fails = 767329
	L1D_cache_core[13]: Access = 15745, Miss = 12095, Miss_rate = 0.768, Pending_hits = 942, Reservation_fails = 431274
	L1D_cache_core[14]: Access = 26109, Miss = 20817, Miss_rate = 0.797, Pending_hits = 1944, Reservation_fails = 762636
	L1D_cache_core[15]: Access = 20112, Miss = 15586, Miss_rate = 0.775, Pending_hits = 1157, Reservation_fails = 580395
	L1D_cache_core[16]: Access = 25206, Miss = 20298, Miss_rate = 0.805, Pending_hits = 1880, Reservation_fails = 727196
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 26390, Miss = 21268, Miss_rate = 0.806, Pending_hits = 1845, Reservation_fails = 789336
	L1D_cache_core[19]: Access = 18672, Miss = 14378, Miss_rate = 0.770, Pending_hits = 1190, Reservation_fails = 533294
	L1D_cache_core[20]: Access = 25874, Miss = 20904, Miss_rate = 0.808, Pending_hits = 1823, Reservation_fails = 743219
	L1D_cache_core[21]: Access = 15270, Miss = 11620, Miss_rate = 0.761, Pending_hits = 814, Reservation_fails = 417888
	L1D_cache_core[22]: Access = 26582, Miss = 21060, Miss_rate = 0.792, Pending_hits = 1914, Reservation_fails = 779721
	L1D_cache_core[23]: Access = 20954, Miss = 16063, Miss_rate = 0.767, Pending_hits = 1266, Reservation_fails = 608365
	L1D_cache_core[24]: Access = 26654, Miss = 21352, Miss_rate = 0.801, Pending_hits = 1918, Reservation_fails = 772039
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 25042, Miss = 19956, Miss_rate = 0.797, Pending_hits = 1700, Reservation_fails = 734193
	L1D_cache_core[27]: Access = 17952, Miss = 13988, Miss_rate = 0.779, Pending_hits = 1074, Reservation_fails = 517791
	L1D_cache_core[28]: Access = 20951, Miss = 16053, Miss_rate = 0.766, Pending_hits = 1192, Reservation_fails = 605385
	L1D_cache_core[29]: Access = 20349, Miss = 15880, Miss_rate = 0.780, Pending_hits = 1308, Reservation_fails = 589417
	L1D_cache_core[30]: Access = 20900, Miss = 20900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686925
	L1D_cache_core[31]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691723
	L1D_cache_core[32]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707019
	L1D_cache_core[33]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707218
	L1D_cache_core[34]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711537
	L1D_cache_core[35]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689403
	L1D_cache_core[36]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 681495
	L1D_cache_core[37]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686986
	L1D_cache_core[38]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685857
	L1D_cache_core[39]: Access = 20900, Miss = 20900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697631
	L1D_cache_core[40]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722027
	L1D_cache_core[41]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719675
	L1D_cache_core[42]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697718
	L1D_cache_core[43]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691060
	L1D_cache_core[44]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730601
	L1D_cache_core[45]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722171
	L1D_cache_core[46]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721258
	L1D_cache_core[47]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693332
	L1D_cache_core[48]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693005
	L1D_cache_core[49]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690653
	L1D_cache_core[50]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708271
	L1D_cache_core[51]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697864
	L1D_cache_core[52]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682469
	L1D_cache_core[53]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 724931
	L1D_cache_core[54]: Access = 20940, Miss = 20940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670665
	L1D_cache_core[55]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692635
	L1D_cache_core[56]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685047
	L1D_cache_core[57]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713765
	L1D_cache_core[58]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718286
	L1D_cache_core[59]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 724458
	L1D_total_cache_accesses = 1217306
	L1D_total_cache_misses = 1092765
	L1D_total_cache_miss_rate = 0.8977
	L1D_total_cache_pending_hits = 39745
	L1D_total_cache_reservation_fails = 38251844
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 110601
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 691599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30082784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 109241
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8169060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6635018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11871
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1222, 623, 1252, 1066, 845, 624, 827, 1018, 1256, 603, 823, 1106, 841, 171, 852, 640, 1294, 1027, 849, 1084, 1294, 627, 1236, 612, 817, 625, 827, 623, 842, 623, 1250, 1055, 379, 611, 811, 624, 830, 623, 849, 570, 832, 1069, 368, 637, 1292, 569, 841, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 896901, 19992, 876908 
shader 1 total_cycles, active_cycles, idle cycles = 708054, 2345, 705708 
shader 2 total_cycles, active_cycles, idle cycles = 896901, 19068, 877832 
shader 3 total_cycles, active_cycles, idle cycles = 859080, 12024, 847056 
shader 4 total_cycles, active_cycles, idle cycles = 896901, 19344, 877557 
shader 5 total_cycles, active_cycles, idle cycles = 803090, 8743, 794346 
shader 6 total_cycles, active_cycles, idle cycles = 896901, 18820, 878081 
shader 7 total_cycles, active_cycles, idle cycles = 854533, 12405, 842128 
shader 8 total_cycles, active_cycles, idle cycles = 896901, 19094, 877806 
shader 9 total_cycles, active_cycles, idle cycles = 708054, 3207, 704846 
shader 10 total_cycles, active_cycles, idle cycles = 896901, 20261, 876640 
shader 11 total_cycles, active_cycles, idle cycles = 853642, 11470, 842171 
shader 12 total_cycles, active_cycles, idle cycles = 896901, 19185, 877716 
shader 13 total_cycles, active_cycles, idle cycles = 803090, 8751, 794338 
shader 14 total_cycles, active_cycles, idle cycles = 896901, 19820, 877081 
shader 15 total_cycles, active_cycles, idle cycles = 818611, 12560, 806051 
shader 16 total_cycles, active_cycles, idle cycles = 896901, 18855, 878046 
shader 17 total_cycles, active_cycles, idle cycles = 708054, 2306, 705747 
shader 18 total_cycles, active_cycles, idle cycles = 896901, 19002, 877899 
shader 19 total_cycles, active_cycles, idle cycles = 803090, 11622, 791467 
shader 20 total_cycles, active_cycles, idle cycles = 896901, 19072, 877829 
shader 21 total_cycles, active_cycles, idle cycles = 803090, 9133, 793956 
shader 22 total_cycles, active_cycles, idle cycles = 896901, 20244, 876657 
shader 23 total_cycles, active_cycles, idle cycles = 836352, 13756, 822596 
shader 24 total_cycles, active_cycles, idle cycles = 896901, 20214, 876686 
shader 25 total_cycles, active_cycles, idle cycles = 708054, 1218, 706836 
shader 26 total_cycles, active_cycles, idle cycles = 896901, 19119, 877781 
shader 27 total_cycles, active_cycles, idle cycles = 803090, 10928, 792162 
shader 28 total_cycles, active_cycles, idle cycles = 830365, 15095, 815269 
shader 29 total_cycles, active_cycles, idle cycles = 825054, 12688, 812366 
shader 30 total_cycles, active_cycles, idle cycles = 839685, 204714, 634971 
shader 31 total_cycles, active_cycles, idle cycles = 863817, 203938, 659879 
shader 32 total_cycles, active_cycles, idle cycles = 869873, 203938, 665935 
shader 33 total_cycles, active_cycles, idle cycles = 868417, 203744, 664673 
shader 34 total_cycles, active_cycles, idle cycles = 872187, 204326, 667861 
shader 35 total_cycles, active_cycles, idle cycles = 855125, 203744, 651381 
shader 36 total_cycles, active_cycles, idle cycles = 852784, 204520, 648264 
shader 37 total_cycles, active_cycles, idle cycles = 847788, 204520, 643268 
shader 38 total_cycles, active_cycles, idle cycles = 849285, 203938, 645347 
shader 39 total_cycles, active_cycles, idle cycles = 857757, 204714, 653043 
shader 40 total_cycles, active_cycles, idle cycles = 887909, 203938, 683971 
shader 41 total_cycles, active_cycles, idle cycles = 880897, 203744, 677153 
shader 42 total_cycles, active_cycles, idle cycles = 858269, 204326, 653943 
shader 43 total_cycles, active_cycles, idle cycles = 863358, 203744, 659614 
shader 44 total_cycles, active_cycles, idle cycles = 868989, 203744, 665245 
shader 45 total_cycles, active_cycles, idle cycles = 883509, 203744, 679765 
shader 46 total_cycles, active_cycles, idle cycles = 878884, 204520, 674364 
shader 47 total_cycles, active_cycles, idle cycles = 864984, 204132, 660852 
shader 48 total_cycles, active_cycles, idle cycles = 851167, 204132, 647035 
shader 49 total_cycles, active_cycles, idle cycles = 854260, 203938, 650322 
shader 50 total_cycles, active_cycles, idle cycles = 873443, 203744, 669699 
shader 51 total_cycles, active_cycles, idle cycles = 862634, 204520, 658114 
shader 52 total_cycles, active_cycles, idle cycles = 855330, 203744, 651586 
shader 53 total_cycles, active_cycles, idle cycles = 886368, 203744, 682624 
shader 54 total_cycles, active_cycles, idle cycles = 835992, 205102, 630890 
shader 55 total_cycles, active_cycles, idle cycles = 871634, 203744, 667890 
shader 56 total_cycles, active_cycles, idle cycles = 864014, 203744, 660270 
shader 57 total_cycles, active_cycles, idle cycles = 876471, 204132, 672339 
shader 58 total_cycles, active_cycles, idle cycles = 890298, 203744, 686554 
shader 59 total_cycles, active_cycles, idle cycles = 890049, 203744, 686305 
warps_exctd_sm 0 = 12288 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 12288 
warps_exctd_sm 3 = 6144 
warps_exctd_sm 4 = 12288 
warps_exctd_sm 5 = 5376 
warps_exctd_sm 6 = 12288 
warps_exctd_sm 7 = 5632 
warps_exctd_sm 8 = 12288 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 12288 
warps_exctd_sm 11 = 6144 
warps_exctd_sm 12 = 12288 
warps_exctd_sm 13 = 5376 
warps_exctd_sm 14 = 12288 
warps_exctd_sm 15 = 5632 
warps_exctd_sm 16 = 12288 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 12288 
warps_exctd_sm 19 = 6144 
warps_exctd_sm 20 = 11776 
warps_exctd_sm 21 = 5888 
warps_exctd_sm 22 = 11776 
warps_exctd_sm 23 = 5120 
warps_exctd_sm 24 = 11776 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 11776 
warps_exctd_sm 27 = 6400 
warps_exctd_sm 28 = 10240 
warps_exctd_sm 29 = 6144 
warps_exctd_sm 30 = 4096 
warps_exctd_sm 31 = 4096 
warps_exctd_sm 32 = 4096 
warps_exctd_sm 33 = 4096 
warps_exctd_sm 34 = 4096 
warps_exctd_sm 35 = 4096 
warps_exctd_sm 36 = 4096 
warps_exctd_sm 37 = 4096 
warps_exctd_sm 38 = 4096 
warps_exctd_sm 39 = 4096 
warps_exctd_sm 40 = 4096 
warps_exctd_sm 41 = 4096 
warps_exctd_sm 42 = 4096 
warps_exctd_sm 43 = 4096 
warps_exctd_sm 44 = 4096 
warps_exctd_sm 45 = 4096 
warps_exctd_sm 46 = 4096 
warps_exctd_sm 47 = 4096 
warps_exctd_sm 48 = 4096 
warps_exctd_sm 49 = 4096 
warps_exctd_sm 50 = 4096 
warps_exctd_sm 51 = 4096 
warps_exctd_sm 52 = 4096 
warps_exctd_sm 53 = 4096 
warps_exctd_sm 54 = 4096 
warps_exctd_sm 55 = 4096 
warps_exctd_sm 56 = 4096 
warps_exctd_sm 57 = 4096 
warps_exctd_sm 58 = 4096 
warps_exctd_sm 59 = 4096 
gpgpu_n_tot_thrd_icount = 418703744
gpgpu_n_tot_w_icount = 13084492
gpgpu_n_stall_shd_mem = 38650478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 691559
gpgpu_n_mem_write_global = 403484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12918427
gpgpu_n_store_insn = 8278911
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1852014
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38646800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59094724	W0_Idle:20749813	W0_Scoreboard:9584915	W1:162087	W2:123313	W3:120698	W4:94592	W5:67763	W6:31721	W7:16921	W8:5227	W9:1577	W10:103	W11:85	W12:59	W13:29	W14:66	W15:38	W16:281	W17:774	W18:1516	W19:3368	W20:4566	W21:8460	W22:10690	W23:10818	W24:10867	W25:12221	W26:8843	W27:5525	W28:2474	W29:1140	W30:274	W31:0	W32:12378640
Warp Occupancy Distribution:
Stall:31311230	W0_Idle:16740842	W0_Scoreboard:1671066	W1:162087	W2:123313	W3:120698	W4:94592	W5:67763	W6:31721	W7:16921	W8:5227	W9:1577	W10:103	W11:85	W12:59	W13:29	W14:66	W15:38	W16:281	W17:774	W18:1516	W19:3368	W20:4566	W21:8460	W22:10690	W23:10818	W24:10867	W25:12221	W26:8843	W27:5525	W28:2474	W29:1140	W30:274	W31:0	W32:134600
Warp Occupancy Distribution:
Stall:27783494	W0_Idle:4008971	W0_Scoreboard:7913849	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12244040
warp_utilization0: 0.127638
warp_utilization1: 0.016626
warp_utilization2: 0.235687
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5532472 {8:691559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40144032 {40:153422,72:20,136:250042,}
traffic_breakdown_coretomem[INST_ACC_R] = 5984 {8:748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93955464 {136:690849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3227016 {8:403377,}
traffic_breakdown_memtocore[INST_ACC_R] = 101728 {136:748,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1083 
averagemflatency_1 = 1118 
averagemflatency_2= 1057 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 896900 
mrq_lat_table:332832 	11468 	18131 	40156 	121858 	187035 	237740 	162288 	42242 	1749 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9105 	88829 	433272 	529418 	33615 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18636 	8070 	17768 	62793 	97488 	267637 	432180 	182529 	8441 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	362308 	298728 	29250 	623 	0 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	140078 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	46 	323 	1423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        22        22        20        18        64        64        12        14        56        56        32        60 
dram[1]:        18        30        54        60        28        19        26        30        64        50        26        16        56        56        60        24 
dram[2]:        18        16        64        54        22        22        38        26        64        64        14        14        56        56        56        50 
dram[3]:        17        28        64        36        19        17        20        32        64        28        16        20        56        60        60        40 
dram[4]:        14        24        64        46        32        22        20        24        64        28        14        16        56        60        60        46 
dram[5]:        16        18        58        62        22        22        38        28        64        48        14        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      3761      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      5814      3578      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3697      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      2926      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      3852      3991 
average row accesses per activate:
dram[0]:  1.545441  1.542055  1.585814  1.586407  1.660644  1.681017  1.595628  1.607719  1.677489  1.680848  1.658781  1.681780  1.569197  1.568541  1.568807  1.573097 
dram[1]:  1.592150  1.597073  1.632848  1.625730  1.697687  1.672198  1.643649  1.644372  1.696920  1.692522  1.681341  1.675873  1.606921  1.616669  1.610050  1.595833 
dram[2]:  1.563254  1.578828  1.611153  1.601568  1.683610  1.673370  1.635278  1.652157  1.704520  1.704182  1.696532  1.711892  1.613727  1.597911  1.621887  1.600855 
dram[3]:  1.598074  1.590183  1.620835  1.630241  1.671972  1.661006  1.636923  1.655554  1.714249  1.701660  1.698025  1.698374  1.604029  1.616400  1.582780  1.623734 
dram[4]:  1.583655  1.584031  1.609883  1.637369  1.690101  1.693575  1.642985  1.655244  1.700759  1.696040  1.706995  1.692762  1.593785  1.597915  1.603170  1.620679 
dram[5]:  1.598016  1.582201  1.627557  1.615908  1.698516  1.673485  1.659738  1.633416  1.716907  1.705184  1.711024  1.711836  1.608917  1.611934  1.607935  1.597498 
average row locality = 1155527/703996 = 1.641383
average row locality_1 = 280509/163939 = 1.711057
average row locality_2 = 875018/540057 = 1.620233
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7936      7973      8097      8144      8957      8905      9413      9304      9767      9617      9695      9656      8636      8599      8320      8287 
dram[1]:      8045      7963      7999      8084      8775      8683      8992      9145      9306      9339      9300      9232      8324      8339      7917      8100 
dram[2]:      7867      7861      8047      8090      8822      8891      9246      9306      9704      9729      9597      9544      8504      8577      8121      8241 
dram[3]:      7829      8035      8051      8000      8782      8797      9073      8935      9277      9421      9276      9216      8345      8297      8112      7953 
dram[4]:      8053      7970      8103      8045      8885      9005      9413      9320      9702      9776      9634      9638      8723      8475      8300      8207 
dram[5]:      8006      7972      8062      8150      8692      8706      9061      9001      9394      9508      9360      9305      8272      8278      8035      7846 
total reads: 835292
bank skew: 9776/7829 = 1.25
chip skew: 141306/137399 = 1.03
number of total write accesses:
dram[0]:      2624      2624      2769      2780      4187      4254      3437      3442      4235      4171      4189      4180      2816      2809      2624      2624 
dram[1]:      2624      2624      2768      2772      4141      4014      3457      3418      4137      4037      4145      4056      2820      2795      2624      2624 
dram[2]:      2624      2624      2759      2735      4162      4173      3483      3409      4210      4126      4154      4146      2805      2741      2624      2624 
dram[3]:      2624      2624      2747      2771      4140      4016      3420      3480      4161      4114      4225      4157      2803      2722      2624      2624 
dram[4]:      2624      2624      2746      2760      4193      4151      3491      3480      4183      4101      4179      4115      2816      2712      2624      2624 
dram[5]:      2624      2624      2758      2780      4125      4056      3475      3444      4173      4142      4205      4174      2807      2717      2624      2624 
total reads: 320247
bank skew: 4254/2624 = 1.62
chip skew: 53765/53056 = 1.01
average mf latency per bank:
dram[0]:        886       894       914       917      1435      1496      1694      1717      1001       988       997      1003       943       954       926       924
dram[1]:        797       785       803       800      1280      1369      1480      1470       876       875       869       874       819       828       798       808
dram[2]:        814       820       835       856      1348      1409      1524      1560       897       928       901       916       860      1137       838       866
dram[3]:        782       782       806       788      1301      1361      1478      1457       866       854       870       861       826       811       808       794
dram[4]:        844       821       858       833      1410      1427      1581      1550       946       928       946       937       894       870       874       853
dram[5]:        784       785       810       806      1335      1357      1455      1464       869       878       867       869       822       811       803       796
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3692      3693      3836      3845      4176      4173      3985      4301      4481      3482      3501      3276      3131      2728
dram[2]:       3539      3237      3598      3817      4015      4352      3409      4169      3503      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      2960      3606      3671      3778      4078      3356      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3469      3654      3689
dram[5]:       3523      2736      4533      3712      4253      3948      3640      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=560064 n_act=120796 n_pre=120781 n_req=190842 n_req_1=45005 n_req_2=145837 n_req_3=0 n_rd=282606 n_write=99662 bw_util=0.6315 bw_util_1=0.1388 bw_util_2=0.4927 bw_util_3=0 blp=9.217707 blp_1= 2.508645 blp_2= 7.142982 blp_3= -nan
 n_activity=1164264 dram_eff=0.6421 dram_eff_1=0.1411 dram_eff_2=0.501 dram_eff_3=0
bk0: 15872a 654626i bk1: 15946a 638771i bk2: 16194a 616193i bk3: 16288a 600945i bk4: 17914a 461178i bk5: 17810a 433625i bk6: 18822a 452637i bk7: 18608a 428712i bk8: 19532a 471822i bk9: 19234a 458240i bk10: 19390a 434268i bk11: 19312a 420427i bk12: 17272a 550304i bk13: 17198a 536029i bk14: 16640a 551664i bk15: 16574a 536249i 
bw_dist = 0.139	0.493	0.000	0.352	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9109
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578395 n_act=115854 n_pre=115839 n_req=186578 n_req_1=40742 n_req_2=145836 n_req_3=0 n_rd=275073 n_write=98748 bw_util=0.6179 bw_util_1=0.1252 bw_util_2=0.4927 bw_util_3=0 blp=8.676091 blp_1= 2.185445 blp_2= 7.016760 blp_3= -nan
 n_activity=1164971 dram_eff=0.628 dram_eff_1=0.1272 dram_eff_2=0.5007 dram_eff_3=0
bk0: 16088a 672271i bk1: 15926a 661410i bk2: 15998a 642907i bk3: 16164a 631352i bk4: 17550a 497053i bk5: 17366a 490705i bk6: 17984a 498925i bk7: 18289a 470135i bk8: 18612a 521808i bk9: 18678a 513270i bk10: 18596a 487585i bk11: 18464a 483535i bk12: 16648a 582651i bk13: 16676a 574112i bk14: 15834a 598791i bk15: 16200a 569172i 
bw_dist = 0.125	0.493	0.000	0.366	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9056
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=569003 n_act=117713 n_pre=117697 n_req=189405 n_req_1=43569 n_req_2=145836 n_req_3=0 n_rd=280285 n_write=99211 bw_util=0.6271 bw_util_1=0.1344 bw_util_2=0.4927 bw_util_3=0 blp=8.942628 blp_1= 2.331902 blp_2= 7.062018 blp_3= -nan
 n_activity=1160948 dram_eff=0.6395 dram_eff_1=0.137 dram_eff_2=0.5025 dram_eff_3=0
bk0: 15734a 669572i bk1: 15722a 658948i bk2: 16094a 632725i bk3: 16180a 621201i bk4: 17644a 483372i bk5: 17782a 453225i bk6: 18492a 472843i bk7: 18612a 458402i bk8: 19408a 494813i bk9: 19458a 477196i bk10: 19185a 467791i bk11: 19088a 453820i bk12: 17008a 572324i bk13: 17154a 558180i bk14: 16242a 573615i bk15: 16482a 548433i 
bw_dist = 0.134	0.493	0.000	0.354	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4506
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578588 n_act=115767 n_pre=115752 n_req=186563 n_req_1=40723 n_req_2=145840 n_req_3=0 n_rd=274793 n_write=99009 bw_util=0.6177 bw_util_1=0.1249 bw_util_2=0.4927 bw_util_3=0 blp=8.755672 blp_1= 2.208422 blp_2= 7.066141 blp_3= -nan
 n_activity=1162515 dram_eff=0.629 dram_eff_1=0.1272 dram_eff_2=0.5018 dram_eff_3=0
bk0: 15657a 677760i bk1: 16070a 654076i bk2: 16102a 642029i bk3: 16000a 635330i bk4: 17562a 487208i bk5: 17594a 482781i bk6: 18146a 494244i bk7: 17870a 479709i bk8: 18554a 519469i bk9: 18842a 497366i bk10: 18550a 477060i bk11: 18432a 467881i bk12: 16690a 585420i bk13: 16594a 579787i bk14: 16224a 575924i bk15: 15906a 571484i 
bw_dist = 0.125	0.493	0.000	0.364	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7757
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=565860 n_act=118158 n_pre=118144 n_req=190508 n_req_1=44672 n_req_2=145836 n_req_3=0 n_rd=282492 n_write=99255 bw_util=0.6308 bw_util_1=0.1381 bw_util_2=0.4927 bw_util_3=0 blp=9.031863 blp_1= 2.370504 blp_2= 7.111982 blp_3= -nan
 n_activity=1162695 dram_eff=0.6423 dram_eff_1=0.1406 dram_eff_2=0.5017 dram_eff_3=0
bk0: 16106a 661169i bk1: 15940a 651942i bk2: 16206a 629003i bk3: 16090a 627846i bk4: 17770a 463981i bk5: 18006a 455370i bk6: 18826a 463281i bk7: 18640a 445010i bk8: 19404a 486975i bk9: 19552a 470428i bk10: 19268a 453632i bk11: 19274a 441234i bk12: 17446a 558649i bk13: 16950a 559002i bk14: 16600a 560568i bk15: 16414a 549911i 
bw_dist = 0.138	0.493	0.000	0.351	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5336
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578035 n_act=115704 n_pre=115688 n_req=186834 n_req_1=41000 n_req_2=145834 n_req_3=0 n_rd=275296 n_write=99186 bw_util=0.6185 bw_util_1=0.1258 bw_util_2=0.4927 bw_util_3=0 blp=8.757403 blp_1= 2.199224 blp_2= 7.070662 blp_3= -nan
 n_activity=1165153 dram_eff=0.6285 dram_eff_1=0.1278 dram_eff_2=0.5007 dram_eff_3=0
bk0: 16012a 669213i bk1: 15944a 659577i bk2: 16124a 636680i bk3: 16300a 628338i bk4: 17384a 496497i bk5: 17412a 482525i bk6: 18122a 491033i bk7: 18002a 470033i bk8: 18788a 507717i bk9: 19016a 494249i bk10: 18720a 473321i bk11: 18610a 464616i bk12: 16544a 589389i bk13: 16556a 583611i bk14: 16070a 582454i bk15: 15692a 573987i 
bw_dist = 0.126	0.493	0.000	0.366	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91568, Miss = 70821, Miss_rate = 0.773, Pending_hits = 457, Reservation_fails = 91073
L2_cache_bank[1]: Access = 91655, Miss = 70488, Miss_rate = 0.769, Pending_hits = 432, Reservation_fails = 105067
L2_cache_bank[2]: Access = 89669, Miss = 68668, Miss_rate = 0.766, Pending_hits = 399, Reservation_fails = 70479
L2_cache_bank[3]: Access = 91002, Miss = 68887, Miss_rate = 0.757, Pending_hits = 356, Reservation_fails = 86314
L2_cache_bank[4]: Access = 91136, Miss = 69921, Miss_rate = 0.767, Pending_hits = 415, Reservation_fails = 86939
L2_cache_bank[5]: Access = 93977, Miss = 70249, Miss_rate = 0.748, Pending_hits = 392, Reservation_fails = 110045
L2_cache_bank[6]: Access = 90161, Miss = 68757, Miss_rate = 0.763, Pending_hits = 387, Reservation_fails = 69634
L2_cache_bank[7]: Access = 90742, Miss = 68657, Miss_rate = 0.757, Pending_hits = 375, Reservation_fails = 75371
L2_cache_bank[8]: Access = 91808, Miss = 70822, Miss_rate = 0.771, Pending_hits = 440, Reservation_fails = 82469
L2_cache_bank[9]: Access = 92063, Miss = 70443, Miss_rate = 0.765, Pending_hits = 413, Reservation_fails = 85730
L2_cache_bank[10]: Access = 90742, Miss = 68893, Miss_rate = 0.759, Pending_hits = 394, Reservation_fails = 70142
L2_cache_bank[11]: Access = 90758, Miss = 68773, Miss_rate = 0.758, Pending_hits = 392, Reservation_fails = 78276
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91568, Miss = 70821 (0.773), PendingHit = 457 (0.00499)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91655, Miss = 70488 (0.769), PendingHit = 432 (0.00471)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89669, Miss = 68668 (0.766), PendingHit = 399 (0.00445)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91002, Miss = 68887 (0.757), PendingHit = 356 (0.00391)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91136, Miss = 69921 (0.767), PendingHit = 415 (0.00455)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93977, Miss = 70249 (0.748), PendingHit = 392 (0.00417)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90161, Miss = 68757 (0.763), PendingHit = 387 (0.00429)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90742, Miss = 68657 (0.757), PendingHit = 375 (0.00413)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91808, Miss = 70822 (0.771), PendingHit = 440 (0.00479)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92063, Miss = 70443 (0.765), PendingHit = 413 (0.00449)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90742, Miss = 68893 (0.759), PendingHit = 394 (0.00434)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90758, Miss = 68773 (0.758), PendingHit = 392 (0.00432)
L2 Cache Total Miss Rate = 0.763
Stream 1: L2 Cache Miss Rate = 0.448
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 469711
Stream 1: Misses  = 210360
Stream 2: Accesses  = 625570
Stream 2: Misses  = 625019
Stream 1+2: Accesses  = 1095281
Stream 1+2: Misses  = 835379
Total Accesses  = 1095281
MPKI-CORES
CORE_L2MPKI_0	25.931
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	24.384
CORE_L2MPKI_3	33.130
CORE_L2MPKI_4	28.283
CORE_L2MPKI_5	29.863
CORE_L2MPKI_6	25.690
CORE_L2MPKI_7	33.643
CORE_L2MPKI_8	26.953
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	26.665
CORE_L2MPKI_11	32.509
CORE_L2MPKI_12	27.614
CORE_L2MPKI_13	30.157
CORE_L2MPKI_14	26.653
CORE_L2MPKI_15	32.766
CORE_L2MPKI_16	26.489
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	27.803
CORE_L2MPKI_19	30.447
CORE_L2MPKI_20	27.708
CORE_L2MPKI_21	27.790
CORE_L2MPKI_22	27.567
CORE_L2MPKI_23	33.965
CORE_L2MPKI_24	27.596
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	26.209
CORE_L2MPKI_27	31.483
CORE_L2MPKI_28	24.964
CORE_L2MPKI_29	31.967
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.597
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 25.309
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	9092
CORE_MISSES_1	148
CORE_MISSES_2	8321
CORE_MISSES_3	7503
CORE_MISSES_4	10031
CORE_MISSES_5	5218
CORE_MISSES_6	8882
CORE_MISSES_7	7318
CORE_MISSES_8	9399
CORE_MISSES_9	196
CORE_MISSES_10	9341
CORE_MISSES_11	7390
CORE_MISSES_12	9666
CORE_MISSES_13	5286
CORE_MISSES_14	9300
CORE_MISSES_15	7134
CORE_MISSES_16	9166
CORE_MISSES_17	193
CORE_MISSES_18	9773
CORE_MISSES_19	6642
CORE_MISSES_20	9451
CORE_MISSES_21	4979
CORE_MISSES_22	9490
CORE_MISSES_23	7236
CORE_MISSES_24	9495
CORE_MISSES_25	64
CORE_MISSES_26	8855
CORE_MISSES_27	6403
CORE_MISSES_28	7129
CORE_MISSES_29	7259
CORE_MISSES_30	20901
CORE_MISSES_31	20821
CORE_MISSES_32	20821
CORE_MISSES_33	20806
CORE_MISSES_34	20865
CORE_MISSES_35	20801
CORE_MISSES_36	20882
CORE_MISSES_37	20880
CORE_MISSES_38	20821
CORE_MISSES_39	20900
CORE_MISSES_40	20820
CORE_MISSES_41	20800
CORE_MISSES_42	20860
CORE_MISSES_43	20800
CORE_MISSES_44	20800
CORE_MISSES_45	20800
CORE_MISSES_46	20880
CORE_MISSES_47	20840
CORE_MISSES_48	20840
CORE_MISSES_49	20820
CORE_MISSES_50	20800
CORE_MISSES_51	20880
CORE_MISSES_52	20800
CORE_MISSES_53	20800
CORE_MISSES_54	20940
CORE_MISSES_55	20800
CORE_MISSES_56	20800
CORE_MISSES_57	20841
CORE_MISSES_58	20800
CORE_MISSES_59	20800
L2_MISSES = 835379
L2_total_cache_accesses = 1095281
L2_total_cache_misses = 835379
L2_total_cache_miss_rate = 0.7627
L2_total_cache_pending_hits = 4852
L2_total_cache_reservation_fails = 1011539
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 672239
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336723
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 627
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2457
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3861542
icnt_total_pkts_simt_to_mem=2249481
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.5183
gpu_ipc_2 =     436.5758
gpu_tot_sim_cycle_stream_1 = 896884
gpu_tot_sim_cycle_stream_2 = 896897
gpu_sim_insn_1 = 7639895
gpu_sim_insn_2 = 391563520
gpu_sim_cycle = 896901
gpu_sim_insn = 399203415
gpu_ipc =     445.0919
gpu_tot_sim_cycle = 896901
gpu_tot_sim_insn = 399203415
gpu_tot_ipc =     445.0919
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3761771
gpu_stall_icnt2sh    = 829499
gpu_total_sim_rate=258050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6646889
	L1I_total_cache_misses = 11871
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 26019, Miss = 20626, Miss_rate = 0.793, Pending_hits = 1840, Reservation_fails = 757366
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 24310, Miss = 19254, Miss_rate = 0.792, Pending_hits = 1674, Reservation_fails = 714095
	L1D_cache_core[3]: Access = 20094, Miss = 16087, Miss_rate = 0.801, Pending_hits = 1250, Reservation_fails = 627593
	L1D_cache_core[4]: Access = 26842, Miss = 21728, Miss_rate = 0.809, Pending_hits = 1937, Reservation_fails = 785354
	L1D_cache_core[5]: Access = 15767, Miss = 12201, Miss_rate = 0.774, Pending_hits = 903, Reservation_fails = 444336
	L1D_cache_core[6]: Access = 25181, Miss = 20181, Miss_rate = 0.801, Pending_hits = 1851, Reservation_fails = 744550
	L1D_cache_core[7]: Access = 20140, Miss = 15763, Miss_rate = 0.783, Pending_hits = 1217, Reservation_fails = 605729
	L1D_cache_core[8]: Access = 25922, Miss = 20955, Miss_rate = 0.808, Pending_hits = 1856, Reservation_fails = 744790
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 26275, Miss = 20919, Miss_rate = 0.796, Pending_hits = 1784, Reservation_fails = 782449
	L1D_cache_core[11]: Access = 20069, Miss = 15945, Miss_rate = 0.795, Pending_hits = 1196, Reservation_fails = 616338
	L1D_cache_core[12]: Access = 26095, Miss = 21137, Miss_rate = 0.810, Pending_hits = 1915, Reservation_fails = 767329
	L1D_cache_core[13]: Access = 15745, Miss = 12095, Miss_rate = 0.768, Pending_hits = 942, Reservation_fails = 431274
	L1D_cache_core[14]: Access = 26109, Miss = 20817, Miss_rate = 0.797, Pending_hits = 1944, Reservation_fails = 762636
	L1D_cache_core[15]: Access = 20112, Miss = 15586, Miss_rate = 0.775, Pending_hits = 1157, Reservation_fails = 580395
	L1D_cache_core[16]: Access = 25206, Miss = 20298, Miss_rate = 0.805, Pending_hits = 1880, Reservation_fails = 727196
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 26390, Miss = 21268, Miss_rate = 0.806, Pending_hits = 1845, Reservation_fails = 789336
	L1D_cache_core[19]: Access = 18672, Miss = 14378, Miss_rate = 0.770, Pending_hits = 1190, Reservation_fails = 533294
	L1D_cache_core[20]: Access = 25874, Miss = 20904, Miss_rate = 0.808, Pending_hits = 1823, Reservation_fails = 743219
	L1D_cache_core[21]: Access = 15270, Miss = 11620, Miss_rate = 0.761, Pending_hits = 814, Reservation_fails = 417888
	L1D_cache_core[22]: Access = 26582, Miss = 21060, Miss_rate = 0.792, Pending_hits = 1914, Reservation_fails = 779721
	L1D_cache_core[23]: Access = 20954, Miss = 16063, Miss_rate = 0.767, Pending_hits = 1266, Reservation_fails = 608365
	L1D_cache_core[24]: Access = 26654, Miss = 21352, Miss_rate = 0.801, Pending_hits = 1918, Reservation_fails = 772039
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 25042, Miss = 19956, Miss_rate = 0.797, Pending_hits = 1700, Reservation_fails = 734193
	L1D_cache_core[27]: Access = 17952, Miss = 13988, Miss_rate = 0.779, Pending_hits = 1074, Reservation_fails = 517791
	L1D_cache_core[28]: Access = 20951, Miss = 16053, Miss_rate = 0.766, Pending_hits = 1192, Reservation_fails = 605385
	L1D_cache_core[29]: Access = 20349, Miss = 15880, Miss_rate = 0.780, Pending_hits = 1308, Reservation_fails = 589417
	L1D_cache_core[30]: Access = 20900, Miss = 20900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686925
	L1D_cache_core[31]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691723
	L1D_cache_core[32]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707019
	L1D_cache_core[33]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707218
	L1D_cache_core[34]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711537
	L1D_cache_core[35]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689403
	L1D_cache_core[36]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 681495
	L1D_cache_core[37]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686986
	L1D_cache_core[38]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685857
	L1D_cache_core[39]: Access = 20900, Miss = 20900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697631
	L1D_cache_core[40]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722027
	L1D_cache_core[41]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719675
	L1D_cache_core[42]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697718
	L1D_cache_core[43]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691060
	L1D_cache_core[44]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730601
	L1D_cache_core[45]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722171
	L1D_cache_core[46]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721258
	L1D_cache_core[47]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693332
	L1D_cache_core[48]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693005
	L1D_cache_core[49]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690653
	L1D_cache_core[50]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708271
	L1D_cache_core[51]: Access = 20880, Miss = 20880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697864
	L1D_cache_core[52]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682469
	L1D_cache_core[53]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 724931
	L1D_cache_core[54]: Access = 20940, Miss = 20940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670665
	L1D_cache_core[55]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692635
	L1D_cache_core[56]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685047
	L1D_cache_core[57]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713765
	L1D_cache_core[58]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718286
	L1D_cache_core[59]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 724458
	L1D_total_cache_accesses = 1217306
	L1D_total_cache_misses = 1092765
	L1D_total_cache_miss_rate = 0.8977
	L1D_total_cache_pending_hits = 39745
	L1D_total_cache_reservation_fails = 38251844
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 110601
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 691599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30082784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 109241
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8169060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6635018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11871
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1222, 623, 1252, 1066, 845, 624, 827, 1018, 1256, 603, 823, 1106, 841, 171, 852, 640, 1294, 1027, 849, 1084, 1294, 627, 1236, 612, 817, 625, 827, 623, 842, 623, 1250, 1055, 379, 611, 811, 624, 830, 623, 849, 570, 832, 1069, 368, 637, 1292, 569, 841, 626, 
shader 0 total_cycles, active_cycles, idle cycles = 896901, 19992, 876908 
shader 1 total_cycles, active_cycles, idle cycles = 708054, 2345, 705708 
shader 2 total_cycles, active_cycles, idle cycles = 896901, 19068, 877832 
shader 3 total_cycles, active_cycles, idle cycles = 859080, 12024, 847056 
shader 4 total_cycles, active_cycles, idle cycles = 896901, 19344, 877557 
shader 5 total_cycles, active_cycles, idle cycles = 803090, 8743, 794346 
shader 6 total_cycles, active_cycles, idle cycles = 896901, 18820, 878081 
shader 7 total_cycles, active_cycles, idle cycles = 854533, 12405, 842128 
shader 8 total_cycles, active_cycles, idle cycles = 896901, 19094, 877806 
shader 9 total_cycles, active_cycles, idle cycles = 708054, 3207, 704846 
shader 10 total_cycles, active_cycles, idle cycles = 896901, 20261, 876640 
shader 11 total_cycles, active_cycles, idle cycles = 853642, 11470, 842171 
shader 12 total_cycles, active_cycles, idle cycles = 896901, 19185, 877716 
shader 13 total_cycles, active_cycles, idle cycles = 803090, 8751, 794338 
shader 14 total_cycles, active_cycles, idle cycles = 896901, 19820, 877081 
shader 15 total_cycles, active_cycles, idle cycles = 818611, 12560, 806051 
shader 16 total_cycles, active_cycles, idle cycles = 896901, 18855, 878046 
shader 17 total_cycles, active_cycles, idle cycles = 708054, 2306, 705747 
shader 18 total_cycles, active_cycles, idle cycles = 896901, 19002, 877899 
shader 19 total_cycles, active_cycles, idle cycles = 803090, 11622, 791467 
shader 20 total_cycles, active_cycles, idle cycles = 896901, 19072, 877829 
shader 21 total_cycles, active_cycles, idle cycles = 803090, 9133, 793956 
shader 22 total_cycles, active_cycles, idle cycles = 896901, 20244, 876657 
shader 23 total_cycles, active_cycles, idle cycles = 836352, 13756, 822596 
shader 24 total_cycles, active_cycles, idle cycles = 896901, 20214, 876686 
shader 25 total_cycles, active_cycles, idle cycles = 708054, 1218, 706836 
shader 26 total_cycles, active_cycles, idle cycles = 896901, 19119, 877781 
shader 27 total_cycles, active_cycles, idle cycles = 803090, 10928, 792162 
shader 28 total_cycles, active_cycles, idle cycles = 830365, 15095, 815269 
shader 29 total_cycles, active_cycles, idle cycles = 825054, 12688, 812366 
shader 30 total_cycles, active_cycles, idle cycles = 839685, 204714, 634971 
shader 31 total_cycles, active_cycles, idle cycles = 863817, 203938, 659879 
shader 32 total_cycles, active_cycles, idle cycles = 869873, 203938, 665935 
shader 33 total_cycles, active_cycles, idle cycles = 868417, 203744, 664673 
shader 34 total_cycles, active_cycles, idle cycles = 872187, 204326, 667861 
shader 35 total_cycles, active_cycles, idle cycles = 855125, 203744, 651381 
shader 36 total_cycles, active_cycles, idle cycles = 852784, 204520, 648264 
shader 37 total_cycles, active_cycles, idle cycles = 847788, 204520, 643268 
shader 38 total_cycles, active_cycles, idle cycles = 849285, 203938, 645347 
shader 39 total_cycles, active_cycles, idle cycles = 857757, 204714, 653043 
shader 40 total_cycles, active_cycles, idle cycles = 887909, 203938, 683971 
shader 41 total_cycles, active_cycles, idle cycles = 880897, 203744, 677153 
shader 42 total_cycles, active_cycles, idle cycles = 858269, 204326, 653943 
shader 43 total_cycles, active_cycles, idle cycles = 863358, 203744, 659614 
shader 44 total_cycles, active_cycles, idle cycles = 868989, 203744, 665245 
shader 45 total_cycles, active_cycles, idle cycles = 883509, 203744, 679765 
shader 46 total_cycles, active_cycles, idle cycles = 878884, 204520, 674364 
shader 47 total_cycles, active_cycles, idle cycles = 864984, 204132, 660852 
shader 48 total_cycles, active_cycles, idle cycles = 851167, 204132, 647035 
shader 49 total_cycles, active_cycles, idle cycles = 854260, 203938, 650322 
shader 50 total_cycles, active_cycles, idle cycles = 873443, 203744, 669699 
shader 51 total_cycles, active_cycles, idle cycles = 862634, 204520, 658114 
shader 52 total_cycles, active_cycles, idle cycles = 855330, 203744, 651586 
shader 53 total_cycles, active_cycles, idle cycles = 886368, 203744, 682624 
shader 54 total_cycles, active_cycles, idle cycles = 835992, 205102, 630890 
shader 55 total_cycles, active_cycles, idle cycles = 871634, 203744, 667890 
shader 56 total_cycles, active_cycles, idle cycles = 864014, 203744, 660270 
shader 57 total_cycles, active_cycles, idle cycles = 876471, 204132, 672339 
shader 58 total_cycles, active_cycles, idle cycles = 890298, 203744, 686554 
shader 59 total_cycles, active_cycles, idle cycles = 890049, 203744, 686305 
warps_exctd_sm 0 = 12288 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 12288 
warps_exctd_sm 3 = 6144 
warps_exctd_sm 4 = 12288 
warps_exctd_sm 5 = 5376 
warps_exctd_sm 6 = 12288 
warps_exctd_sm 7 = 5632 
warps_exctd_sm 8 = 12288 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 12288 
warps_exctd_sm 11 = 6144 
warps_exctd_sm 12 = 12288 
warps_exctd_sm 13 = 5376 
warps_exctd_sm 14 = 12288 
warps_exctd_sm 15 = 5632 
warps_exctd_sm 16 = 12288 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 12288 
warps_exctd_sm 19 = 6144 
warps_exctd_sm 20 = 11776 
warps_exctd_sm 21 = 5888 
warps_exctd_sm 22 = 11776 
warps_exctd_sm 23 = 5120 
warps_exctd_sm 24 = 11776 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 11776 
warps_exctd_sm 27 = 6400 
warps_exctd_sm 28 = 10240 
warps_exctd_sm 29 = 6144 
warps_exctd_sm 30 = 4096 
warps_exctd_sm 31 = 4096 
warps_exctd_sm 32 = 4096 
warps_exctd_sm 33 = 4096 
warps_exctd_sm 34 = 4096 
warps_exctd_sm 35 = 4096 
warps_exctd_sm 36 = 4096 
warps_exctd_sm 37 = 4096 
warps_exctd_sm 38 = 4096 
warps_exctd_sm 39 = 4096 
warps_exctd_sm 40 = 4096 
warps_exctd_sm 41 = 4096 
warps_exctd_sm 42 = 4096 
warps_exctd_sm 43 = 4096 
warps_exctd_sm 44 = 4096 
warps_exctd_sm 45 = 4096 
warps_exctd_sm 46 = 4096 
warps_exctd_sm 47 = 4096 
warps_exctd_sm 48 = 4096 
warps_exctd_sm 49 = 4096 
warps_exctd_sm 50 = 4096 
warps_exctd_sm 51 = 4096 
warps_exctd_sm 52 = 4096 
warps_exctd_sm 53 = 4096 
warps_exctd_sm 54 = 4096 
warps_exctd_sm 55 = 4096 
warps_exctd_sm 56 = 4096 
warps_exctd_sm 57 = 4096 
warps_exctd_sm 58 = 4096 
warps_exctd_sm 59 = 4096 
gpgpu_n_tot_thrd_icount = 418703744
gpgpu_n_tot_w_icount = 13084492
gpgpu_n_stall_shd_mem = 38650478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 691559
gpgpu_n_mem_write_global = 403484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12918427
gpgpu_n_store_insn = 8278911
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1852014
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38646800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59094724	W0_Idle:20749813	W0_Scoreboard:9584915	W1:162087	W2:123313	W3:120698	W4:94592	W5:67763	W6:31721	W7:16921	W8:5227	W9:1577	W10:103	W11:85	W12:59	W13:29	W14:66	W15:38	W16:281	W17:774	W18:1516	W19:3368	W20:4566	W21:8460	W22:10690	W23:10818	W24:10867	W25:12221	W26:8843	W27:5525	W28:2474	W29:1140	W30:274	W31:0	W32:12378640
Warp Occupancy Distribution:
Stall:31311230	W0_Idle:16740842	W0_Scoreboard:1671066	W1:162087	W2:123313	W3:120698	W4:94592	W5:67763	W6:31721	W7:16921	W8:5227	W9:1577	W10:103	W11:85	W12:59	W13:29	W14:66	W15:38	W16:281	W17:774	W18:1516	W19:3368	W20:4566	W21:8460	W22:10690	W23:10818	W24:10867	W25:12221	W26:8843	W27:5525	W28:2474	W29:1140	W30:274	W31:0	W32:134600
Warp Occupancy Distribution:
Stall:27783494	W0_Idle:4008971	W0_Scoreboard:7913849	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12244040
warp_utilization0: 0.127638
warp_utilization1: 0.016626
warp_utilization2: 0.235687
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5532472 {8:691559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40144032 {40:153422,72:20,136:250042,}
traffic_breakdown_coretomem[INST_ACC_R] = 5984 {8:748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93955464 {136:690849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3227016 {8:403377,}
traffic_breakdown_memtocore[INST_ACC_R] = 101728 {136:748,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1083 
averagemflatency_1 = 1118 
averagemflatency_2= 1057 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 896900 
mrq_lat_table:332832 	11468 	18131 	40156 	121858 	187035 	237740 	162288 	42242 	1749 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9105 	88829 	433272 	529418 	33615 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18636 	8070 	17768 	62793 	97488 	267637 	432180 	182529 	8441 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	362308 	298728 	29250 	623 	0 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	140078 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	46 	323 	1423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        22        22        20        18        64        64        12        14        56        56        32        60 
dram[1]:        18        30        54        60        28        19        26        30        64        50        26        16        56        56        60        24 
dram[2]:        18        16        64        54        22        22        38        26        64        64        14        14        56        56        56        50 
dram[3]:        17        28        64        36        19        17        20        32        64        28        16        20        56        60        60        40 
dram[4]:        14        24        64        46        32        22        20        24        64        28        14        16        56        60        60        46 
dram[5]:        16        18        58        62        22        22        38        28        64        48        14        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      3761      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      5814      3578      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3697      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      2926      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      3852      3991 
average row accesses per activate:
dram[0]:  1.545441  1.542055  1.585814  1.586407  1.660644  1.681017  1.595628  1.607719  1.677489  1.680848  1.658781  1.681780  1.569197  1.568541  1.568807  1.573097 
dram[1]:  1.592150  1.597073  1.632848  1.625730  1.697687  1.672198  1.643649  1.644372  1.696920  1.692522  1.681341  1.675873  1.606921  1.616669  1.610050  1.595833 
dram[2]:  1.563254  1.578828  1.611153  1.601568  1.683610  1.673370  1.635278  1.652157  1.704520  1.704182  1.696532  1.711892  1.613727  1.597911  1.621887  1.600855 
dram[3]:  1.598074  1.590183  1.620835  1.630241  1.671972  1.661006  1.636923  1.655554  1.714249  1.701660  1.698025  1.698374  1.604029  1.616400  1.582780  1.623734 
dram[4]:  1.583655  1.584031  1.609883  1.637369  1.690101  1.693575  1.642985  1.655244  1.700759  1.696040  1.706995  1.692762  1.593785  1.597915  1.603170  1.620679 
dram[5]:  1.598016  1.582201  1.627557  1.615908  1.698516  1.673485  1.659738  1.633416  1.716907  1.705184  1.711024  1.711836  1.608917  1.611934  1.607935  1.597498 
average row locality = 1155527/703996 = 1.641383
average row locality_1 = 280509/163939 = 1.711057
average row locality_2 = 875018/540057 = 1.620233
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7936      7973      8097      8144      8957      8905      9413      9304      9767      9617      9695      9656      8636      8599      8320      8287 
dram[1]:      8045      7963      7999      8084      8775      8683      8992      9145      9306      9339      9300      9232      8324      8339      7917      8100 
dram[2]:      7867      7861      8047      8090      8822      8891      9246      9306      9704      9729      9597      9544      8504      8577      8121      8241 
dram[3]:      7829      8035      8051      8000      8782      8797      9073      8935      9277      9421      9276      9216      8345      8297      8112      7953 
dram[4]:      8053      7970      8103      8045      8885      9005      9413      9320      9702      9776      9634      9638      8723      8475      8300      8207 
dram[5]:      8006      7972      8062      8150      8692      8706      9061      9001      9394      9508      9360      9305      8272      8278      8035      7846 
total reads: 835292
bank skew: 9776/7829 = 1.25
chip skew: 141306/137399 = 1.03
number of total write accesses:
dram[0]:      2624      2624      2769      2780      4187      4254      3437      3442      4235      4171      4189      4180      2816      2809      2624      2624 
dram[1]:      2624      2624      2768      2772      4141      4014      3457      3418      4137      4037      4145      4056      2820      2795      2624      2624 
dram[2]:      2624      2624      2759      2735      4162      4173      3483      3409      4210      4126      4154      4146      2805      2741      2624      2624 
dram[3]:      2624      2624      2747      2771      4140      4016      3420      3480      4161      4114      4225      4157      2803      2722      2624      2624 
dram[4]:      2624      2624      2746      2760      4193      4151      3491      3480      4183      4101      4179      4115      2816      2712      2624      2624 
dram[5]:      2624      2624      2758      2780      4125      4056      3475      3444      4173      4142      4205      4174      2807      2717      2624      2624 
total reads: 320247
bank skew: 4254/2624 = 1.62
chip skew: 53765/53056 = 1.01
average mf latency per bank:
dram[0]:        886       894       914       917      1435      1496      1694      1717      1001       988       997      1003       943       954       926       924
dram[1]:        797       785       803       800      1280      1369      1480      1470       876       875       869       874       819       828       798       808
dram[2]:        814       820       835       856      1348      1409      1524      1560       897       928       901       916       860      1137       838       866
dram[3]:        782       782       806       788      1301      1361      1478      1457       866       854       870       861       826       811       808       794
dram[4]:        844       821       858       833      1410      1427      1581      1550       946       928       946       937       894       870       874       853
dram[5]:        784       785       810       806      1335      1357      1455      1464       869       878       867       869       822       811       803       796
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3692      3693      3836      3845      4176      4173      3985      4301      4481      3482      3501      3276      3131      2728
dram[2]:       3539      3237      3598      3817      4015      4352      3409      4169      3503      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      2960      3606      3671      3778      4078      3356      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3469      3654      3689
dram[5]:       3523      2736      4533      3712      4253      3948      3640      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=560064 n_act=120796 n_pre=120781 n_req=190842 n_req_1=45005 n_req_2=145837 n_req_3=0 n_rd=282606 n_write=99662 bw_util=0.6315 bw_util_1=0.1388 bw_util_2=0.4927 bw_util_3=0 blp=9.217707 blp_1= 2.508645 blp_2= 7.142982 blp_3= -nan
 n_activity=1164264 dram_eff=0.6421 dram_eff_1=0.1411 dram_eff_2=0.501 dram_eff_3=0
bk0: 15872a 654626i bk1: 15946a 638771i bk2: 16194a 616193i bk3: 16288a 600945i bk4: 17914a 461178i bk5: 17810a 433625i bk6: 18822a 452637i bk7: 18608a 428712i bk8: 19532a 471822i bk9: 19234a 458240i bk10: 19390a 434268i bk11: 19312a 420427i bk12: 17272a 550304i bk13: 17198a 536029i bk14: 16640a 551664i bk15: 16574a 536249i 
bw_dist = 0.139	0.493	0.000	0.352	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9109
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578395 n_act=115854 n_pre=115839 n_req=186578 n_req_1=40742 n_req_2=145836 n_req_3=0 n_rd=275073 n_write=98748 bw_util=0.6179 bw_util_1=0.1252 bw_util_2=0.4927 bw_util_3=0 blp=8.676091 blp_1= 2.185445 blp_2= 7.016760 blp_3= -nan
 n_activity=1164971 dram_eff=0.628 dram_eff_1=0.1272 dram_eff_2=0.5007 dram_eff_3=0
bk0: 16088a 672271i bk1: 15926a 661410i bk2: 15998a 642907i bk3: 16164a 631352i bk4: 17550a 497053i bk5: 17366a 490705i bk6: 17984a 498925i bk7: 18289a 470135i bk8: 18612a 521808i bk9: 18678a 513270i bk10: 18596a 487585i bk11: 18464a 483535i bk12: 16648a 582651i bk13: 16676a 574112i bk14: 15834a 598791i bk15: 16200a 569172i 
bw_dist = 0.125	0.493	0.000	0.366	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9056
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=569003 n_act=117713 n_pre=117697 n_req=189405 n_req_1=43569 n_req_2=145836 n_req_3=0 n_rd=280285 n_write=99211 bw_util=0.6271 bw_util_1=0.1344 bw_util_2=0.4927 bw_util_3=0 blp=8.942628 blp_1= 2.331902 blp_2= 7.062018 blp_3= -nan
 n_activity=1160948 dram_eff=0.6395 dram_eff_1=0.137 dram_eff_2=0.5025 dram_eff_3=0
bk0: 15734a 669572i bk1: 15722a 658948i bk2: 16094a 632725i bk3: 16180a 621201i bk4: 17644a 483372i bk5: 17782a 453225i bk6: 18492a 472843i bk7: 18612a 458402i bk8: 19408a 494813i bk9: 19458a 477196i bk10: 19185a 467791i bk11: 19088a 453820i bk12: 17008a 572324i bk13: 17154a 558180i bk14: 16242a 573615i bk15: 16482a 548433i 
bw_dist = 0.134	0.493	0.000	0.354	0.019
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4506
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578588 n_act=115767 n_pre=115752 n_req=186563 n_req_1=40723 n_req_2=145840 n_req_3=0 n_rd=274793 n_write=99009 bw_util=0.6177 bw_util_1=0.1249 bw_util_2=0.4927 bw_util_3=0 blp=8.755672 blp_1= 2.208422 blp_2= 7.066141 blp_3= -nan
 n_activity=1162515 dram_eff=0.629 dram_eff_1=0.1272 dram_eff_2=0.5018 dram_eff_3=0
bk0: 15657a 677760i bk1: 16070a 654076i bk2: 16102a 642029i bk3: 16000a 635330i bk4: 17562a 487208i bk5: 17594a 482781i bk6: 18146a 494244i bk7: 17870a 479709i bk8: 18554a 519469i bk9: 18842a 497366i bk10: 18550a 477060i bk11: 18432a 467881i bk12: 16690a 585420i bk13: 16594a 579787i bk14: 16224a 575924i bk15: 15906a 571484i 
bw_dist = 0.125	0.493	0.000	0.364	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7757
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=565860 n_act=118158 n_pre=118144 n_req=190508 n_req_1=44672 n_req_2=145836 n_req_3=0 n_rd=282492 n_write=99255 bw_util=0.6308 bw_util_1=0.1381 bw_util_2=0.4927 bw_util_3=0 blp=9.031863 blp_1= 2.370504 blp_2= 7.111982 blp_3= -nan
 n_activity=1162695 dram_eff=0.6423 dram_eff_1=0.1406 dram_eff_2=0.5017 dram_eff_3=0
bk0: 16106a 661169i bk1: 15940a 651942i bk2: 16206a 629003i bk3: 16090a 627846i bk4: 17770a 463981i bk5: 18006a 455370i bk6: 18826a 463281i bk7: 18640a 445010i bk8: 19404a 486975i bk9: 19552a 470428i bk10: 19268a 453632i bk11: 19274a 441234i bk12: 17446a 558649i bk13: 16950a 559002i bk14: 16600a 560568i bk15: 16414a 549911i 
bw_dist = 0.138	0.493	0.000	0.351	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5336
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1183909 n_nop=578035 n_act=115704 n_pre=115688 n_req=186834 n_req_1=41000 n_req_2=145834 n_req_3=0 n_rd=275296 n_write=99186 bw_util=0.6185 bw_util_1=0.1258 bw_util_2=0.4927 bw_util_3=0 blp=8.757403 blp_1= 2.199224 blp_2= 7.070662 blp_3= -nan
 n_activity=1165153 dram_eff=0.6285 dram_eff_1=0.1278 dram_eff_2=0.5007 dram_eff_3=0
bk0: 16012a 669213i bk1: 15944a 659577i bk2: 16124a 636680i bk3: 16300a 628338i bk4: 17384a 496497i bk5: 17412a 482525i bk6: 18122a 491033i bk7: 18002a 470033i bk8: 18788a 507717i bk9: 19016a 494249i bk10: 18720a 473321i bk11: 18610a 464616i bk12: 16544a 589389i bk13: 16556a 583611i bk14: 16070a 582454i bk15: 15692a 573987i 
bw_dist = 0.126	0.493	0.000	0.366	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91568, Miss = 70821, Miss_rate = 0.773, Pending_hits = 457, Reservation_fails = 91073
L2_cache_bank[1]: Access = 91655, Miss = 70488, Miss_rate = 0.769, Pending_hits = 432, Reservation_fails = 105067
L2_cache_bank[2]: Access = 89669, Miss = 68668, Miss_rate = 0.766, Pending_hits = 399, Reservation_fails = 70479
L2_cache_bank[3]: Access = 91002, Miss = 68887, Miss_rate = 0.757, Pending_hits = 356, Reservation_fails = 86314
L2_cache_bank[4]: Access = 91136, Miss = 69921, Miss_rate = 0.767, Pending_hits = 415, Reservation_fails = 86939
L2_cache_bank[5]: Access = 93977, Miss = 70249, Miss_rate = 0.748, Pending_hits = 392, Reservation_fails = 110045
L2_cache_bank[6]: Access = 90161, Miss = 68757, Miss_rate = 0.763, Pending_hits = 387, Reservation_fails = 69634
L2_cache_bank[7]: Access = 90742, Miss = 68657, Miss_rate = 0.757, Pending_hits = 375, Reservation_fails = 75371
L2_cache_bank[8]: Access = 91808, Miss = 70822, Miss_rate = 0.771, Pending_hits = 440, Reservation_fails = 82469
L2_cache_bank[9]: Access = 92063, Miss = 70443, Miss_rate = 0.765, Pending_hits = 413, Reservation_fails = 85730
L2_cache_bank[10]: Access = 90742, Miss = 68893, Miss_rate = 0.759, Pending_hits = 394, Reservation_fails = 70142
L2_cache_bank[11]: Access = 90758, Miss = 68773, Miss_rate = 0.758, Pending_hits = 392, Reservation_fails = 78276
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91568, Miss = 70821 (0.773), PendingHit = 457 (0.00499)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91655, Miss = 70488 (0.769), PendingHit = 432 (0.00471)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89669, Miss = 68668 (0.766), PendingHit = 399 (0.00445)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91002, Miss = 68887 (0.757), PendingHit = 356 (0.00391)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91136, Miss = 69921 (0.767), PendingHit = 415 (0.00455)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93977, Miss = 70249 (0.748), PendingHit = 392 (0.00417)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90161, Miss = 68757 (0.763), PendingHit = 387 (0.00429)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90742, Miss = 68657 (0.757), PendingHit = 375 (0.00413)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91808, Miss = 70822 (0.771), PendingHit = 440 (0.00479)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92063, Miss = 70443 (0.765), PendingHit = 413 (0.00449)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90742, Miss = 68893 (0.759), PendingHit = 394 (0.00434)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90758, Miss = 68773 (0.758), PendingHit = 392 (0.00432)
L2 Cache Total Miss Rate = 0.763
Stream 1: L2 Cache Miss Rate = 0.448
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 469711
Stream 1: Misses  = 210360
Stream 2: Accesses  = 625570
Stream 2: Misses  = 625019
Stream 1+2: Accesses  = 1095281
Stream 1+2: Misses  = 835379
Total Accesses  = 1095281
MPKI-CORES
CORE_L2MPKI_0	25.931
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	24.384
CORE_L2MPKI_3	33.130
CORE_L2MPKI_4	28.283
CORE_L2MPKI_5	29.863
CORE_L2MPKI_6	25.690
CORE_L2MPKI_7	33.643
CORE_L2MPKI_8	26.953
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	26.665
CORE_L2MPKI_11	32.509
CORE_L2MPKI_12	27.614
CORE_L2MPKI_13	30.157
CORE_L2MPKI_14	26.653
CORE_L2MPKI_15	32.766
CORE_L2MPKI_16	26.489
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	27.803
CORE_L2MPKI_19	30.447
CORE_L2MPKI_20	27.708
CORE_L2MPKI_21	27.790
CORE_L2MPKI_22	27.567
CORE_L2MPKI_23	33.965
CORE_L2MPKI_24	27.596
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	26.209
CORE_L2MPKI_27	31.483
CORE_L2MPKI_28	24.964
CORE_L2MPKI_29	31.967
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.597
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 25.309
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	9092
CORE_MISSES_1	148
CORE_MISSES_2	8321
CORE_MISSES_3	7503
CORE_MISSES_4	10031
CORE_MISSES_5	5218
CORE_MISSES_6	8882
CORE_MISSES_7	7318
CORE_MISSES_8	9399
CORE_MISSES_9	196
CORE_MISSES_10	9341
CORE_MISSES_11	7390
CORE_MISSES_12	9666
CORE_MISSES_13	5286
CORE_MISSES_14	9300
CORE_MISSES_15	7134
CORE_MISSES_16	9166
CORE_MISSES_17	193
CORE_MISSES_18	9773
CORE_MISSES_19	6642
CORE_MISSES_20	9451
CORE_MISSES_21	4979
CORE_MISSES_22	9490
CORE_MISSES_23	7236
CORE_MISSES_24	9495
CORE_MISSES_25	64
CORE_MISSES_26	8855
CORE_MISSES_27	6403
CORE_MISSES_28	7129
CORE_MISSES_29	7259
CORE_MISSES_30	20901
CORE_MISSES_31	20821
CORE_MISSES_32	20821
CORE_MISSES_33	20806
CORE_MISSES_34	20865
CORE_MISSES_35	20801
CORE_MISSES_36	20882
CORE_MISSES_37	20880
CORE_MISSES_38	20821
CORE_MISSES_39	20900
CORE_MISSES_40	20820
CORE_MISSES_41	20800
CORE_MISSES_42	20860
CORE_MISSES_43	20800
CORE_MISSES_44	20800
CORE_MISSES_45	20800
CORE_MISSES_46	20880
CORE_MISSES_47	20840
CORE_MISSES_48	20840
CORE_MISSES_49	20820
CORE_MISSES_50	20800
CORE_MISSES_51	20880
CORE_MISSES_52	20800
CORE_MISSES_53	20800
CORE_MISSES_54	20940
CORE_MISSES_55	20800
CORE_MISSES_56	20800
CORE_MISSES_57	20841
CORE_MISSES_58	20800
CORE_MISSES_59	20800
L2_MISSES = 835379
L2_total_cache_accesses = 1095281
L2_total_cache_misses = 835379
L2_total_cache_miss_rate = 0.7627
L2_total_cache_pending_hits = 4852
L2_total_cache_reservation_fails = 1011539
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 672239
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336723
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 627
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2457
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3861542
icnt_total_pkts_simt_to_mem=2249481
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.2432
gpu_ipc_2 =     431.2367
gpu_tot_sim_cycle_stream_1 = 1361991
gpu_tot_sim_cycle_stream_2 = 1362002
gpu_sim_insn_1 = 9865192
gpu_sim_insn_2 = 587345280
gpu_sim_cycle = 1362008
gpu_sim_insn = 597210472
gpu_ipc =     438.4780
gpu_tot_sim_cycle = 1362008
gpu_tot_sim_insn = 597210472
gpu_tot_ipc =     438.4780
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5977783
gpu_stall_icnt2sh    = 1467190
gpu_total_sim_rate=253377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9847399
	L1I_total_cache_misses = 16034
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 41129, Miss = 33157, Miss_rate = 0.806, Pending_hits = 2471, Reservation_fails = 1206678
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 39398, Miss = 31789, Miss_rate = 0.807, Pending_hits = 2314, Reservation_fails = 1163420
	L1D_cache_core[3]: Access = 35583, Miss = 28747, Miss_rate = 0.808, Pending_hits = 2222, Reservation_fails = 1074557
	L1D_cache_core[4]: Access = 42104, Miss = 34438, Miss_rate = 0.818, Pending_hits = 2565, Reservation_fails = 1234510
	L1D_cache_core[5]: Access = 18417, Miss = 14344, Miss_rate = 0.779, Pending_hits = 1058, Reservation_fails = 522215
	L1D_cache_core[6]: Access = 40250, Miss = 32711, Miss_rate = 0.813, Pending_hits = 2480, Reservation_fails = 1193878
	L1D_cache_core[7]: Access = 35381, Miss = 28189, Miss_rate = 0.797, Pending_hits = 2142, Reservation_fails = 1052068
	L1D_cache_core[8]: Access = 41052, Miss = 33618, Miss_rate = 0.819, Pending_hits = 2472, Reservation_fails = 1194088
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 40818, Miss = 32962, Miss_rate = 0.808, Pending_hits = 2430, Reservation_fails = 1232355
	L1D_cache_core[11]: Access = 35546, Miss = 28502, Miss_rate = 0.802, Pending_hits = 2128, Reservation_fails = 1059193
	L1D_cache_core[12]: Access = 41034, Miss = 33530, Miss_rate = 0.817, Pending_hits = 2576, Reservation_fails = 1216811
	L1D_cache_core[13]: Access = 18486, Miss = 14305, Miss_rate = 0.774, Pending_hits = 1084, Reservation_fails = 508591
	L1D_cache_core[14]: Access = 40768, Miss = 32938, Miss_rate = 0.808, Pending_hits = 2628, Reservation_fails = 1212419
	L1D_cache_core[15]: Access = 35644, Miss = 28147, Miss_rate = 0.790, Pending_hits = 2053, Reservation_fails = 1021890
	L1D_cache_core[16]: Access = 40020, Miss = 32598, Miss_rate = 0.815, Pending_hits = 2538, Reservation_fails = 1176811
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 41319, Miss = 33586, Miss_rate = 0.813, Pending_hits = 2510, Reservation_fails = 1238823
	L1D_cache_core[19]: Access = 33829, Miss = 26745, Miss_rate = 0.791, Pending_hits = 2079, Reservation_fails = 982302
	L1D_cache_core[20]: Access = 40840, Miss = 33301, Miss_rate = 0.815, Pending_hits = 2439, Reservation_fails = 1192688
	L1D_cache_core[21]: Access = 17870, Miss = 13687, Miss_rate = 0.766, Pending_hits = 980, Reservation_fails = 489164
	L1D_cache_core[22]: Access = 41623, Miss = 33554, Miss_rate = 0.806, Pending_hits = 2554, Reservation_fails = 1229104
	L1D_cache_core[23]: Access = 35939, Miss = 28440, Miss_rate = 0.791, Pending_hits = 2098, Reservation_fails = 1057693
	L1D_cache_core[24]: Access = 41994, Miss = 34070, Miss_rate = 0.811, Pending_hits = 2542, Reservation_fails = 1221111
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 39951, Miss = 32282, Miss_rate = 0.808, Pending_hits = 2364, Reservation_fails = 1183720
	L1D_cache_core[27]: Access = 27132, Miss = 21425, Miss_rate = 0.790, Pending_hits = 1647, Reservation_fails = 788178
	L1D_cache_core[28]: Access = 36602, Miss = 28930, Miss_rate = 0.790, Pending_hits = 2072, Reservation_fails = 1054077
	L1D_cache_core[29]: Access = 35498, Miss = 28393, Miss_rate = 0.800, Pending_hits = 2007, Reservation_fails = 1038514
	L1D_cache_core[30]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1062178
	L1D_cache_core[31]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1067963
	L1D_cache_core[32]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1073488
	L1D_cache_core[33]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1072662
	L1D_cache_core[34]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071333
	L1D_cache_core[35]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1055615
	L1D_cache_core[36]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1037378
	L1D_cache_core[37]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1051866
	L1D_cache_core[38]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1049462
	L1D_cache_core[39]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1066712
	L1D_cache_core[40]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084521
	L1D_cache_core[41]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084857
	L1D_cache_core[42]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058072
	L1D_cache_core[43]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1039182
	L1D_cache_core[44]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085811
	L1D_cache_core[45]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078378
	L1D_cache_core[46]: Access = 31340, Miss = 31340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079823
	L1D_cache_core[47]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1067656
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048194
	L1D_cache_core[49]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1064596
	L1D_cache_core[50]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075596
	L1D_cache_core[51]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071669
	L1D_cache_core[52]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1044045
	L1D_cache_core[53]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075201
	L1D_cache_core[54]: Access = 31340, Miss = 31340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1042283
	L1D_cache_core[55]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1057518
	L1D_cache_core[56]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048904
	L1D_cache_core[57]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085591
	L1D_cache_core[58]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075333
	L1D_cache_core[59]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081137
	L1D_total_cache_accesses = 1879457
	L1D_total_cache_misses = 1693539
	L1D_total_cache_miss_rate = 0.9011
	L1D_total_cache_pending_hits = 56808
	L1D_total_cache_reservation_fails = 59525963
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 141112
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1118323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48106035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 139752
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 575216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11419928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9831365
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1457, 749, 1481, 1192, 1075, 743, 1062, 1147, 1496, 723, 1032, 1243, 1075, 292, 1077, 771, 1535, 1145, 1077, 1210, 1522, 748, 1481, 728, 1077, 752, 1077, 732, 1062, 745, 1423, 1175, 619, 739, 1077, 744, 1077, 752, 1017, 691, 1062, 1186, 619, 752, 1520, 698, 1047, 723, 
shader 0 total_cycles, active_cycles, idle cycles = 1362008, 24213, 1337794 
shader 1 total_cycles, active_cycles, idle cycles = 1074018, 2345, 1071672 
shader 2 total_cycles, active_cycles, idle cycles = 1362008, 23298, 1338710 
shader 3 total_cycles, active_cycles, idle cycles = 1324187, 16371, 1307816 
shader 4 total_cycles, active_cycles, idle cycles = 1362008, 23596, 1338411 
shader 5 total_cycles, active_cycles, idle cycles = 1169054, 9555, 1159498 
shader 6 total_cycles, active_cycles, idle cycles = 1362008, 23103, 1338904 
shader 7 total_cycles, active_cycles, idle cycles = 1319640, 16691, 1302948 
shader 8 total_cycles, active_cycles, idle cycles = 1362008, 23346, 1338661 
shader 9 total_cycles, active_cycles, idle cycles = 1074018, 3207, 1070810 
shader 10 total_cycles, active_cycles, idle cycles = 1362008, 24317, 1337691 
shader 11 total_cycles, active_cycles, idle cycles = 1315350, 15872, 1299478 
shader 12 total_cycles, active_cycles, idle cycles = 1362008, 23419, 1338589 
shader 13 total_cycles, active_cycles, idle cycles = 1169054, 9562, 1159492 
shader 14 total_cycles, active_cycles, idle cycles = 1362008, 23978, 1338030 
shader 15 total_cycles, active_cycles, idle cycles = 1279135, 16911, 1262224 
shader 16 total_cycles, active_cycles, idle cycles = 1362008, 23066, 1338941 
shader 17 total_cycles, active_cycles, idle cycles = 1074018, 2306, 1071711 
shader 18 total_cycles, active_cycles, idle cycles = 1362008, 23252, 1338755 
shader 19 total_cycles, active_cycles, idle cycles = 1268197, 15602, 1252594 
shader 20 total_cycles, active_cycles, idle cycles = 1362008, 23259, 1338749 
shader 21 total_cycles, active_cycles, idle cycles = 1169054, 9868, 1159185 
shader 22 total_cycles, active_cycles, idle cycles = 1362008, 24485, 1337523 
shader 23 total_cycles, active_cycles, idle cycles = 1301459, 17891, 1283568 
shader 24 total_cycles, active_cycles, idle cycles = 1362008, 24541, 1337467 
shader 25 total_cycles, active_cycles, idle cycles = 1074018, 1218, 1072800 
shader 26 total_cycles, active_cycles, idle cycles = 1362008, 23294, 1338713 
shader 27 total_cycles, active_cycles, idle cycles = 1169054, 13547, 1155507 
shader 28 total_cycles, active_cycles, idle cycles = 1295472, 19324, 1276147 
shader 29 total_cycles, active_cycles, idle cycles = 1290161, 16784, 1273376 
shader 30 total_cycles, active_cycles, idle cycles = 1304792, 306586, 998206 
shader 31 total_cycles, active_cycles, idle cycles = 1325029, 306004, 1019025 
shader 32 total_cycles, active_cycles, idle cycles = 1317026, 305810, 1011216 
shader 33 total_cycles, active_cycles, idle cycles = 1319475, 305616, 1013859 
shader 34 total_cycles, active_cycles, idle cycles = 1322231, 306586, 1015645 
shader 35 total_cycles, active_cycles, idle cycles = 1303048, 305616, 997432 
shader 36 total_cycles, active_cycles, idle cycles = 1297500, 306392, 991108 
shader 37 total_cycles, active_cycles, idle cycles = 1296645, 306392, 990253 
shader 38 total_cycles, active_cycles, idle cycles = 1299033, 305810, 993223 
shader 39 total_cycles, active_cycles, idle cycles = 1307899, 306586, 1001313 
shader 40 total_cycles, active_cycles, idle cycles = 1338168, 306392, 1031776 
shader 41 total_cycles, active_cycles, idle cycles = 1341244, 305616, 1035628 
shader 42 total_cycles, active_cycles, idle cycles = 1297892, 306586, 991306 
shader 43 total_cycles, active_cycles, idle cycles = 1293889, 305616, 988273 
shader 44 total_cycles, active_cycles, idle cycles = 1312098, 306392, 1005706 
shader 45 total_cycles, active_cycles, idle cycles = 1324402, 306392, 1018010 
shader 46 total_cycles, active_cycles, idle cycles = 1324259, 306974, 1017285 
shader 47 total_cycles, active_cycles, idle cycles = 1319447, 306004, 1013443 
shader 48 total_cycles, active_cycles, idle cycles = 1288314, 306198, 982116 
shader 49 total_cycles, active_cycles, idle cycles = 1312454, 305810, 1006644 
shader 50 total_cycles, active_cycles, idle cycles = 1332537, 305616, 1026921 
shader 51 total_cycles, active_cycles, idle cycles = 1314844, 306586, 1008258 
shader 52 total_cycles, active_cycles, idle cycles = 1300577, 306392, 994185 
shader 53 total_cycles, active_cycles, idle cycles = 1320717, 305616, 1015101 
shader 54 total_cycles, active_cycles, idle cycles = 1289849, 306974, 982875 
shader 55 total_cycles, active_cycles, idle cycles = 1325585, 305616, 1019969 
shader 56 total_cycles, active_cycles, idle cycles = 1317987, 305616, 1012371 
shader 57 total_cycles, active_cycles, idle cycles = 1334797, 306004, 1028793 
shader 58 total_cycles, active_cycles, idle cycles = 1332931, 305616, 1027315 
shader 59 total_cycles, active_cycles, idle cycles = 1331181, 305616, 1025565 
warps_exctd_sm 0 = 13056 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 13056 
warps_exctd_sm 3 = 7072 
warps_exctd_sm 4 = 13056 
warps_exctd_sm 5 = 5632 
warps_exctd_sm 6 = 13056 
warps_exctd_sm 7 = 6656 
warps_exctd_sm 8 = 13056 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 13056 
warps_exctd_sm 11 = 7168 
warps_exctd_sm 12 = 13056 
warps_exctd_sm 13 = 5632 
warps_exctd_sm 14 = 13056 
warps_exctd_sm 15 = 6656 
warps_exctd_sm 16 = 13056 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 13056 
warps_exctd_sm 19 = 6656 
warps_exctd_sm 20 = 12544 
warps_exctd_sm 21 = 6144 
warps_exctd_sm 22 = 12544 
warps_exctd_sm 23 = 5664 
warps_exctd_sm 24 = 12544 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 12544 
warps_exctd_sm 27 = 7168 
warps_exctd_sm 28 = 10784 
warps_exctd_sm 29 = 6720 
warps_exctd_sm 30 = 6144 
warps_exctd_sm 31 = 6144 
warps_exctd_sm 32 = 6144 
warps_exctd_sm 33 = 6144 
warps_exctd_sm 34 = 6144 
warps_exctd_sm 35 = 6144 
warps_exctd_sm 36 = 6144 
warps_exctd_sm 37 = 6144 
warps_exctd_sm 38 = 6144 
warps_exctd_sm 39 = 6144 
warps_exctd_sm 40 = 6144 
warps_exctd_sm 41 = 6144 
warps_exctd_sm 42 = 6144 
warps_exctd_sm 43 = 6144 
warps_exctd_sm 44 = 6144 
warps_exctd_sm 45 = 6144 
warps_exctd_sm 46 = 6144 
warps_exctd_sm 47 = 6144 
warps_exctd_sm 48 = 6144 
warps_exctd_sm 49 = 6144 
warps_exctd_sm 50 = 6144 
warps_exctd_sm 51 = 6144 
warps_exctd_sm 52 = 6144 
warps_exctd_sm 53 = 6144 
warps_exctd_sm 54 = 6144 
warps_exctd_sm 55 = 6144 
warps_exctd_sm 56 = 6144 
warps_exctd_sm 57 = 6144 
warps_exctd_sm 58 = 6144 
warps_exctd_sm 59 = 6144 
gpgpu_n_tot_thrd_icount = 620874368
gpgpu_n_tot_w_icount = 19402324
gpgpu_n_stall_shd_mem = 60222527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1118277
gpgpu_n_mem_write_global = 577666
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 19326351
gpgpu_n_store_insn = 12328161
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2408766
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60218849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89432086	W0_Idle:33098283	W0_Scoreboard:13826815	W1:176873	W2:145187	W3:145585	W4:115324	W5:82555	W6:40292	W7:21029	W8:7655	W9:2755	W10:1106	W11:823	W12:742	W13:619	W14:1104	W15:836	W16:1416	W17:1908	W18:3157	W19:7146	W20:8596	W21:15219	W22:21303	W23:20937	W24:21986	W25:21903	W26:17608	W27:10583	W28:4576	W29:1910	W30:548	W31:0	W32:18501237
Warp Occupancy Distribution:
Stall:47171248	W0_Idle:26736082	W0_Scoreboard:1924214	W1:176873	W2:145187	W3:145585	W4:115324	W5:82555	W6:40292	W7:21029	W8:7655	W9:2755	W10:1106	W11:823	W12:742	W13:619	W14:1104	W15:836	W16:1416	W17:1908	W18:3157	W19:7146	W20:8596	W21:15219	W22:21303	W23:20937	W24:21986	W25:21903	W26:17608	W27:10583	W28:4576	W29:1910	W30:548	W31:0	W32:135177
Warp Occupancy Distribution:
Stall:42260838	W0_Idle:6362201	W0_Scoreboard:11902601	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18366060
warp_utilization0: 0.124567
warp_utilization1: 0.013484
warp_utilization2: 0.232801
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8946216 {8:1118277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59113456 {40:202575,72:30,136:375061,}
traffic_breakdown_coretomem[INST_ACC_R] = 8144 {8:1018,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 152021072 {136:1117802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4620456 {8:577557,}
traffic_breakdown_memtocore[INST_ACC_R] = 138448 {136:1018,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1094 
averagemflatency_1 = 1126 
averagemflatency_2= 1068 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 1362007 
mrq_lat_table:509227 	17387 	27869 	61760 	188423 	286879 	362471 	249648 	64585 	2689 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12296 	124659 	660646 	849364 	48403 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26094 	11445 	24523 	87282 	145572 	408808 	693382 	288895 	10790 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	554952 	513094 	48836 	977 	3 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	196895 	117363 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	55 	469 	2199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        48        46        20        18        64        64        22        24        56        56        32        60 
dram[1]:        18        30        54        60        38        19        26        30        64        50        36        16        56        56        60        24 
dram[2]:        18        16        64        54        38        28        38        26        64        64        38        18        56        56        56        50 
dram[3]:        17        28        64        36        36        34        20        32        64        28        18        20        56        60        60        40 
dram[4]:        14        24        64        46        36        32        20        24        64        28        32        16        56        60        60        46 
dram[5]:        16        18        58        62        48        46        38        28        64        48        24        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      3761      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      5814      3578      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3697      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      2926      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      4135      3991 
average row accesses per activate:
dram[0]:  1.553224  1.555083  1.584376  1.576002  1.674176  1.700951  1.608257  1.612779  1.676960  1.669162  1.659049  1.684572  1.573408  1.577211  1.579216  1.578833 
dram[1]:  1.603245  1.610296  1.637532  1.619713  1.719778  1.696838  1.647054  1.645245  1.703308  1.690899  1.691895  1.695536  1.621473  1.627327  1.631059  1.603295 
dram[2]:  1.553971  1.570263  1.593099  1.593726  1.694761  1.692735  1.622384  1.641792  1.682350  1.684955  1.680889  1.700231  1.600185  1.595249  1.605424  1.598627 
dram[3]:  1.602437  1.602508  1.615294  1.625718  1.697352  1.694567  1.638898  1.659427  1.712875  1.701258  1.693526  1.699019  1.609502  1.619333  1.598876  1.632112 
dram[4]:  1.577544  1.584989  1.601083  1.622933  1.713354  1.706564  1.632942  1.652562  1.695533  1.684740  1.705445  1.689540  1.594862  1.603490  1.604575  1.622347 
dram[5]:  1.596860  1.580100  1.621202  1.600329  1.725644  1.694190  1.662599  1.632662  1.701839  1.702201  1.702914  1.704946  1.605635  1.614104  1.616179  1.599272 
average row locality = 1770981/1077735 = 1.643243
average row locality_1 = 458454/265993 = 1.723557
average row locality_2 = 1312527/811742 = 1.616926
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12526     12555     12533     12571     13940     13973     14364     14198     14955     14850     14735     14651     13153     13250     12804     12721 
dram[1]:     12595     12550     12375     12519     13720     13655     13831     14019     14491     14424     14407     14258     12853     13032     12441     12533 
dram[2]:     12436     12455     12483     12486     13810     13944     14207     14225     14921     14881     14624     14514     13081     13146     12604     12621 
dram[3]:     12404     12581     12462     12349     13818     13709     13957     13790     14466     14582     14380     14290     12971     12951     12582     12354 
dram[4]:     12605     12526     12526     12439     13923     13975     14320     14293     14928     14909     14713     14651     13335     13031     12783     12599 
dram[5]:     12574     12548     12438     12455     13737     13742     13898     13891     14564     14743     14448     14501     12969     12897     12510     12345 
total reads: 1293382
bank skew: 14955/12345 = 1.21
chip skew: 217779/213646 = 1.02
number of total write accesses:
dram[0]:      3904      3904      4057      4070      6423      6600      5075      5086      6225      6108      6101      6205      4219      4205      3912      3912 
dram[1]:      3904      3904      4056      4062      6410      6198      5092      5028      6102      5882      6092      5985      4213      4190      3912      3912 
dram[2]:      3904      3904      4047      4025      6539      6467      5174      5048      6211      6095      6099      6086      4193      4113      3912      3912 
dram[3]:      3904      3904      4035      4061      6501      6253      5028      5159      6181      6107      6154      6139      4204      4086      3912      3910 
dram[4]:      3904      3904      4034      4050      6567      6357      5161      5156      6178      6034      6148      6059      4234      4059      3912      3910 
dram[5]:      3904      3904      4048      4070      6491      6263      5177      5074      6161      6143      6239      6180      4184      4064      3912      3910 
total reads: 477606
bank skew: 6600/3904 = 1.69
chip skew: 80006/78942 = 1.01
average mf latency per bank:
dram[0]:        880       905       901       917      1387      1432      1788      1850       966       978       961       984       921       952       912       925
dram[1]:        802       795       810       806      1250      1346      1609      1599       862       858       858       859       818       826       809       814
dram[2]:        855       860       869       881      1348      1428      1726      1741       922       936       917       927       891      1071       875       891
dram[3]:        803       809       820       807      1271      1360      1637      1632       869       866       868       867       837       831       827       815
dram[4]:        858       841       866       842      1362      1422      1715      1688       932       914       931       918       899       869       882       858
dram[5]:        811       817       825       827      1303      1377      1638      1651       877       889       871       886       846       839       830       833
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3923      3693      3836      3845      4214      4173      3985      4301      4481      3482      3501      3276      3131      2871
dram[2]:       3539      3237      3779      3817      4015      4352      4019      4169      3566      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      2960      3606      3671      3778      4078      3421      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3515      3654      3689
dram[5]:       3523      2882      4533      3712      4253      4431      3882      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=846269 n_act=183848 n_pre=183832 n_req=291950 n_req_1=73193 n_req_2=218757 n_req_3=0 n_rd=435556 n_write=148345 bw_util=0.6366 bw_util_1=0.1499 bw_util_2=0.4867 bw_util_3=0 blp=9.185022 blp_1= 2.486320 blp_2= 7.112540 blp_3= -nan
 n_activity=1774107 dram_eff=0.6451 dram_eff_1=0.1519 dram_eff_2=0.4932 dram_eff_3=0
bk0: 25052a 986345i bk1: 25110a 959777i bk2: 25066a 937313i bk3: 25142a 915742i bk4: 27880a 680592i bk5: 27946a 632601i bk6: 28728a 691967i bk7: 28396a 660147i bk8: 29910a 725796i bk9: 29700a 703278i bk10: 29470a 682221i bk11: 29300a 653134i bk12: 26306a 837283i bk13: 26500a 813187i bk14: 25608a 835281i bk15: 25442a 812386i 
bw_dist = 0.150	0.487	0.000	0.350	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8858
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=869885 n_act=176796 n_pre=176780 n_req=287111 n_req_1=68355 n_req_2=218756 n_req_3=0 n_rd=427406 n_write=146983 bw_util=0.6267 bw_util_1=0.14 bw_util_2=0.4867 bw_util_3=0 blp=8.713720 blp_1= 2.233206 blp_2= 6.985106 blp_3= -nan
 n_activity=1775109 dram_eff=0.6347 dram_eff_1=0.1417 dram_eff_2=0.4929 dram_eff_3=0
bk0: 25190a 1007701i bk1: 25100a 990183i bk2: 24750a 974047i bk3: 25038a 954366i bk4: 27440a 726470i bk5: 27310a 711258i bk6: 27662a 758286i bk7: 28038a 716347i bk8: 28982a 783869i bk9: 28848a 779689i bk10: 28814a 740535i bk11: 28516a 740357i bk12: 25706a 882306i bk13: 26064a 861471i bk14: 24882a 894654i bk15: 25066a 857077i 
bw_dist = 0.140	0.487	0.000	0.361	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9922
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=854690 n_act=181115 n_pre=181100 n_req=290322 n_req_1=71566 n_req_2=218756 n_req_3=0 n_rd=432865 n_write=148080 bw_util=0.6333 bw_util_1=0.1466 bw_util_2=0.4867 bw_util_3=0 blp=9.026452 blp_1= 2.379652 blp_2= 7.074214 blp_3= -nan
 n_activity=1770510 dram_eff=0.643 dram_eff_1=0.1488 dram_eff_2=0.4942 dram_eff_3=0
bk0: 24872a 999130i bk1: 24910a 978176i bk2: 24966a 949721i bk3: 24972a 935805i bk4: 27620a 690741i bk5: 27888a 655311i bk6: 28414a 702819i bk7: 28450a 688132i bk8: 29842a 741581i bk9: 29762a 719017i bk10: 29245a 710567i bk11: 29026a 689749i bk12: 26162a 858205i bk13: 26292a 838906i bk14: 25204a 856398i bk15: 25240a 828175i 
bw_dist = 0.147	0.487	0.000	0.352	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6029
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=868027 n_act=177362 n_pre=177346 n_req=287401 n_req_1=68645 n_req_2=218756 n_req_3=0 n_rd=427292 n_write=147823 bw_util=0.6269 bw_util_1=0.1402 bw_util_2=0.4867 bw_util_3=0 blp=8.807968 blp_1= 2.271394 blp_2= 7.020765 blp_3= -nan
 n_activity=1773257 dram_eff=0.6356 dram_eff_1=0.1422 dram_eff_2=0.4935 dram_eff_3=0
bk0: 24808a 1015553i bk1: 25162a 987386i bk2: 24924a 971201i bk3: 24698a 959726i bk4: 27636a 699906i bk5: 27418a 699007i bk6: 27914a 747182i bk7: 27580a 721024i bk8: 28932a 775639i bk9: 29164a 748585i bk10: 28760a 728231i bk11: 28580a 707792i bk12: 25942a 877355i bk13: 25902a 868242i bk14: 25164a 869566i bk15: 24708a 855411i 
bw_dist = 0.140	0.487	0.000	0.359	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0399
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=853715 n_act=180527 n_pre=180511 n_req=291400 n_req_1=72650 n_req_2=218750 n_req_3=0 n_rd=435101 n_write=147996 bw_util=0.6357 bw_util_1=0.149 bw_util_2=0.4867 bw_util_3=0 blp=9.035459 blp_1= 2.382610 blp_2= 7.089790 blp_3= -nan
 n_activity=1772097 dram_eff=0.6449 dram_eff_1=0.1512 dram_eff_2=0.4938 dram_eff_3=0
bk0: 25210a 993098i bk1: 25052a 975443i bk2: 25052a 954856i bk3: 24878a 950509i bk4: 27846a 672955i bk5: 27950a 668727i bk6: 28640a 704217i bk7: 28586a 675697i bk8: 29856a 740243i bk9: 29818a 722431i bk10: 29424a 697647i bk11: 29296a 681106i bk12: 26670a 846894i bk13: 26062a 847366i bk14: 25563a 849241i bk15: 25198a 835128i 
bw_dist = 0.149	0.487	0.000	0.350	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5939
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=865079 n_act=178087 n_pre=178071 n_req=288118 n_req_1=69365 n_req_2=218753 n_req_3=0 n_rd=428520 n_write=148093 bw_util=0.6284 bw_util_1=0.1417 bw_util_2=0.4867 bw_util_3=0 blp=8.845993 blp_1= 2.294343 blp_2= 7.026653 blp_3= -nan
 n_activity=1775895 dram_eff=0.6362 dram_eff_1=0.1434 dram_eff_2=0.4927 dram_eff_3=0
bk0: 25148a 1000199i bk1: 25096a 987933i bk2: 24876a 964330i bk3: 24910a 946499i bk4: 27474a 712083i bk5: 27484a 698429i bk6: 27796a 736813i bk7: 27782a 707416i bk8: 29128a 765037i bk9: 29486a 737531i bk10: 28896a 715863i bk11: 29002a 692399i bk12: 25938a 876096i bk13: 25794a 872729i bk14: 25020a 875132i bk15: 24690a 851266i 
bw_dist = 0.142	0.487	0.000	0.359	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141340, Miss = 109014, Miss_rate = 0.771, Pending_hits = 565, Reservation_fails = 140664
L2_cache_bank[1]: Access = 141654, Miss = 108770, Miss_rate = 0.768, Pending_hits = 551, Reservation_fails = 174563
L2_cache_bank[2]: Access = 139328, Miss = 106721, Miss_rate = 0.766, Pending_hits = 521, Reservation_fails = 116654
L2_cache_bank[3]: Access = 141205, Miss = 106994, Miss_rate = 0.758, Pending_hits = 455, Reservation_fails = 134029
L2_cache_bank[4]: Access = 141096, Miss = 108167, Miss_rate = 0.767, Pending_hits = 531, Reservation_fails = 138473
L2_cache_bank[5]: Access = 144211, Miss = 108272, Miss_rate = 0.751, Pending_hits = 533, Reservation_fails = 171392
L2_cache_bank[6]: Access = 139995, Miss = 107051, Miss_rate = 0.765, Pending_hits = 504, Reservation_fails = 120644
L2_cache_bank[7]: Access = 141289, Miss = 106615, Miss_rate = 0.755, Pending_hits = 476, Reservation_fails = 129824
L2_cache_bank[8]: Access = 141745, Miss = 109136, Miss_rate = 0.770, Pending_hits = 552, Reservation_fails = 137288
L2_cache_bank[9]: Access = 142555, Miss = 108427, Miss_rate = 0.761, Pending_hits = 508, Reservation_fails = 138379
L2_cache_bank[10]: Access = 140710, Miss = 107138, Miss_rate = 0.761, Pending_hits = 519, Reservation_fails = 117575
L2_cache_bank[11]: Access = 141507, Miss = 107125, Miss_rate = 0.757, Pending_hits = 507, Reservation_fails = 139139
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141340, Miss = 109014 (0.771), PendingHit = 565 (0.004)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141654, Miss = 108770 (0.768), PendingHit = 551 (0.00389)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139328, Miss = 106721 (0.766), PendingHit = 521 (0.00374)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141205, Miss = 106994 (0.758), PendingHit = 455 (0.00322)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141096, Miss = 108167 (0.767), PendingHit = 531 (0.00376)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144211, Miss = 108272 (0.751), PendingHit = 533 (0.0037)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139995, Miss = 107051 (0.765), PendingHit = 504 (0.0036)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141289, Miss = 106615 (0.755), PendingHit = 476 (0.00337)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141745, Miss = 109136 (0.77), PendingHit = 552 (0.00389)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 142555, Miss = 108427 (0.761), PendingHit = 508 (0.00356)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140710, Miss = 107138 (0.761), PendingHit = 519 (0.00369)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141507, Miss = 107125 (0.757), PendingHit = 507 (0.00358)
L2 Cache Total Miss Rate = 0.762
Stream 1: L2 Cache Miss Rate = 0.469
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 758295
Stream 1: Misses  = 355902
Stream 2: Accesses  = 938340
Stream 2: Misses  = 937528
Stream 1+2: Accesses  = 1696635
Stream 1+2: Misses  = 1293430
Total Accesses  = 1696635
MPKI-CORES
CORE_L2MPKI_0	34.507
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	33.464
CORE_L2MPKI_3	43.043
CORE_L2MPKI_4	36.302
CORE_L2MPKI_5	32.074
CORE_L2MPKI_6	34.453
CORE_L2MPKI_7	43.616
CORE_L2MPKI_8	35.562
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	34.790
CORE_L2MPKI_11	42.556
CORE_L2MPKI_12	35.786
CORE_L2MPKI_13	32.102
CORE_L2MPKI_14	34.908
CORE_L2MPKI_15	42.771
CORE_L2MPKI_16	35.015
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	36.003
CORE_L2MPKI_19	41.311
CORE_L2MPKI_20	36.087
CORE_L2MPKI_21	29.810
CORE_L2MPKI_22	35.917
CORE_L2MPKI_23	43.754
CORE_L2MPKI_24	36.146
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	34.708
CORE_L2MPKI_27	38.900
CORE_L2MPKI_28	35.340
CORE_L2MPKI_29	41.848
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.394
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	15456
CORE_MISSES_1	148
CORE_MISSES_2	14671
CORE_MISSES_3	13891
CORE_MISSES_4	16451
CORE_MISSES_5	6127
CORE_MISSES_6	15259
CORE_MISSES_7	13608
CORE_MISSES_8	15846
CORE_MISSES_9	196
CORE_MISSES_10	15457
CORE_MISSES_11	13806
CORE_MISSES_12	15968
CORE_MISSES_13	6188
CORE_MISSES_14	15497
CORE_MISSES_15	13529
CORE_MISSES_16	15418
CORE_MISSES_17	193
CORE_MISSES_18	16136
CORE_MISSES_19	12898
CORE_MISSES_20	15754
CORE_MISSES_21	5845
CORE_MISSES_22	15859
CORE_MISSES_23	13397
CORE_MISSES_24	15993
CORE_MISSES_25	64
CORE_MISSES_26	15092
CORE_MISSES_27	10161
CORE_MISSES_28	13538
CORE_MISSES_29	13456
CORE_MISSES_30	31306
CORE_MISSES_31	31241
CORE_MISSES_32	31221
CORE_MISSES_33	31206
CORE_MISSES_34	31306
CORE_MISSES_35	31202
CORE_MISSES_36	31283
CORE_MISSES_37	31280
CORE_MISSES_38	31221
CORE_MISSES_39	31300
CORE_MISSES_40	31281
CORE_MISSES_41	31200
CORE_MISSES_42	31300
CORE_MISSES_43	31200
CORE_MISSES_44	31280
CORE_MISSES_45	31280
CORE_MISSES_46	31340
CORE_MISSES_47	31240
CORE_MISSES_48	31260
CORE_MISSES_49	31220
CORE_MISSES_50	31200
CORE_MISSES_51	31300
CORE_MISSES_52	31280
CORE_MISSES_53	31200
CORE_MISSES_54	31340
CORE_MISSES_55	31200
CORE_MISSES_56	31200
CORE_MISSES_57	31241
CORE_MISSES_58	31200
CORE_MISSES_59	31200
L2_MISSES = 1293430
L2_total_cache_accesses = 1696635
L2_total_cache_misses = 1293430
L2_total_cache_miss_rate = 0.7624
L2_total_cache_pending_hits = 6222
L2_total_cache_reservation_fails = 1658624
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1113710
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134665
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 541426
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 863
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3368
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6171837
icnt_total_pkts_simt_to_mem=3399900
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.2432
gpu_ipc_2 =     431.2367
gpu_tot_sim_cycle_stream_1 = 1361991
gpu_tot_sim_cycle_stream_2 = 1362002
gpu_sim_insn_1 = 9865192
gpu_sim_insn_2 = 587345280
gpu_sim_cycle = 1362008
gpu_sim_insn = 597210472
gpu_ipc =     438.4780
gpu_tot_sim_cycle = 1362008
gpu_tot_sim_insn = 597210472
gpu_tot_ipc =     438.4780
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5977783
gpu_stall_icnt2sh    = 1467190
gpu_total_sim_rate=253377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9847399
	L1I_total_cache_misses = 16034
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 41129, Miss = 33157, Miss_rate = 0.806, Pending_hits = 2471, Reservation_fails = 1206678
	L1D_cache_core[1]: Access = 1007, Miss = 419, Miss_rate = 0.416, Pending_hits = 86, Reservation_fails = 83
	L1D_cache_core[2]: Access = 39398, Miss = 31789, Miss_rate = 0.807, Pending_hits = 2314, Reservation_fails = 1163420
	L1D_cache_core[3]: Access = 35583, Miss = 28747, Miss_rate = 0.808, Pending_hits = 2222, Reservation_fails = 1074557
	L1D_cache_core[4]: Access = 42104, Miss = 34438, Miss_rate = 0.818, Pending_hits = 2565, Reservation_fails = 1234510
	L1D_cache_core[5]: Access = 18417, Miss = 14344, Miss_rate = 0.779, Pending_hits = 1058, Reservation_fails = 522215
	L1D_cache_core[6]: Access = 40250, Miss = 32711, Miss_rate = 0.813, Pending_hits = 2480, Reservation_fails = 1193878
	L1D_cache_core[7]: Access = 35381, Miss = 28189, Miss_rate = 0.797, Pending_hits = 2142, Reservation_fails = 1052068
	L1D_cache_core[8]: Access = 41052, Miss = 33618, Miss_rate = 0.819, Pending_hits = 2472, Reservation_fails = 1194088
	L1D_cache_core[9]: Access = 1532, Miss = 667, Miss_rate = 0.435, Pending_hits = 93, Reservation_fails = 11583
	L1D_cache_core[10]: Access = 40818, Miss = 32962, Miss_rate = 0.808, Pending_hits = 2430, Reservation_fails = 1232355
	L1D_cache_core[11]: Access = 35546, Miss = 28502, Miss_rate = 0.802, Pending_hits = 2128, Reservation_fails = 1059193
	L1D_cache_core[12]: Access = 41034, Miss = 33530, Miss_rate = 0.817, Pending_hits = 2576, Reservation_fails = 1216811
	L1D_cache_core[13]: Access = 18486, Miss = 14305, Miss_rate = 0.774, Pending_hits = 1084, Reservation_fails = 508591
	L1D_cache_core[14]: Access = 40768, Miss = 32938, Miss_rate = 0.808, Pending_hits = 2628, Reservation_fails = 1212419
	L1D_cache_core[15]: Access = 35644, Miss = 28147, Miss_rate = 0.790, Pending_hits = 2053, Reservation_fails = 1021890
	L1D_cache_core[16]: Access = 40020, Miss = 32598, Miss_rate = 0.815, Pending_hits = 2538, Reservation_fails = 1176811
	L1D_cache_core[17]: Access = 895, Miss = 374, Miss_rate = 0.418, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[18]: Access = 41319, Miss = 33586, Miss_rate = 0.813, Pending_hits = 2510, Reservation_fails = 1238823
	L1D_cache_core[19]: Access = 33829, Miss = 26745, Miss_rate = 0.791, Pending_hits = 2079, Reservation_fails = 982302
	L1D_cache_core[20]: Access = 40840, Miss = 33301, Miss_rate = 0.815, Pending_hits = 2439, Reservation_fails = 1192688
	L1D_cache_core[21]: Access = 17870, Miss = 13687, Miss_rate = 0.766, Pending_hits = 980, Reservation_fails = 489164
	L1D_cache_core[22]: Access = 41623, Miss = 33554, Miss_rate = 0.806, Pending_hits = 2554, Reservation_fails = 1229104
	L1D_cache_core[23]: Access = 35939, Miss = 28440, Miss_rate = 0.791, Pending_hits = 2098, Reservation_fails = 1057693
	L1D_cache_core[24]: Access = 41994, Miss = 34070, Miss_rate = 0.811, Pending_hits = 2542, Reservation_fails = 1221111
	L1D_cache_core[25]: Access = 296, Miss = 191, Miss_rate = 0.645, Pending_hits = 90, Reservation_fails = 12415
	L1D_cache_core[26]: Access = 39951, Miss = 32282, Miss_rate = 0.808, Pending_hits = 2364, Reservation_fails = 1183720
	L1D_cache_core[27]: Access = 27132, Miss = 21425, Miss_rate = 0.790, Pending_hits = 1647, Reservation_fails = 788178
	L1D_cache_core[28]: Access = 36602, Miss = 28930, Miss_rate = 0.790, Pending_hits = 2072, Reservation_fails = 1054077
	L1D_cache_core[29]: Access = 35498, Miss = 28393, Miss_rate = 0.800, Pending_hits = 2007, Reservation_fails = 1038514
	L1D_cache_core[30]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1062178
	L1D_cache_core[31]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1067963
	L1D_cache_core[32]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1073488
	L1D_cache_core[33]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1072662
	L1D_cache_core[34]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071333
	L1D_cache_core[35]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1055615
	L1D_cache_core[36]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1037378
	L1D_cache_core[37]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1051866
	L1D_cache_core[38]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1049462
	L1D_cache_core[39]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1066712
	L1D_cache_core[40]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084521
	L1D_cache_core[41]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084857
	L1D_cache_core[42]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058072
	L1D_cache_core[43]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1039182
	L1D_cache_core[44]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085811
	L1D_cache_core[45]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078378
	L1D_cache_core[46]: Access = 31340, Miss = 31340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079823
	L1D_cache_core[47]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1067656
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048194
	L1D_cache_core[49]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1064596
	L1D_cache_core[50]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075596
	L1D_cache_core[51]: Access = 31300, Miss = 31300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071669
	L1D_cache_core[52]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1044045
	L1D_cache_core[53]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075201
	L1D_cache_core[54]: Access = 31340, Miss = 31340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1042283
	L1D_cache_core[55]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1057518
	L1D_cache_core[56]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048904
	L1D_cache_core[57]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1085591
	L1D_cache_core[58]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075333
	L1D_cache_core[59]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081137
	L1D_total_cache_accesses = 1879457
	L1D_total_cache_misses = 1693539
	L1D_total_cache_miss_rate = 0.9011
	L1D_total_cache_pending_hits = 56808
	L1D_total_cache_reservation_fails = 59525963
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 141112
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1118323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48106035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 139752
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 575216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11419928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9831365
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1457, 749, 1481, 1192, 1075, 743, 1062, 1147, 1496, 723, 1032, 1243, 1075, 292, 1077, 771, 1535, 1145, 1077, 1210, 1522, 748, 1481, 728, 1077, 752, 1077, 732, 1062, 745, 1423, 1175, 619, 739, 1077, 744, 1077, 752, 1017, 691, 1062, 1186, 619, 752, 1520, 698, 1047, 723, 
shader 0 total_cycles, active_cycles, idle cycles = 1362008, 24213, 1337794 
shader 1 total_cycles, active_cycles, idle cycles = 1074018, 2345, 1071672 
shader 2 total_cycles, active_cycles, idle cycles = 1362008, 23298, 1338710 
shader 3 total_cycles, active_cycles, idle cycles = 1324187, 16371, 1307816 
shader 4 total_cycles, active_cycles, idle cycles = 1362008, 23596, 1338411 
shader 5 total_cycles, active_cycles, idle cycles = 1169054, 9555, 1159498 
shader 6 total_cycles, active_cycles, idle cycles = 1362008, 23103, 1338904 
shader 7 total_cycles, active_cycles, idle cycles = 1319640, 16691, 1302948 
shader 8 total_cycles, active_cycles, idle cycles = 1362008, 23346, 1338661 
shader 9 total_cycles, active_cycles, idle cycles = 1074018, 3207, 1070810 
shader 10 total_cycles, active_cycles, idle cycles = 1362008, 24317, 1337691 
shader 11 total_cycles, active_cycles, idle cycles = 1315350, 15872, 1299478 
shader 12 total_cycles, active_cycles, idle cycles = 1362008, 23419, 1338589 
shader 13 total_cycles, active_cycles, idle cycles = 1169054, 9562, 1159492 
shader 14 total_cycles, active_cycles, idle cycles = 1362008, 23978, 1338030 
shader 15 total_cycles, active_cycles, idle cycles = 1279135, 16911, 1262224 
shader 16 total_cycles, active_cycles, idle cycles = 1362008, 23066, 1338941 
shader 17 total_cycles, active_cycles, idle cycles = 1074018, 2306, 1071711 
shader 18 total_cycles, active_cycles, idle cycles = 1362008, 23252, 1338755 
shader 19 total_cycles, active_cycles, idle cycles = 1268197, 15602, 1252594 
shader 20 total_cycles, active_cycles, idle cycles = 1362008, 23259, 1338749 
shader 21 total_cycles, active_cycles, idle cycles = 1169054, 9868, 1159185 
shader 22 total_cycles, active_cycles, idle cycles = 1362008, 24485, 1337523 
shader 23 total_cycles, active_cycles, idle cycles = 1301459, 17891, 1283568 
shader 24 total_cycles, active_cycles, idle cycles = 1362008, 24541, 1337467 
shader 25 total_cycles, active_cycles, idle cycles = 1074018, 1218, 1072800 
shader 26 total_cycles, active_cycles, idle cycles = 1362008, 23294, 1338713 
shader 27 total_cycles, active_cycles, idle cycles = 1169054, 13547, 1155507 
shader 28 total_cycles, active_cycles, idle cycles = 1295472, 19324, 1276147 
shader 29 total_cycles, active_cycles, idle cycles = 1290161, 16784, 1273376 
shader 30 total_cycles, active_cycles, idle cycles = 1304792, 306586, 998206 
shader 31 total_cycles, active_cycles, idle cycles = 1325029, 306004, 1019025 
shader 32 total_cycles, active_cycles, idle cycles = 1317026, 305810, 1011216 
shader 33 total_cycles, active_cycles, idle cycles = 1319475, 305616, 1013859 
shader 34 total_cycles, active_cycles, idle cycles = 1322231, 306586, 1015645 
shader 35 total_cycles, active_cycles, idle cycles = 1303048, 305616, 997432 
shader 36 total_cycles, active_cycles, idle cycles = 1297500, 306392, 991108 
shader 37 total_cycles, active_cycles, idle cycles = 1296645, 306392, 990253 
shader 38 total_cycles, active_cycles, idle cycles = 1299033, 305810, 993223 
shader 39 total_cycles, active_cycles, idle cycles = 1307899, 306586, 1001313 
shader 40 total_cycles, active_cycles, idle cycles = 1338168, 306392, 1031776 
shader 41 total_cycles, active_cycles, idle cycles = 1341244, 305616, 1035628 
shader 42 total_cycles, active_cycles, idle cycles = 1297892, 306586, 991306 
shader 43 total_cycles, active_cycles, idle cycles = 1293889, 305616, 988273 
shader 44 total_cycles, active_cycles, idle cycles = 1312098, 306392, 1005706 
shader 45 total_cycles, active_cycles, idle cycles = 1324402, 306392, 1018010 
shader 46 total_cycles, active_cycles, idle cycles = 1324259, 306974, 1017285 
shader 47 total_cycles, active_cycles, idle cycles = 1319447, 306004, 1013443 
shader 48 total_cycles, active_cycles, idle cycles = 1288314, 306198, 982116 
shader 49 total_cycles, active_cycles, idle cycles = 1312454, 305810, 1006644 
shader 50 total_cycles, active_cycles, idle cycles = 1332537, 305616, 1026921 
shader 51 total_cycles, active_cycles, idle cycles = 1314844, 306586, 1008258 
shader 52 total_cycles, active_cycles, idle cycles = 1300577, 306392, 994185 
shader 53 total_cycles, active_cycles, idle cycles = 1320717, 305616, 1015101 
shader 54 total_cycles, active_cycles, idle cycles = 1289849, 306974, 982875 
shader 55 total_cycles, active_cycles, idle cycles = 1325585, 305616, 1019969 
shader 56 total_cycles, active_cycles, idle cycles = 1317987, 305616, 1012371 
shader 57 total_cycles, active_cycles, idle cycles = 1334797, 306004, 1028793 
shader 58 total_cycles, active_cycles, idle cycles = 1332931, 305616, 1027315 
shader 59 total_cycles, active_cycles, idle cycles = 1331181, 305616, 1025565 
warps_exctd_sm 0 = 13056 
warps_exctd_sm 1 = 3584 
warps_exctd_sm 2 = 13056 
warps_exctd_sm 3 = 7072 
warps_exctd_sm 4 = 13056 
warps_exctd_sm 5 = 5632 
warps_exctd_sm 6 = 13056 
warps_exctd_sm 7 = 6656 
warps_exctd_sm 8 = 13056 
warps_exctd_sm 9 = 3584 
warps_exctd_sm 10 = 13056 
warps_exctd_sm 11 = 7168 
warps_exctd_sm 12 = 13056 
warps_exctd_sm 13 = 5632 
warps_exctd_sm 14 = 13056 
warps_exctd_sm 15 = 6656 
warps_exctd_sm 16 = 13056 
warps_exctd_sm 17 = 3584 
warps_exctd_sm 18 = 13056 
warps_exctd_sm 19 = 6656 
warps_exctd_sm 20 = 12544 
warps_exctd_sm 21 = 6144 
warps_exctd_sm 22 = 12544 
warps_exctd_sm 23 = 5664 
warps_exctd_sm 24 = 12544 
warps_exctd_sm 25 = 4096 
warps_exctd_sm 26 = 12544 
warps_exctd_sm 27 = 7168 
warps_exctd_sm 28 = 10784 
warps_exctd_sm 29 = 6720 
warps_exctd_sm 30 = 6144 
warps_exctd_sm 31 = 6144 
warps_exctd_sm 32 = 6144 
warps_exctd_sm 33 = 6144 
warps_exctd_sm 34 = 6144 
warps_exctd_sm 35 = 6144 
warps_exctd_sm 36 = 6144 
warps_exctd_sm 37 = 6144 
warps_exctd_sm 38 = 6144 
warps_exctd_sm 39 = 6144 
warps_exctd_sm 40 = 6144 
warps_exctd_sm 41 = 6144 
warps_exctd_sm 42 = 6144 
warps_exctd_sm 43 = 6144 
warps_exctd_sm 44 = 6144 
warps_exctd_sm 45 = 6144 
warps_exctd_sm 46 = 6144 
warps_exctd_sm 47 = 6144 
warps_exctd_sm 48 = 6144 
warps_exctd_sm 49 = 6144 
warps_exctd_sm 50 = 6144 
warps_exctd_sm 51 = 6144 
warps_exctd_sm 52 = 6144 
warps_exctd_sm 53 = 6144 
warps_exctd_sm 54 = 6144 
warps_exctd_sm 55 = 6144 
warps_exctd_sm 56 = 6144 
warps_exctd_sm 57 = 6144 
warps_exctd_sm 58 = 6144 
warps_exctd_sm 59 = 6144 
gpgpu_n_tot_thrd_icount = 620874368
gpgpu_n_tot_w_icount = 19402324
gpgpu_n_stall_shd_mem = 60222527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1118277
gpgpu_n_mem_write_global = 577666
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 19326351
gpgpu_n_store_insn = 12328161
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2408766
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60218849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89432086	W0_Idle:33098283	W0_Scoreboard:13826815	W1:176873	W2:145187	W3:145585	W4:115324	W5:82555	W6:40292	W7:21029	W8:7655	W9:2755	W10:1106	W11:823	W12:742	W13:619	W14:1104	W15:836	W16:1416	W17:1908	W18:3157	W19:7146	W20:8596	W21:15219	W22:21303	W23:20937	W24:21986	W25:21903	W26:17608	W27:10583	W28:4576	W29:1910	W30:548	W31:0	W32:18501237
Warp Occupancy Distribution:
Stall:47171248	W0_Idle:26736082	W0_Scoreboard:1924214	W1:176873	W2:145187	W3:145585	W4:115324	W5:82555	W6:40292	W7:21029	W8:7655	W9:2755	W10:1106	W11:823	W12:742	W13:619	W14:1104	W15:836	W16:1416	W17:1908	W18:3157	W19:7146	W20:8596	W21:15219	W22:21303	W23:20937	W24:21986	W25:21903	W26:17608	W27:10583	W28:4576	W29:1910	W30:548	W31:0	W32:135177
Warp Occupancy Distribution:
Stall:42260838	W0_Idle:6362201	W0_Scoreboard:11902601	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18366060
warp_utilization0: 0.124567
warp_utilization1: 0.013484
warp_utilization2: 0.232801
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8946216 {8:1118277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59113456 {40:202575,72:30,136:375061,}
traffic_breakdown_coretomem[INST_ACC_R] = 8144 {8:1018,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 152021072 {136:1117802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4620456 {8:577557,}
traffic_breakdown_memtocore[INST_ACC_R] = 138448 {136:1018,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1094 
averagemflatency_1 = 1126 
averagemflatency_2= 1068 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 1362007 
mrq_lat_table:509227 	17387 	27869 	61760 	188423 	286879 	362471 	249648 	64585 	2689 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12296 	124659 	660646 	849364 	48403 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26094 	11445 	24523 	87282 	145572 	408808 	693382 	288895 	10790 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	554952 	513094 	48836 	977 	3 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	196895 	117363 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	55 	469 	2199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        60        58        48        46        20        18        64        64        22        24        56        56        32        60 
dram[1]:        18        30        54        60        38        19        26        30        64        50        36        16        56        56        60        24 
dram[2]:        18        16        64        54        38        28        38        26        64        64        38        18        56        56        56        50 
dram[3]:        17        28        64        36        36        34        20        32        64        28        18        20        56        60        60        40 
dram[4]:        14        24        64        46        36        32        20        24        64        28        32        16        56        60        60        46 
dram[5]:        16        18        58        62        48        46        38        28        64        48        24        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      3761      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      2781      2531      4199      4105      3003      4794      4887      4903      3850      7439      5814      3578      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3697      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      2926      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      4135      3991 
average row accesses per activate:
dram[0]:  1.553224  1.555083  1.584376  1.576002  1.674176  1.700951  1.608257  1.612779  1.676960  1.669162  1.659049  1.684572  1.573408  1.577211  1.579216  1.578833 
dram[1]:  1.603245  1.610296  1.637532  1.619713  1.719778  1.696838  1.647054  1.645245  1.703308  1.690899  1.691895  1.695536  1.621473  1.627327  1.631059  1.603295 
dram[2]:  1.553971  1.570263  1.593099  1.593726  1.694761  1.692735  1.622384  1.641792  1.682350  1.684955  1.680889  1.700231  1.600185  1.595249  1.605424  1.598627 
dram[3]:  1.602437  1.602508  1.615294  1.625718  1.697352  1.694567  1.638898  1.659427  1.712875  1.701258  1.693526  1.699019  1.609502  1.619333  1.598876  1.632112 
dram[4]:  1.577544  1.584989  1.601083  1.622933  1.713354  1.706564  1.632942  1.652562  1.695533  1.684740  1.705445  1.689540  1.594862  1.603490  1.604575  1.622347 
dram[5]:  1.596860  1.580100  1.621202  1.600329  1.725644  1.694190  1.662599  1.632662  1.701839  1.702201  1.702914  1.704946  1.605635  1.614104  1.616179  1.599272 
average row locality = 1770981/1077735 = 1.643243
average row locality_1 = 458454/265993 = 1.723557
average row locality_2 = 1312527/811742 = 1.616926
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12526     12555     12533     12571     13940     13973     14364     14198     14955     14850     14735     14651     13153     13250     12804     12721 
dram[1]:     12595     12550     12375     12519     13720     13655     13831     14019     14491     14424     14407     14258     12853     13032     12441     12533 
dram[2]:     12436     12455     12483     12486     13810     13944     14207     14225     14921     14881     14624     14514     13081     13146     12604     12621 
dram[3]:     12404     12581     12462     12349     13818     13709     13957     13790     14466     14582     14380     14290     12971     12951     12582     12354 
dram[4]:     12605     12526     12526     12439     13923     13975     14320     14293     14928     14909     14713     14651     13335     13031     12783     12599 
dram[5]:     12574     12548     12438     12455     13737     13742     13898     13891     14564     14743     14448     14501     12969     12897     12510     12345 
total reads: 1293382
bank skew: 14955/12345 = 1.21
chip skew: 217779/213646 = 1.02
number of total write accesses:
dram[0]:      3904      3904      4057      4070      6423      6600      5075      5086      6225      6108      6101      6205      4219      4205      3912      3912 
dram[1]:      3904      3904      4056      4062      6410      6198      5092      5028      6102      5882      6092      5985      4213      4190      3912      3912 
dram[2]:      3904      3904      4047      4025      6539      6467      5174      5048      6211      6095      6099      6086      4193      4113      3912      3912 
dram[3]:      3904      3904      4035      4061      6501      6253      5028      5159      6181      6107      6154      6139      4204      4086      3912      3910 
dram[4]:      3904      3904      4034      4050      6567      6357      5161      5156      6178      6034      6148      6059      4234      4059      3912      3910 
dram[5]:      3904      3904      4048      4070      6491      6263      5177      5074      6161      6143      6239      6180      4184      4064      3912      3910 
total reads: 477606
bank skew: 6600/3904 = 1.69
chip skew: 80006/78942 = 1.01
average mf latency per bank:
dram[0]:        880       905       901       917      1387      1432      1788      1850       966       978       961       984       921       952       912       925
dram[1]:        802       795       810       806      1250      1346      1609      1599       862       858       858       859       818       826       809       814
dram[2]:        855       860       869       881      1348      1428      1726      1741       922       936       917       927       891      1071       875       891
dram[3]:        803       809       820       807      1271      1360      1637      1632       869       866       868       867       837       831       827       815
dram[4]:        858       841       866       842      1362      1422      1715      1688       932       914       931       918       899       869       882       858
dram[5]:        811       817       825       827      1303      1377      1638      1651       877       889       871       886       846       839       830       833
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3923      3693      3836      3845      4214      4173      3985      4301      4481      3482      3501      3276      3131      2871
dram[2]:       3539      3237      3779      3817      4015      4352      4019      4169      3566      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      2960      3606      3671      3778      4078      3421      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3515      3654      3689
dram[5]:       3523      2882      4533      3712      4253      4431      3882      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=846269 n_act=183848 n_pre=183832 n_req=291950 n_req_1=73193 n_req_2=218757 n_req_3=0 n_rd=435556 n_write=148345 bw_util=0.6366 bw_util_1=0.1499 bw_util_2=0.4867 bw_util_3=0 blp=9.185022 blp_1= 2.486320 blp_2= 7.112540 blp_3= -nan
 n_activity=1774107 dram_eff=0.6451 dram_eff_1=0.1519 dram_eff_2=0.4932 dram_eff_3=0
bk0: 25052a 986345i bk1: 25110a 959777i bk2: 25066a 937313i bk3: 25142a 915742i bk4: 27880a 680592i bk5: 27946a 632601i bk6: 28728a 691967i bk7: 28396a 660147i bk8: 29910a 725796i bk9: 29700a 703278i bk10: 29470a 682221i bk11: 29300a 653134i bk12: 26306a 837283i bk13: 26500a 813187i bk14: 25608a 835281i bk15: 25442a 812386i 
bw_dist = 0.150	0.487	0.000	0.350	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8858
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=869885 n_act=176796 n_pre=176780 n_req=287111 n_req_1=68355 n_req_2=218756 n_req_3=0 n_rd=427406 n_write=146983 bw_util=0.6267 bw_util_1=0.14 bw_util_2=0.4867 bw_util_3=0 blp=8.713720 blp_1= 2.233206 blp_2= 6.985106 blp_3= -nan
 n_activity=1775109 dram_eff=0.6347 dram_eff_1=0.1417 dram_eff_2=0.4929 dram_eff_3=0
bk0: 25190a 1007701i bk1: 25100a 990183i bk2: 24750a 974047i bk3: 25038a 954366i bk4: 27440a 726470i bk5: 27310a 711258i bk6: 27662a 758286i bk7: 28038a 716347i bk8: 28982a 783869i bk9: 28848a 779689i bk10: 28814a 740535i bk11: 28516a 740357i bk12: 25706a 882306i bk13: 26064a 861471i bk14: 24882a 894654i bk15: 25066a 857077i 
bw_dist = 0.140	0.487	0.000	0.361	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9922
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=854690 n_act=181115 n_pre=181100 n_req=290322 n_req_1=71566 n_req_2=218756 n_req_3=0 n_rd=432865 n_write=148080 bw_util=0.6333 bw_util_1=0.1466 bw_util_2=0.4867 bw_util_3=0 blp=9.026452 blp_1= 2.379652 blp_2= 7.074214 blp_3= -nan
 n_activity=1770510 dram_eff=0.643 dram_eff_1=0.1488 dram_eff_2=0.4942 dram_eff_3=0
bk0: 24872a 999130i bk1: 24910a 978176i bk2: 24966a 949721i bk3: 24972a 935805i bk4: 27620a 690741i bk5: 27888a 655311i bk6: 28414a 702819i bk7: 28450a 688132i bk8: 29842a 741581i bk9: 29762a 719017i bk10: 29245a 710567i bk11: 29026a 689749i bk12: 26162a 858205i bk13: 26292a 838906i bk14: 25204a 856398i bk15: 25240a 828175i 
bw_dist = 0.147	0.487	0.000	0.352	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6029
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=868027 n_act=177362 n_pre=177346 n_req=287401 n_req_1=68645 n_req_2=218756 n_req_3=0 n_rd=427292 n_write=147823 bw_util=0.6269 bw_util_1=0.1402 bw_util_2=0.4867 bw_util_3=0 blp=8.807968 blp_1= 2.271394 blp_2= 7.020765 blp_3= -nan
 n_activity=1773257 dram_eff=0.6356 dram_eff_1=0.1422 dram_eff_2=0.4935 dram_eff_3=0
bk0: 24808a 1015553i bk1: 25162a 987386i bk2: 24924a 971201i bk3: 24698a 959726i bk4: 27636a 699906i bk5: 27418a 699007i bk6: 27914a 747182i bk7: 27580a 721024i bk8: 28932a 775639i bk9: 29164a 748585i bk10: 28760a 728231i bk11: 28580a 707792i bk12: 25942a 877355i bk13: 25902a 868242i bk14: 25164a 869566i bk15: 24708a 855411i 
bw_dist = 0.140	0.487	0.000	0.359	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0399
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=853715 n_act=180527 n_pre=180511 n_req=291400 n_req_1=72650 n_req_2=218750 n_req_3=0 n_rd=435101 n_write=147996 bw_util=0.6357 bw_util_1=0.149 bw_util_2=0.4867 bw_util_3=0 blp=9.035459 blp_1= 2.382610 blp_2= 7.089790 blp_3= -nan
 n_activity=1772097 dram_eff=0.6449 dram_eff_1=0.1512 dram_eff_2=0.4938 dram_eff_3=0
bk0: 25210a 993098i bk1: 25052a 975443i bk2: 25052a 954856i bk3: 24878a 950509i bk4: 27846a 672955i bk5: 27950a 668727i bk6: 28640a 704217i bk7: 28586a 675697i bk8: 29856a 740243i bk9: 29818a 722431i bk10: 29424a 697647i bk11: 29296a 681106i bk12: 26670a 846894i bk13: 26062a 847366i bk14: 25563a 849241i bk15: 25198a 835128i 
bw_dist = 0.149	0.487	0.000	0.350	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5939
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1797850 n_nop=865079 n_act=178087 n_pre=178071 n_req=288118 n_req_1=69365 n_req_2=218753 n_req_3=0 n_rd=428520 n_write=148093 bw_util=0.6284 bw_util_1=0.1417 bw_util_2=0.4867 bw_util_3=0 blp=8.845993 blp_1= 2.294343 blp_2= 7.026653 blp_3= -nan
 n_activity=1775895 dram_eff=0.6362 dram_eff_1=0.1434 dram_eff_2=0.4927 dram_eff_3=0
bk0: 25148a 1000199i bk1: 25096a 987933i bk2: 24876a 964330i bk3: 24910a 946499i bk4: 27474a 712083i bk5: 27484a 698429i bk6: 27796a 736813i bk7: 27782a 707416i bk8: 29128a 765037i bk9: 29486a 737531i bk10: 28896a 715863i bk11: 29002a 692399i bk12: 25938a 876096i bk13: 25794a 872729i bk14: 25020a 875132i bk15: 24690a 851266i 
bw_dist = 0.142	0.487	0.000	0.359	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141340, Miss = 109014, Miss_rate = 0.771, Pending_hits = 565, Reservation_fails = 140664
L2_cache_bank[1]: Access = 141654, Miss = 108770, Miss_rate = 0.768, Pending_hits = 551, Reservation_fails = 174563
L2_cache_bank[2]: Access = 139328, Miss = 106721, Miss_rate = 0.766, Pending_hits = 521, Reservation_fails = 116654
L2_cache_bank[3]: Access = 141205, Miss = 106994, Miss_rate = 0.758, Pending_hits = 455, Reservation_fails = 134029
L2_cache_bank[4]: Access = 141096, Miss = 108167, Miss_rate = 0.767, Pending_hits = 531, Reservation_fails = 138473
L2_cache_bank[5]: Access = 144211, Miss = 108272, Miss_rate = 0.751, Pending_hits = 533, Reservation_fails = 171392
L2_cache_bank[6]: Access = 139995, Miss = 107051, Miss_rate = 0.765, Pending_hits = 504, Reservation_fails = 120644
L2_cache_bank[7]: Access = 141289, Miss = 106615, Miss_rate = 0.755, Pending_hits = 476, Reservation_fails = 129824
L2_cache_bank[8]: Access = 141745, Miss = 109136, Miss_rate = 0.770, Pending_hits = 552, Reservation_fails = 137288
L2_cache_bank[9]: Access = 142555, Miss = 108427, Miss_rate = 0.761, Pending_hits = 508, Reservation_fails = 138379
L2_cache_bank[10]: Access = 140710, Miss = 107138, Miss_rate = 0.761, Pending_hits = 519, Reservation_fails = 117575
L2_cache_bank[11]: Access = 141507, Miss = 107125, Miss_rate = 0.757, Pending_hits = 507, Reservation_fails = 139139
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141340, Miss = 109014 (0.771), PendingHit = 565 (0.004)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141654, Miss = 108770 (0.768), PendingHit = 551 (0.00389)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139328, Miss = 106721 (0.766), PendingHit = 521 (0.00374)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141205, Miss = 106994 (0.758), PendingHit = 455 (0.00322)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141096, Miss = 108167 (0.767), PendingHit = 531 (0.00376)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144211, Miss = 108272 (0.751), PendingHit = 533 (0.0037)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139995, Miss = 107051 (0.765), PendingHit = 504 (0.0036)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141289, Miss = 106615 (0.755), PendingHit = 476 (0.00337)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141745, Miss = 109136 (0.77), PendingHit = 552 (0.00389)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 142555, Miss = 108427 (0.761), PendingHit = 508 (0.00356)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140710, Miss = 107138 (0.761), PendingHit = 519 (0.00369)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141507, Miss = 107125 (0.757), PendingHit = 507 (0.00358)
L2 Cache Total Miss Rate = 0.762
Stream 1: L2 Cache Miss Rate = 0.469
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 758295
Stream 1: Misses  = 355902
Stream 2: Accesses  = 938340
Stream 2: Misses  = 937528
Stream 1+2: Accesses  = 1696635
Stream 1+2: Misses  = 1293430
Total Accesses  = 1696635
MPKI-CORES
CORE_L2MPKI_0	34.507
CORE_L2MPKI_1	2.769
CORE_L2MPKI_2	33.464
CORE_L2MPKI_3	43.043
CORE_L2MPKI_4	36.302
CORE_L2MPKI_5	32.074
CORE_L2MPKI_6	34.453
CORE_L2MPKI_7	43.616
CORE_L2MPKI_8	35.562
CORE_L2MPKI_9	3.529
CORE_L2MPKI_10	34.790
CORE_L2MPKI_11	42.556
CORE_L2MPKI_12	35.786
CORE_L2MPKI_13	32.102
CORE_L2MPKI_14	34.908
CORE_L2MPKI_15	42.771
CORE_L2MPKI_16	35.015
CORE_L2MPKI_17	3.642
CORE_L2MPKI_18	36.003
CORE_L2MPKI_19	41.311
CORE_L2MPKI_20	36.087
CORE_L2MPKI_21	29.810
CORE_L2MPKI_22	35.917
CORE_L2MPKI_23	43.754
CORE_L2MPKI_24	36.146
CORE_L2MPKI_25	1.115
CORE_L2MPKI_26	34.708
CORE_L2MPKI_27	38.900
CORE_L2MPKI_28	35.340
CORE_L2MPKI_29	41.848
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.394
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	15456
CORE_MISSES_1	148
CORE_MISSES_2	14671
CORE_MISSES_3	13891
CORE_MISSES_4	16451
CORE_MISSES_5	6127
CORE_MISSES_6	15259
CORE_MISSES_7	13608
CORE_MISSES_8	15846
CORE_MISSES_9	196
CORE_MISSES_10	15457
CORE_MISSES_11	13806
CORE_MISSES_12	15968
CORE_MISSES_13	6188
CORE_MISSES_14	15497
CORE_MISSES_15	13529
CORE_MISSES_16	15418
CORE_MISSES_17	193
CORE_MISSES_18	16136
CORE_MISSES_19	12898
CORE_MISSES_20	15754
CORE_MISSES_21	5845
CORE_MISSES_22	15859
CORE_MISSES_23	13397
CORE_MISSES_24	15993
CORE_MISSES_25	64
CORE_MISSES_26	15092
CORE_MISSES_27	10161
CORE_MISSES_28	13538
CORE_MISSES_29	13456
CORE_MISSES_30	31306
CORE_MISSES_31	31241
CORE_MISSES_32	31221
CORE_MISSES_33	31206
CORE_MISSES_34	31306
CORE_MISSES_35	31202
CORE_MISSES_36	31283
CORE_MISSES_37	31280
CORE_MISSES_38	31221
CORE_MISSES_39	31300
CORE_MISSES_40	31281
CORE_MISSES_41	31200
CORE_MISSES_42	31300
CORE_MISSES_43	31200
CORE_MISSES_44	31280
CORE_MISSES_45	31280
CORE_MISSES_46	31340
CORE_MISSES_47	31240
CORE_MISSES_48	31260
CORE_MISSES_49	31220
CORE_MISSES_50	31200
CORE_MISSES_51	31300
CORE_MISSES_52	31280
CORE_MISSES_53	31200
CORE_MISSES_54	31340
CORE_MISSES_55	31200
CORE_MISSES_56	31200
CORE_MISSES_57	31241
CORE_MISSES_58	31200
CORE_MISSES_59	31200
L2_MISSES = 1293430
L2_total_cache_accesses = 1696635
L2_total_cache_misses = 1293430
L2_total_cache_miss_rate = 0.7624
L2_total_cache_pending_hits = 6222
L2_total_cache_reservation_fails = 1658624
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1113710
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134665
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 541426
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 863
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3368
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6171837
icnt_total_pkts_simt_to_mem=3399900
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.7667
gpu_ipc_2 =     440.0411
gpu_tot_sim_cycle_stream_1 = 1779655
gpu_tot_sim_cycle_stream_2 = 1779668
gpu_sim_insn_1 = 12042362
gpu_sim_insn_2 = 783127040
gpu_sim_cycle = 1779676
gpu_sim_insn = 795169402
gpu_ipc =     446.8057
gpu_tot_sim_cycle = 1779676
gpu_tot_sim_insn = 795169402
gpu_tot_ipc =     446.8057
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7970226
gpu_stall_icnt2sh    = 1716639
gpu_total_sim_rate=260625

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13029901
	L1I_total_cache_misses = 20245
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 55099, Miss = 44683, Miss_rate = 0.811, Pending_hits = 3127, Reservation_fails = 1586563
	L1D_cache_core[1]: Access = 1489, Miss = 774, Miss_rate = 0.520, Pending_hits = 146, Reservation_fails = 5465
	L1D_cache_core[2]: Access = 54070, Miss = 43861, Miss_rate = 0.811, Pending_hits = 2997, Reservation_fails = 1558628
	L1D_cache_core[3]: Access = 35966, Miss = 29012, Miss_rate = 0.807, Pending_hits = 2282, Reservation_fails = 1079857
	L1D_cache_core[4]: Access = 55651, Miss = 45724, Miss_rate = 0.822, Pending_hits = 3195, Reservation_fails = 1604252
	L1D_cache_core[5]: Access = 18785, Miss = 14605, Miss_rate = 0.777, Pending_hits = 1112, Reservation_fails = 527673
	L1D_cache_core[6]: Access = 53881, Miss = 43954, Miss_rate = 0.816, Pending_hits = 3091, Reservation_fails = 1563527
	L1D_cache_core[7]: Access = 35773, Miss = 28476, Miss_rate = 0.796, Pending_hits = 2191, Reservation_fails = 1056580
	L1D_cache_core[8]: Access = 54325, Miss = 44631, Miss_rate = 0.822, Pending_hits = 3048, Reservation_fails = 1566357
	L1D_cache_core[9]: Access = 1942, Miss = 967, Miss_rate = 0.498, Pending_hits = 144, Reservation_fails = 16873
	L1D_cache_core[10]: Access = 55401, Miss = 45114, Miss_rate = 0.814, Pending_hits = 3042, Reservation_fails = 1630465
	L1D_cache_core[11]: Access = 35913, Miss = 28763, Miss_rate = 0.801, Pending_hits = 2176, Reservation_fails = 1064489
	L1D_cache_core[12]: Access = 54839, Miss = 45073, Miss_rate = 0.822, Pending_hits = 3148, Reservation_fails = 1610787
	L1D_cache_core[13]: Access = 18896, Miss = 14607, Miss_rate = 0.773, Pending_hits = 1133, Reservation_fails = 513190
	L1D_cache_core[14]: Access = 55631, Miss = 45281, Miss_rate = 0.814, Pending_hits = 3295, Reservation_fails = 1611141
	L1D_cache_core[15]: Access = 35994, Miss = 28394, Miss_rate = 0.789, Pending_hits = 2101, Reservation_fails = 1027396
	L1D_cache_core[16]: Access = 53288, Miss = 43550, Miss_rate = 0.817, Pending_hits = 3084, Reservation_fails = 1557392
	L1D_cache_core[17]: Access = 1320, Miss = 679, Miss_rate = 0.514, Pending_hits = 135, Reservation_fails = 5186
	L1D_cache_core[18]: Access = 55121, Miss = 45046, Miss_rate = 0.817, Pending_hits = 3112, Reservation_fails = 1625541
	L1D_cache_core[19]: Access = 35266, Miss = 27870, Miss_rate = 0.790, Pending_hits = 2201, Reservation_fails = 1009403
	L1D_cache_core[20]: Access = 54617, Miss = 44695, Miss_rate = 0.818, Pending_hits = 3058, Reservation_fails = 1583458
	L1D_cache_core[21]: Access = 18250, Miss = 13964, Miss_rate = 0.765, Pending_hits = 1029, Reservation_fails = 494420
	L1D_cache_core[22]: Access = 56043, Miss = 45426, Miss_rate = 0.811, Pending_hits = 3184, Reservation_fails = 1625376
	L1D_cache_core[23]: Access = 37007, Miss = 29277, Miss_rate = 0.791, Pending_hits = 2194, Reservation_fails = 1075850
	L1D_cache_core[24]: Access = 54959, Miss = 44768, Miss_rate = 0.815, Pending_hits = 3156, Reservation_fails = 1591160
	L1D_cache_core[25]: Access = 696, Miss = 478, Miss_rate = 0.687, Pending_hits = 138, Reservation_fails = 16756
	L1D_cache_core[26]: Access = 53937, Miss = 43912, Miss_rate = 0.814, Pending_hits = 3010, Reservation_fails = 1580607
	L1D_cache_core[27]: Access = 27521, Miss = 21713, Miss_rate = 0.789, Pending_hits = 1695, Reservation_fails = 793592
	L1D_cache_core[28]: Access = 37518, Miss = 29638, Miss_rate = 0.790, Pending_hits = 2163, Reservation_fails = 1066045
	L1D_cache_core[29]: Access = 36426, Miss = 29126, Miss_rate = 0.800, Pending_hits = 2091, Reservation_fails = 1050186
	L1D_cache_core[30]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1398535
	L1D_cache_core[31]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399424
	L1D_cache_core[32]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399154
	L1D_cache_core[33]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1390584
	L1D_cache_core[34]: Access = 41760, Miss = 41760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1402985
	L1D_cache_core[35]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1381420
	L1D_cache_core[36]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1368571
	L1D_cache_core[37]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1382782
	L1D_cache_core[38]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377936
	L1D_cache_core[39]: Access = 41740, Miss = 41740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393246
	L1D_cache_core[40]: Access = 41760, Miss = 41760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1395004
	L1D_cache_core[41]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1423231
	L1D_cache_core[42]: Access = 41720, Miss = 41720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1387645
	L1D_cache_core[43]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1367902
	L1D_cache_core[44]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1417119
	L1D_cache_core[45]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407162
	L1D_cache_core[46]: Access = 41800, Miss = 41800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1397770
	L1D_cache_core[47]: Access = 41720, Miss = 41720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1386733
	L1D_cache_core[48]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1354803
	L1D_cache_core[49]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399196
	L1D_cache_core[50]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1405083
	L1D_cache_core[51]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1400066
	L1D_cache_core[52]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1370462
	L1D_cache_core[53]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1397647
	L1D_cache_core[54]: Access = 41740, Miss = 41740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1357766
	L1D_cache_core[55]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1372213
	L1D_cache_core[56]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1378914
	L1D_cache_core[57]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1411850
	L1D_cache_core[58]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1413622
	L1D_cache_core[59]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1403389
	L1D_total_cache_accesses = 2395624
	L1D_total_cache_misses = 2174061
	L1D_total_cache_miss_rate = 0.9075
	L1D_total_cache_pending_hits = 66478
	L1D_total_cache_reservation_fails = 74840429
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 173537
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1441730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60874689
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 732331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13965740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13009656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20245
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1531, 1130, 1550, 1573, 1138, 1130, 1125, 1508, 1559, 1100, 1095, 1582, 1134, 653, 1138, 1109, 1594, 1498, 1136, 1554, 1581, 1110, 1542, 1066, 1136, 1111, 1134, 1110, 1121, 1125, 1479, 1557, 647, 1077, 1105, 1090, 1105, 1075, 1045, 1053, 1090, 1533, 647, 1103, 1548, 1019, 1075, 1105, 
shader 0 total_cycles, active_cycles, idle cycles = 1761702, 29113, 1732589 
shader 1 total_cycles, active_cycles, idle cycles = 1412785, 3445, 1409339 
shader 2 total_cycles, active_cycles, idle cycles = 1775897, 28301, 1747595 
shader 3 total_cycles, active_cycles, idle cycles = 1662945, 17373, 1645572 
shader 4 total_cycles, active_cycles, idle cycles = 1750609, 28355, 1722253 
shader 5 total_cycles, active_cycles, idle cycles = 1507789, 10511, 1497277 
shader 6 total_cycles, active_cycles, idle cycles = 1750911, 27743, 1723168 
shader 7 total_cycles, active_cycles, idle cycles = 1657554, 17570, 1639983 
shader 8 total_cycles, active_cycles, idle cycles = 1752902, 27839, 1725062 
shader 9 total_cycles, active_cycles, idle cycles = 1412758, 4100, 1408657 
shader 10 total_cycles, active_cycles, idle cycles = 1778333, 29163, 1749169 
shader 11 total_cycles, active_cycles, idle cycles = 1653892, 16739, 1637152 
shader 12 total_cycles, active_cycles, idle cycles = 1775105, 28028, 1747077 
shader 13 total_cycles, active_cycles, idle cycles = 1507091, 10466, 1496624 
shader 14 total_cycles, active_cycles, idle cycles = 1778824, 28916, 1749907 
shader 15 total_cycles, active_cycles, idle cycles = 1617902, 17765, 1600137 
shader 16 total_cycles, active_cycles, idle cycles = 1763556, 27670, 1735885 
shader 17 total_cycles, active_cycles, idle cycles = 1412569, 3221, 1409348 
shader 18 total_cycles, active_cycles, idle cycles = 1767300, 27963, 1739337 
shader 19 total_cycles, active_cycles, idle cycles = 1606240, 16972, 1589267 
shader 20 total_cycles, active_cycles, idle cycles = 1771599, 27961, 1743638 
shader 21 total_cycles, active_cycles, idle cycles = 1507725, 10758, 1496966 
shader 22 total_cycles, active_cycles, idle cycles = 1776407, 29219, 1747188 
shader 23 total_cycles, active_cycles, idle cycles = 1640133, 19128, 1621004 
shader 24 total_cycles, active_cycles, idle cycles = 1750577, 29068, 1721509 
shader 25 total_cycles, active_cycles, idle cycles = 1412079, 2115, 1409963 
shader 26 total_cycles, active_cycles, idle cycles = 1776226, 28047, 1748179 
shader 27 total_cycles, active_cycles, idle cycles = 1507803, 14430, 1493373 
shader 28 total_cycles, active_cycles, idle cycles = 1633534, 20493, 1613040 
shader 29 total_cycles, active_cycles, idle cycles = 1628877, 17934, 1610942 
shader 30 total_cycles, active_cycles, idle cycles = 1716530, 408458, 1308072 
shader 31 total_cycles, active_cycles, idle cycles = 1737195, 407876, 1329319 
shader 32 total_cycles, active_cycles, idle cycles = 1725638, 407682, 1317956 
shader 33 total_cycles, active_cycles, idle cycles = 1721694, 407488, 1314206 
shader 34 total_cycles, active_cycles, idle cycles = 1731454, 409040, 1322414 
shader 35 total_cycles, active_cycles, idle cycles = 1708230, 407488, 1300742 
shader 36 total_cycles, active_cycles, idle cycles = 1708070, 408458, 1299612 
shader 37 total_cycles, active_cycles, idle cycles = 1708670, 408264, 1300406 
shader 38 total_cycles, active_cycles, idle cycles = 1712215, 407682, 1304533 
shader 39 total_cycles, active_cycles, idle cycles = 1716654, 408846, 1307808 
shader 40 total_cycles, active_cycles, idle cycles = 1735541, 409040, 1326501 
shader 41 total_cycles, active_cycles, idle cycles = 1758912, 407488, 1351424 
shader 42 total_cycles, active_cycles, idle cycles = 1709401, 408652, 1300749 
shader 43 total_cycles, active_cycles, idle cycles = 1702145, 407488, 1294657 
shader 44 total_cycles, active_cycles, idle cycles = 1724978, 408264, 1316714 
shader 45 total_cycles, active_cycles, idle cycles = 1737586, 408264, 1329322 
shader 46 total_cycles, active_cycles, idle cycles = 1730925, 409428, 1321497 
shader 47 total_cycles, active_cycles, idle cycles = 1723385, 408652, 1314733 
shader 48 total_cycles, active_cycles, idle cycles = 1684311, 408264, 1276047 
shader 49 total_cycles, active_cycles, idle cycles = 1727762, 407682, 1320080 
shader 50 total_cycles, active_cycles, idle cycles = 1742719, 407488, 1335231 
shader 51 total_cycles, active_cycles, idle cycles = 1728638, 408458, 1320180 
shader 52 total_cycles, active_cycles, idle cycles = 1709773, 408458, 1301315 
shader 53 total_cycles, active_cycles, idle cycles = 1735132, 407488, 1327644 
shader 54 total_cycles, active_cycles, idle cycles = 1694530, 408846, 1285684 
shader 55 total_cycles, active_cycles, idle cycles = 1730487, 407682, 1322805 
shader 56 total_cycles, active_cycles, idle cycles = 1727363, 407876, 1319487 
shader 57 total_cycles, active_cycles, idle cycles = 1746368, 407876, 1338492 
shader 58 total_cycles, active_cycles, idle cycles = 1744612, 407876, 1336736 
shader 59 total_cycles, active_cycles, idle cycles = 1736968, 407488, 1329480 
warps_exctd_sm 0 = 15360 
warps_exctd_sm 1 = 5120 
warps_exctd_sm 2 = 15360 
warps_exctd_sm 3 = 8192 
warps_exctd_sm 4 = 14848 
warps_exctd_sm 5 = 6912 
warps_exctd_sm 6 = 14848 
warps_exctd_sm 7 = 7680 
warps_exctd_sm 8 = 14848 
warps_exctd_sm 9 = 4608 
warps_exctd_sm 10 = 14848 
warps_exctd_sm 11 = 8192 
warps_exctd_sm 12 = 14848 
warps_exctd_sm 13 = 6656 
warps_exctd_sm 14 = 14848 
warps_exctd_sm 15 = 7744 
warps_exctd_sm 16 = 14848 
warps_exctd_sm 17 = 4640 
warps_exctd_sm 18 = 14848 
warps_exctd_sm 19 = 8224 
warps_exctd_sm 20 = 14368 
warps_exctd_sm 21 = 7168 
warps_exctd_sm 22 = 14336 
warps_exctd_sm 23 = 7168 
warps_exctd_sm 24 = 14368 
warps_exctd_sm 25 = 5120 
warps_exctd_sm 26 = 14336 
warps_exctd_sm 27 = 8192 
warps_exctd_sm 28 = 12288 
warps_exctd_sm 29 = 8192 
warps_exctd_sm 30 = 8192 
warps_exctd_sm 31 = 8192 
warps_exctd_sm 32 = 8192 
warps_exctd_sm 33 = 8192 
warps_exctd_sm 34 = 8192 
warps_exctd_sm 35 = 8192 
warps_exctd_sm 36 = 8192 
warps_exctd_sm 37 = 8192 
warps_exctd_sm 38 = 8192 
warps_exctd_sm 39 = 8192 
warps_exctd_sm 40 = 8192 
warps_exctd_sm 41 = 8192 
warps_exctd_sm 42 = 8192 
warps_exctd_sm 43 = 8192 
warps_exctd_sm 44 = 8192 
warps_exctd_sm 45 = 8192 
warps_exctd_sm 46 = 8192 
warps_exctd_sm 47 = 8192 
warps_exctd_sm 48 = 8192 
warps_exctd_sm 49 = 8192 
warps_exctd_sm 50 = 8192 
warps_exctd_sm 51 = 8192 
warps_exctd_sm 52 = 8192 
warps_exctd_sm 53 = 8192 
warps_exctd_sm 54 = 8192 
warps_exctd_sm 55 = 8192 
warps_exctd_sm 56 = 8192 
warps_exctd_sm 57 = 8192 
warps_exctd_sm 58 = 8192 
warps_exctd_sm 59 = 8192 
gpgpu_n_tot_thrd_icount = 822031680
gpgpu_n_tot_w_icount = 25688490
gpgpu_n_stall_shd_mem = 75702554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1441725
gpgpu_n_mem_write_global = 735418
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 25617953
gpgpu_n_store_insn = 16379646
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3079391
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75698876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107702894	W0_Idle:51229877	W0_Scoreboard:17837339	W1:186635	W2:160340	W3:163785	W4:132302	W5:95031	W6:48777	W7:26202	W8:10335	W9:4249	W10:2086	W11:1392	W12:1298	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:24652776
Warp Occupancy Distribution:
Stall:52869350	W0_Idle:42940970	W0_Scoreboard:2012098	W1:186635	W2:160340	W3:163785	W4:132302	W5:95031	W6:48777	W7:26202	W8:10335	W9:4249	W10:2086	W11:1392	W12:1298	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:164696
Warp Occupancy Distribution:
Stall:54833544	W0_Idle:8288907	W0_Scoreboard:15825241	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24488080
warp_utilization0: 0.126885
warp_utilization1: 0.012127
warp_utilization2: 0.236747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11533800 {8:1441725,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77425104 {40:235308,72:34,136:500076,}
traffic_breakdown_coretomem[INST_ACC_R] = 10320 {8:1290,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 195950024 {136:1440809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5883344 {8:735418,}
traffic_breakdown_memtocore[INST_ACC_R] = 175304 {136:1289,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1085 
averagemflatency_1 = 1117 
averagemflatency_2= 1061 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 1779675 
mrq_lat_table:664220 	22554 	36556 	80870 	245990 	376013 	477149 	327560 	85336 	3481 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15840 	154967 	863214 	1088312 	53903 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35964 	15061 	31417 	111097 	189549 	542133 	900285 	341331 	11350 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	735216 	647838 	56627 	1185 	3 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	196895 	275224 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	75 	637 	2844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        24        60        58        48        46        30        29        64        64        22        24        56        56        32        60 
dram[1]:        46        30        54        60        38        26        26        30        64        50        36        17        56        56        60        24 
dram[2]:        24        34        64        54        38        28        38        27        64        64        38        19        56        56        56        50 
dram[3]:        24        40        64        41        36        34        20        32        64        28        18        20        56        60        60        40 
dram[4]:        29        24        64        46        36        32        27        28        64        28        32        19        56        60        60        46 
dram[5]:        26        32        58        62        48        46        38        28        64        48        24        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      4936      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      3273      5269      4199      4105      3003      4794      4887      5643      3850      7439      5814      4454      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3992      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      3987      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      4135      3991 
average row accesses per activate:
dram[0]:  1.579920  1.583577  1.600545  1.591205  1.688354  1.723252  1.622884  1.628518  1.678068  1.670770  1.665116  1.690711  1.589839  1.593522  1.595759  1.596348 
dram[1]:  1.611301  1.618447  1.642575  1.626243  1.728137  1.707513  1.646579  1.645762  1.697899  1.678763  1.688062  1.693477  1.626144  1.629913  1.634388  1.611904 
dram[2]:  1.584257  1.593563  1.604887  1.609987  1.710048  1.705793  1.631413  1.649547  1.680594  1.683589  1.683582  1.699637  1.613238  1.607905  1.616960  1.615731 
dram[3]:  1.608897  1.608028  1.620202  1.628677  1.701035  1.709948  1.639103  1.657113  1.702408  1.696077  1.687327  1.684187  1.611318  1.622838  1.603045  1.628569 
dram[4]:  1.592115  1.603744  1.612099  1.637631  1.723580  1.722941  1.639091  1.662186  1.695774  1.682449  1.705819  1.691593  1.608347  1.614750  1.622122  1.635996 
dram[5]:  1.607159  1.594206  1.626090  1.605634  1.731448  1.698191  1.662502  1.633975  1.696705  1.691330  1.694161  1.692611  1.611339  1.614586  1.627290  1.605341 
average row locality = 2319772/1406092 = 1.649801
average row locality_1 = 569736/329264 = 1.730332
average row locality_2 = 1750036/1076828 = 1.625177
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16501     16480     16319     16329     18322     18392     18718     18516     19179     19071     19070     19016     16999     16994     16766     16646 
dram[1]:     16485     16455     16181     16345     18230     18154     18408     18625     18935     18827     19016     18955     16834     16890     16600     16702 
dram[2]:     16360     16372     16283     16272     18154     18321     18574     18588     19166     19120     19000     18941     16857     16868     16589     16648 
dram[3]:     16340     16457     16267     16114     18339     18199     18537     18428     18966     19079     18990     18853     16923     16850     16798     16524 
dram[4]:     16510     16372     16285     16220     18277     18339     18696     18661     19188     19180     19092     19032     17087     16756     16775     16664 
dram[5]:     16471     16523     16222     16237     18239     18354     18531     18529     19081     19147     19072     19100     16908     16887     16640     16557 
total reads: 1694369
bank skew: 19188/16114 = 1.19
chip skew: 283318/281642 = 1.01
number of total write accesses:
dram[0]:      5216      5216      5402      5418      8485      8763      6586      6602      7953      7800      7780      7941      5564      5540      5206      5208 
dram[1]:      5216      5216      5409      5406      8487      8211      6620      6542      7812      7496      7836      7680      5545      5505      5206      5208 
dram[2]:      5216      5216      5391      5363      8651      8506      6708      6561      7984      7809      7774      7728      5517      5424      5206      5208 
dram[3]:      5216      5216      5389      5422      8602      8324      6539      6722      7898      7853      7856      7838      5542      5391      5208      5206 
dram[4]:      5216      5216      5380      5400      8666      8420      6708      6689      7941      7756      7848      7729      5574      5358      5208      5206 
dram[5]:      5216      5216      5405      5424      8640      8312      6756      6595      7900      7872      8002      7932      5518      5365      5208      5206 
total reads: 625441
bank skew: 8763/5206 = 1.68
chip skew: 104680/103395 = 1.01
average mf latency per bank:
dram[0]:        842       869       858       873      1286      1314      1679      1740       916       929       912       935       878       904       873       886
dram[1]:        804       797       808       801      1200      1286      1583      1572       857       849       853       856       826       822       817       819
dram[2]:        826       834       837       847      1256      1328      1639      1649       883       896       881       892       857      1022       846       861
dram[3]:        813       820       826       818      1222      1318      1618      1623       869       871       872       873       842       842       843       836
dram[4]:        828       817       834       818      1262      1330      1626      1612       887       880       891       883       861       840       850       838
dram[5]:        815       832       822       834      1240      1334      1614      1640       872       892       870       890       846       853       839       852
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3923      3693      3836      3845      4214      4173      3985      4301      4481      3482      3501      3276      3131      3101
dram[2]:       3539      3409      3779      3817      4015      4352      4019      4169      3566      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      3454      3606      3671      3778      4078      3421      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3515      3654      3689
dram[5]:       3523      3006      4533      3712      4253      4431      3882      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1112787 n_act=237440 n_pre=237427 n_req=381098 n_req_1=89421 n_req_2=291677 n_req_3=0 n_rd=566601 n_write=194917 bw_util=0.6366 bw_util_1=0.1399 bw_util_2=0.4966 bw_util_3=0 blp=9.099510 blp_1= 2.365938 blp_2= 7.199422 blp_3= -nan
 n_activity=2318117 dram_eff=0.6451 dram_eff_1=0.1418 dram_eff_2=0.5033 dram_eff_3=0
bk0: 32998a 1285374i bk1: 32957a 1253378i bk2: 32636a 1230078i bk3: 32656a 1202121i bk4: 36641a 886790i bk5: 36784a 823280i bk6: 37436a 919828i bk7: 37024a 878111i bk8: 38355a 981572i bk9: 38142a 955759i bk10: 38138a 922490i bk11: 38028a 883584i bk12: 33996a 1110955i bk13: 33986a 1081243i bk14: 33532a 1095852i bk15: 33292a 1061309i 
bw_dist = 0.140	0.497	0.000	0.350	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7258
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1128171 n_act=232272 n_pre=232257 n_req=378576 n_req_1=86904 n_req_2=291672 n_req_3=0 n_rd=563276 n_write=193196 bw_util=0.633 bw_util_1=0.1364 bw_util_2=0.4966 bw_util_3=0 blp=8.812297 blp_1= 2.187248 blp_2= 7.131944 blp_3= -nan
 n_activity=2322269 dram_eff=0.6404 dram_eff_1=0.138 dram_eff_2=0.5024 dram_eff_3=0
bk0: 32970a 1301175i bk1: 32910a 1278877i bk2: 32362a 1257970i bk3: 32690a 1231898i bk4: 36460a 920644i bk5: 36304a 900726i bk6: 36816a 965027i bk7: 37250a 913379i bk8: 37870a 1025864i bk9: 37654a 1020803i bk10: 38032a 954418i bk11: 37910a 954530i bk12: 33668a 1138125i bk13: 33780a 1118472i bk14: 33200a 1142445i bk15: 33400a 1091384i 
bw_dist = 0.136	0.497	0.000	0.356	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2512
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120988 n_act=234737 n_pre=234721 n_req=379479 n_req_1=87807 n_req_2=291672 n_req_3=0 n_rd=564226 n_write=194500 bw_util=0.6342 bw_util_1=0.1376 bw_util_2=0.4966 bw_util_3=0 blp=8.997598 blp_1= 2.278227 blp_2= 7.191301 blp_3= -nan
 n_activity=2314304 dram_eff=0.6438 dram_eff_1=0.1396 dram_eff_2=0.5041 dram_eff_3=0
bk0: 32720a 1293048i bk1: 32744a 1270752i bk2: 32566a 1237393i bk3: 32544a 1220501i bk4: 36308a 888420i bk5: 36642a 852416i bk6: 37148a 928643i bk7: 37176a 903265i bk8: 38332a 989736i bk9: 38240a 964283i bk10: 38000a 948005i bk11: 37882a 920912i bk12: 33714a 1133157i bk13: 33736a 1107986i bk14: 33178a 1113579i bk15: 33296a 1074491i 
bw_dist = 0.138	0.497	0.000	0.351	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5251
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1124671 n_act=233417 n_pre=233402 n_req=379064 n_req_1=87388 n_req_2=291676 n_req_3=0 n_rd=563305 n_write=194377 bw_util=0.6335 bw_util_1=0.1368 bw_util_2=0.4966 bw_util_3=0 blp=8.914616 blp_1= 2.227016 blp_2= 7.164797 blp_3= -nan
 n_activity=2320645 dram_eff=0.6412 dram_eff_1=0.1385 dram_eff_2=0.5027 dram_eff_3=0
bk0: 32680a 1305958i bk1: 32914a 1270426i bk2: 32531a 1251866i bk3: 32228a 1238341i bk4: 36678a 882658i bk5: 36398a 878396i bk6: 37072a 953081i bk7: 36856a 910351i bk8: 37930a 1012574i bk9: 38158a 976361i bk10: 37970a 946038i bk11: 37706a 923698i bk12: 33844a 1136194i bk13: 33700a 1121178i bk14: 33592a 1106697i bk15: 33048a 1082686i 
bw_dist = 0.137	0.497	0.000	0.354	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3407
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120447 n_act=233980 n_pre=233966 n_req=380574 n_req_1=88906 n_req_2=291668 n_req_3=0 n_rd=566251 n_write=194528 bw_util=0.636 bw_util_1=0.1394 bw_util_2=0.4966 bw_util_3=0 blp=8.981420 blp_1= 2.280962 blp_2= 7.179299 blp_3= -nan
 n_activity=2316339 dram_eff=0.645 dram_eff_1=0.1413 dram_eff_2=0.5037 dram_eff_3=0
bk0: 33020a 1291894i bk1: 32744a 1276559i bk2: 32568a 1245163i bk3: 32440a 1236135i bk4: 36554a 878779i bk5: 36678a 868503i bk6: 37386a 929152i bk7: 37322a 889083i bk8: 38374a 992042i bk9: 38360a 966539i bk10: 38182a 939242i bk11: 38064a 916713i bk12: 34170a 1121473i bk13: 33512a 1121414i bk14: 33550a 1109995i bk15: 33327a 1082764i 
bw_dist = 0.139	0.497	0.000	0.350	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120942 n_act=234230 n_pre=234217 n_req=380133 n_req_1=88461 n_req_2=291672 n_req_3=0 n_rd=564949 n_write=194834 bw_util=0.6351 bw_util_1=0.1384 bw_util_2=0.4966 bw_util_3=0 blp=8.955862 blp_1= 2.249659 blp_2= 7.178772 blp_3= -nan
 n_activity=2323824 dram_eff=0.642 dram_eff_1=0.1399 dram_eff_2=0.5021 dram_eff_3=0
bk0: 32942a 1290836i bk1: 33040a 1270679i bk2: 32444a 1245290i bk3: 32470a 1224686i bk4: 36476a 895309i bk5: 36704a 870198i bk6: 37060a 935989i bk7: 37058a 894734i bk8: 38162a 1000784i bk9: 38294a 964446i bk10: 38136a 927445i bk11: 38196a 898505i bk12: 33812a 1133039i bk13: 33766a 1122452i bk14: 33278a 1116309i bk15: 33111a 1080085i 
bw_dist = 0.138	0.497	0.000	0.354	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.44

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180530, Miss = 141882, Miss_rate = 0.786, Pending_hits = 670, Reservation_fails = 170491
L2_cache_bank[1]: Access = 180477, Miss = 141454, Miss_rate = 0.784, Pending_hits = 668, Reservation_fails = 211870
L2_cache_bank[2]: Access = 179936, Miss = 140706, Miss_rate = 0.782, Pending_hits = 642, Reservation_fails = 158816
L2_cache_bank[3]: Access = 182158, Miss = 140958, Miss_rate = 0.774, Pending_hits = 568, Reservation_fails = 178103
L2_cache_bank[4]: Access = 180318, Miss = 140994, Miss_rate = 0.782, Pending_hits = 643, Reservation_fails = 171298
L2_cache_bank[5]: Access = 184665, Miss = 141152, Miss_rate = 0.764, Pending_hits = 640, Reservation_fails = 209748
L2_cache_bank[6]: Access = 180521, Miss = 141164, Miss_rate = 0.782, Pending_hits = 625, Reservation_fails = 171729
L2_cache_bank[7]: Access = 182299, Miss = 140529, Miss_rate = 0.771, Pending_hits = 624, Reservation_fails = 189097
L2_cache_bank[8]: Access = 180737, Miss = 141916, Miss_rate = 0.785, Pending_hits = 665, Reservation_fails = 171823
L2_cache_bank[9]: Access = 182086, Miss = 141232, Miss_rate = 0.776, Pending_hits = 616, Reservation_fails = 177371
L2_cache_bank[10]: Access = 181352, Miss = 141175, Miss_rate = 0.778, Pending_hits = 658, Reservation_fails = 169415
L2_cache_bank[11]: Access = 182828, Miss = 141348, Miss_rate = 0.773, Pending_hits = 630, Reservation_fails = 202772
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180530, Miss = 141882 (0.786), PendingHit = 670 (0.00371)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180477, Miss = 141454 (0.784), PendingHit = 668 (0.0037)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179936, Miss = 140706 (0.782), PendingHit = 642 (0.00357)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182158, Miss = 140958 (0.774), PendingHit = 568 (0.00312)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180318, Miss = 140994 (0.782), PendingHit = 643 (0.00357)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184665, Miss = 141152 (0.764), PendingHit = 640 (0.00347)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180521, Miss = 141164 (0.782), PendingHit = 625 (0.00346)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182299, Miss = 140529 (0.771), PendingHit = 624 (0.00342)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180737, Miss = 141916 (0.785), PendingHit = 665 (0.00368)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182086, Miss = 141232 (0.776), PendingHit = 616 (0.00338)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181352, Miss = 141175 (0.778), PendingHit = 658 (0.00363)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182828, Miss = 141348 (0.773), PendingHit = 630 (0.00345)
L2 Cache Total Miss Rate = 0.778
Stream 1: L2 Cache Miss Rate = 0.480
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 926797
Stream 1: Misses  = 444473
Stream 2: Accesses  = 1251110
Stream 2: Misses  = 1250037
Stream 1+2: Accesses  = 2177907
Stream 1+2: Misses  = 1694510
Total Accesses  = 2177907
MPKI-CORES
CORE_L2MPKI_0	37.697
CORE_L2MPKI_1	2.878
CORE_L2MPKI_2	37.532
CORE_L2MPKI_3	38.798
CORE_L2MPKI_4	39.286
CORE_L2MPKI_5	27.318
CORE_L2MPKI_6	38.122
CORE_L2MPKI_7	39.985
CORE_L2MPKI_8	38.842
CORE_L2MPKI_9	3.618
CORE_L2MPKI_10	38.777
CORE_L2MPKI_11	39.100
CORE_L2MPKI_12	39.502
CORE_L2MPKI_13	28.112
CORE_L2MPKI_14	38.807
CORE_L2MPKI_15	39.202
CORE_L2MPKI_16	38.691
CORE_L2MPKI_17	3.769
CORE_L2MPKI_18	39.571
CORE_L2MPKI_19	38.270
CORE_L2MPKI_20	39.702
CORE_L2MPKI_21	26.205
CORE_L2MPKI_22	39.681
CORE_L2MPKI_23	40.105
CORE_L2MPKI_24	39.245
CORE_L2MPKI_25	2.141
CORE_L2MPKI_26	38.522
CORE_L2MPKI_27	35.135
CORE_L2MPKI_28	33.030
CORE_L2MPKI_29	38.397
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.668
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	21560
CORE_MISSES_1	267
CORE_MISSES_2	21203
CORE_MISSES_3	13982
CORE_MISSES_4	22487
CORE_MISSES_5	6217
CORE_MISSES_6	21232
CORE_MISSES_7	13719
CORE_MISSES_8	21661
CORE_MISSES_9	314
CORE_MISSES_10	21883
CORE_MISSES_11	13902
CORE_MISSES_12	22157
CORE_MISSES_13	6303
CORE_MISSES_14	21961
CORE_MISSES_15	13617
CORE_MISSES_16	21342
CORE_MISSES_17	319
CORE_MISSES_18	22261
CORE_MISSES_19	13409
CORE_MISSES_20	21901
CORE_MISSES_21	5949
CORE_MISSES_22	22248
CORE_MISSES_23	13709
CORE_MISSES_24	21665
CORE_MISSES_25	190
CORE_MISSES_26	21230
CORE_MISSES_27	10270
CORE_MISSES_28	13818
CORE_MISSES_29	13697
CORE_MISSES_30	41708
CORE_MISSES_31	41642
CORE_MISSES_32	41623
CORE_MISSES_33	41606
CORE_MISSES_34	41768
CORE_MISSES_35	41602
CORE_MISSES_36	41705
CORE_MISSES_37	41680
CORE_MISSES_38	41621
CORE_MISSES_39	41740
CORE_MISSES_40	41761
CORE_MISSES_41	41600
CORE_MISSES_42	41720
CORE_MISSES_43	41600
CORE_MISSES_44	41680
CORE_MISSES_45	41680
CORE_MISSES_46	41800
CORE_MISSES_47	41720
CORE_MISSES_48	41680
CORE_MISSES_49	41620
CORE_MISSES_50	41600
CORE_MISSES_51	41700
CORE_MISSES_52	41700
CORE_MISSES_53	41600
CORE_MISSES_54	41740
CORE_MISSES_55	41620
CORE_MISSES_56	41640
CORE_MISSES_57	41641
CORE_MISSES_58	41640
CORE_MISSES_59	41600
L2_MISSES = 1694510
L2_total_cache_accesses = 2177907
L2_total_cache_misses = 1694510
L2_total_cache_miss_rate = 0.7780
L2_total_cache_pending_hits = 7649
L2_total_cache_reservation_fails = 2182533
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1115309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1455592
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 579143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 722670
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1097
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4151
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7946088
icnt_total_pkts_simt_to_mem=4414173
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.7667
gpu_ipc_2 =     440.0411
gpu_tot_sim_cycle_stream_1 = 1779655
gpu_tot_sim_cycle_stream_2 = 1779668
gpu_sim_insn_1 = 12042362
gpu_sim_insn_2 = 783127040
gpu_sim_cycle = 1779676
gpu_sim_insn = 795169402
gpu_ipc =     446.8057
gpu_tot_sim_cycle = 1779676
gpu_tot_sim_insn = 795169402
gpu_tot_ipc =     446.8057
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7970226
gpu_stall_icnt2sh    = 1716639
gpu_total_sim_rate=260625

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13029901
	L1I_total_cache_misses = 20245
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4304
L1D_cache:
	L1D_cache_core[0]: Access = 55099, Miss = 44683, Miss_rate = 0.811, Pending_hits = 3127, Reservation_fails = 1586563
	L1D_cache_core[1]: Access = 1489, Miss = 774, Miss_rate = 0.520, Pending_hits = 146, Reservation_fails = 5465
	L1D_cache_core[2]: Access = 54070, Miss = 43861, Miss_rate = 0.811, Pending_hits = 2997, Reservation_fails = 1558628
	L1D_cache_core[3]: Access = 35966, Miss = 29012, Miss_rate = 0.807, Pending_hits = 2282, Reservation_fails = 1079857
	L1D_cache_core[4]: Access = 55651, Miss = 45724, Miss_rate = 0.822, Pending_hits = 3195, Reservation_fails = 1604252
	L1D_cache_core[5]: Access = 18785, Miss = 14605, Miss_rate = 0.777, Pending_hits = 1112, Reservation_fails = 527673
	L1D_cache_core[6]: Access = 53881, Miss = 43954, Miss_rate = 0.816, Pending_hits = 3091, Reservation_fails = 1563527
	L1D_cache_core[7]: Access = 35773, Miss = 28476, Miss_rate = 0.796, Pending_hits = 2191, Reservation_fails = 1056580
	L1D_cache_core[8]: Access = 54325, Miss = 44631, Miss_rate = 0.822, Pending_hits = 3048, Reservation_fails = 1566357
	L1D_cache_core[9]: Access = 1942, Miss = 967, Miss_rate = 0.498, Pending_hits = 144, Reservation_fails = 16873
	L1D_cache_core[10]: Access = 55401, Miss = 45114, Miss_rate = 0.814, Pending_hits = 3042, Reservation_fails = 1630465
	L1D_cache_core[11]: Access = 35913, Miss = 28763, Miss_rate = 0.801, Pending_hits = 2176, Reservation_fails = 1064489
	L1D_cache_core[12]: Access = 54839, Miss = 45073, Miss_rate = 0.822, Pending_hits = 3148, Reservation_fails = 1610787
	L1D_cache_core[13]: Access = 18896, Miss = 14607, Miss_rate = 0.773, Pending_hits = 1133, Reservation_fails = 513190
	L1D_cache_core[14]: Access = 55631, Miss = 45281, Miss_rate = 0.814, Pending_hits = 3295, Reservation_fails = 1611141
	L1D_cache_core[15]: Access = 35994, Miss = 28394, Miss_rate = 0.789, Pending_hits = 2101, Reservation_fails = 1027396
	L1D_cache_core[16]: Access = 53288, Miss = 43550, Miss_rate = 0.817, Pending_hits = 3084, Reservation_fails = 1557392
	L1D_cache_core[17]: Access = 1320, Miss = 679, Miss_rate = 0.514, Pending_hits = 135, Reservation_fails = 5186
	L1D_cache_core[18]: Access = 55121, Miss = 45046, Miss_rate = 0.817, Pending_hits = 3112, Reservation_fails = 1625541
	L1D_cache_core[19]: Access = 35266, Miss = 27870, Miss_rate = 0.790, Pending_hits = 2201, Reservation_fails = 1009403
	L1D_cache_core[20]: Access = 54617, Miss = 44695, Miss_rate = 0.818, Pending_hits = 3058, Reservation_fails = 1583458
	L1D_cache_core[21]: Access = 18250, Miss = 13964, Miss_rate = 0.765, Pending_hits = 1029, Reservation_fails = 494420
	L1D_cache_core[22]: Access = 56043, Miss = 45426, Miss_rate = 0.811, Pending_hits = 3184, Reservation_fails = 1625376
	L1D_cache_core[23]: Access = 37007, Miss = 29277, Miss_rate = 0.791, Pending_hits = 2194, Reservation_fails = 1075850
	L1D_cache_core[24]: Access = 54959, Miss = 44768, Miss_rate = 0.815, Pending_hits = 3156, Reservation_fails = 1591160
	L1D_cache_core[25]: Access = 696, Miss = 478, Miss_rate = 0.687, Pending_hits = 138, Reservation_fails = 16756
	L1D_cache_core[26]: Access = 53937, Miss = 43912, Miss_rate = 0.814, Pending_hits = 3010, Reservation_fails = 1580607
	L1D_cache_core[27]: Access = 27521, Miss = 21713, Miss_rate = 0.789, Pending_hits = 1695, Reservation_fails = 793592
	L1D_cache_core[28]: Access = 37518, Miss = 29638, Miss_rate = 0.790, Pending_hits = 2163, Reservation_fails = 1066045
	L1D_cache_core[29]: Access = 36426, Miss = 29126, Miss_rate = 0.800, Pending_hits = 2091, Reservation_fails = 1050186
	L1D_cache_core[30]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1398535
	L1D_cache_core[31]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399424
	L1D_cache_core[32]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399154
	L1D_cache_core[33]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1390584
	L1D_cache_core[34]: Access = 41760, Miss = 41760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1402985
	L1D_cache_core[35]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1381420
	L1D_cache_core[36]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1368571
	L1D_cache_core[37]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1382782
	L1D_cache_core[38]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377936
	L1D_cache_core[39]: Access = 41740, Miss = 41740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393246
	L1D_cache_core[40]: Access = 41760, Miss = 41760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1395004
	L1D_cache_core[41]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1423231
	L1D_cache_core[42]: Access = 41720, Miss = 41720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1387645
	L1D_cache_core[43]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1367902
	L1D_cache_core[44]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1417119
	L1D_cache_core[45]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407162
	L1D_cache_core[46]: Access = 41800, Miss = 41800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1397770
	L1D_cache_core[47]: Access = 41720, Miss = 41720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1386733
	L1D_cache_core[48]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1354803
	L1D_cache_core[49]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399196
	L1D_cache_core[50]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1405083
	L1D_cache_core[51]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1400066
	L1D_cache_core[52]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1370462
	L1D_cache_core[53]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1397647
	L1D_cache_core[54]: Access = 41740, Miss = 41740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1357766
	L1D_cache_core[55]: Access = 41620, Miss = 41620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1372213
	L1D_cache_core[56]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1378914
	L1D_cache_core[57]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1411850
	L1D_cache_core[58]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1413622
	L1D_cache_core[59]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1403389
	L1D_total_cache_accesses = 2395624
	L1D_total_cache_misses = 2174061
	L1D_total_cache_miss_rate = 0.9075
	L1D_total_cache_pending_hits = 66478
	L1D_total_cache_reservation_fails = 74840429
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 173537
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3678
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1441730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60874689
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 732331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13965740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13009656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20245
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1531, 1130, 1550, 1573, 1138, 1130, 1125, 1508, 1559, 1100, 1095, 1582, 1134, 653, 1138, 1109, 1594, 1498, 1136, 1554, 1581, 1110, 1542, 1066, 1136, 1111, 1134, 1110, 1121, 1125, 1479, 1557, 647, 1077, 1105, 1090, 1105, 1075, 1045, 1053, 1090, 1533, 647, 1103, 1548, 1019, 1075, 1105, 
shader 0 total_cycles, active_cycles, idle cycles = 1761702, 29113, 1732589 
shader 1 total_cycles, active_cycles, idle cycles = 1412785, 3445, 1409339 
shader 2 total_cycles, active_cycles, idle cycles = 1775897, 28301, 1747595 
shader 3 total_cycles, active_cycles, idle cycles = 1662945, 17373, 1645572 
shader 4 total_cycles, active_cycles, idle cycles = 1750609, 28355, 1722253 
shader 5 total_cycles, active_cycles, idle cycles = 1507789, 10511, 1497277 
shader 6 total_cycles, active_cycles, idle cycles = 1750911, 27743, 1723168 
shader 7 total_cycles, active_cycles, idle cycles = 1657554, 17570, 1639983 
shader 8 total_cycles, active_cycles, idle cycles = 1752902, 27839, 1725062 
shader 9 total_cycles, active_cycles, idle cycles = 1412758, 4100, 1408657 
shader 10 total_cycles, active_cycles, idle cycles = 1778333, 29163, 1749169 
shader 11 total_cycles, active_cycles, idle cycles = 1653892, 16739, 1637152 
shader 12 total_cycles, active_cycles, idle cycles = 1775105, 28028, 1747077 
shader 13 total_cycles, active_cycles, idle cycles = 1507091, 10466, 1496624 
shader 14 total_cycles, active_cycles, idle cycles = 1778824, 28916, 1749907 
shader 15 total_cycles, active_cycles, idle cycles = 1617902, 17765, 1600137 
shader 16 total_cycles, active_cycles, idle cycles = 1763556, 27670, 1735885 
shader 17 total_cycles, active_cycles, idle cycles = 1412569, 3221, 1409348 
shader 18 total_cycles, active_cycles, idle cycles = 1767300, 27963, 1739337 
shader 19 total_cycles, active_cycles, idle cycles = 1606240, 16972, 1589267 
shader 20 total_cycles, active_cycles, idle cycles = 1771599, 27961, 1743638 
shader 21 total_cycles, active_cycles, idle cycles = 1507725, 10758, 1496966 
shader 22 total_cycles, active_cycles, idle cycles = 1776407, 29219, 1747188 
shader 23 total_cycles, active_cycles, idle cycles = 1640133, 19128, 1621004 
shader 24 total_cycles, active_cycles, idle cycles = 1750577, 29068, 1721509 
shader 25 total_cycles, active_cycles, idle cycles = 1412079, 2115, 1409963 
shader 26 total_cycles, active_cycles, idle cycles = 1776226, 28047, 1748179 
shader 27 total_cycles, active_cycles, idle cycles = 1507803, 14430, 1493373 
shader 28 total_cycles, active_cycles, idle cycles = 1633534, 20493, 1613040 
shader 29 total_cycles, active_cycles, idle cycles = 1628877, 17934, 1610942 
shader 30 total_cycles, active_cycles, idle cycles = 1716530, 408458, 1308072 
shader 31 total_cycles, active_cycles, idle cycles = 1737195, 407876, 1329319 
shader 32 total_cycles, active_cycles, idle cycles = 1725638, 407682, 1317956 
shader 33 total_cycles, active_cycles, idle cycles = 1721694, 407488, 1314206 
shader 34 total_cycles, active_cycles, idle cycles = 1731454, 409040, 1322414 
shader 35 total_cycles, active_cycles, idle cycles = 1708230, 407488, 1300742 
shader 36 total_cycles, active_cycles, idle cycles = 1708070, 408458, 1299612 
shader 37 total_cycles, active_cycles, idle cycles = 1708670, 408264, 1300406 
shader 38 total_cycles, active_cycles, idle cycles = 1712215, 407682, 1304533 
shader 39 total_cycles, active_cycles, idle cycles = 1716654, 408846, 1307808 
shader 40 total_cycles, active_cycles, idle cycles = 1735541, 409040, 1326501 
shader 41 total_cycles, active_cycles, idle cycles = 1758912, 407488, 1351424 
shader 42 total_cycles, active_cycles, idle cycles = 1709401, 408652, 1300749 
shader 43 total_cycles, active_cycles, idle cycles = 1702145, 407488, 1294657 
shader 44 total_cycles, active_cycles, idle cycles = 1724978, 408264, 1316714 
shader 45 total_cycles, active_cycles, idle cycles = 1737586, 408264, 1329322 
shader 46 total_cycles, active_cycles, idle cycles = 1730925, 409428, 1321497 
shader 47 total_cycles, active_cycles, idle cycles = 1723385, 408652, 1314733 
shader 48 total_cycles, active_cycles, idle cycles = 1684311, 408264, 1276047 
shader 49 total_cycles, active_cycles, idle cycles = 1727762, 407682, 1320080 
shader 50 total_cycles, active_cycles, idle cycles = 1742719, 407488, 1335231 
shader 51 total_cycles, active_cycles, idle cycles = 1728638, 408458, 1320180 
shader 52 total_cycles, active_cycles, idle cycles = 1709773, 408458, 1301315 
shader 53 total_cycles, active_cycles, idle cycles = 1735132, 407488, 1327644 
shader 54 total_cycles, active_cycles, idle cycles = 1694530, 408846, 1285684 
shader 55 total_cycles, active_cycles, idle cycles = 1730487, 407682, 1322805 
shader 56 total_cycles, active_cycles, idle cycles = 1727363, 407876, 1319487 
shader 57 total_cycles, active_cycles, idle cycles = 1746368, 407876, 1338492 
shader 58 total_cycles, active_cycles, idle cycles = 1744612, 407876, 1336736 
shader 59 total_cycles, active_cycles, idle cycles = 1736968, 407488, 1329480 
warps_exctd_sm 0 = 15360 
warps_exctd_sm 1 = 5120 
warps_exctd_sm 2 = 15360 
warps_exctd_sm 3 = 8192 
warps_exctd_sm 4 = 14848 
warps_exctd_sm 5 = 6912 
warps_exctd_sm 6 = 14848 
warps_exctd_sm 7 = 7680 
warps_exctd_sm 8 = 14848 
warps_exctd_sm 9 = 4608 
warps_exctd_sm 10 = 14848 
warps_exctd_sm 11 = 8192 
warps_exctd_sm 12 = 14848 
warps_exctd_sm 13 = 6656 
warps_exctd_sm 14 = 14848 
warps_exctd_sm 15 = 7744 
warps_exctd_sm 16 = 14848 
warps_exctd_sm 17 = 4640 
warps_exctd_sm 18 = 14848 
warps_exctd_sm 19 = 8224 
warps_exctd_sm 20 = 14368 
warps_exctd_sm 21 = 7168 
warps_exctd_sm 22 = 14336 
warps_exctd_sm 23 = 7168 
warps_exctd_sm 24 = 14368 
warps_exctd_sm 25 = 5120 
warps_exctd_sm 26 = 14336 
warps_exctd_sm 27 = 8192 
warps_exctd_sm 28 = 12288 
warps_exctd_sm 29 = 8192 
warps_exctd_sm 30 = 8192 
warps_exctd_sm 31 = 8192 
warps_exctd_sm 32 = 8192 
warps_exctd_sm 33 = 8192 
warps_exctd_sm 34 = 8192 
warps_exctd_sm 35 = 8192 
warps_exctd_sm 36 = 8192 
warps_exctd_sm 37 = 8192 
warps_exctd_sm 38 = 8192 
warps_exctd_sm 39 = 8192 
warps_exctd_sm 40 = 8192 
warps_exctd_sm 41 = 8192 
warps_exctd_sm 42 = 8192 
warps_exctd_sm 43 = 8192 
warps_exctd_sm 44 = 8192 
warps_exctd_sm 45 = 8192 
warps_exctd_sm 46 = 8192 
warps_exctd_sm 47 = 8192 
warps_exctd_sm 48 = 8192 
warps_exctd_sm 49 = 8192 
warps_exctd_sm 50 = 8192 
warps_exctd_sm 51 = 8192 
warps_exctd_sm 52 = 8192 
warps_exctd_sm 53 = 8192 
warps_exctd_sm 54 = 8192 
warps_exctd_sm 55 = 8192 
warps_exctd_sm 56 = 8192 
warps_exctd_sm 57 = 8192 
warps_exctd_sm 58 = 8192 
warps_exctd_sm 59 = 8192 
gpgpu_n_tot_thrd_icount = 822031680
gpgpu_n_tot_w_icount = 25688490
gpgpu_n_stall_shd_mem = 75702554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1441725
gpgpu_n_mem_write_global = 735418
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 25617953
gpgpu_n_store_insn = 16379646
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3079391
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3678
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3678
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75698876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107702894	W0_Idle:51229877	W0_Scoreboard:17837339	W1:186635	W2:160340	W3:163785	W4:132302	W5:95031	W6:48777	W7:26202	W8:10335	W9:4249	W10:2086	W11:1392	W12:1298	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:24652776
Warp Occupancy Distribution:
Stall:52869350	W0_Idle:42940970	W0_Scoreboard:2012098	W1:186635	W2:160340	W3:163785	W4:132302	W5:95031	W6:48777	W7:26202	W8:10335	W9:4249	W10:2086	W11:1392	W12:1298	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:164696
Warp Occupancy Distribution:
Stall:54833544	W0_Idle:8288907	W0_Scoreboard:15825241	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24488080
warp_utilization0: 0.126885
warp_utilization1: 0.012127
warp_utilization2: 0.236747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11533800 {8:1441725,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77425104 {40:235308,72:34,136:500076,}
traffic_breakdown_coretomem[INST_ACC_R] = 10320 {8:1290,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 195950024 {136:1440809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5883344 {8:735418,}
traffic_breakdown_memtocore[INST_ACC_R] = 175304 {136:1289,}
maxmrqlatency = 1625 
maxdqlatency = 0 
maxmflatency = 5107 
averagemflatency = 1085 
averagemflatency_1 = 1117 
averagemflatency_2= 1061 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 4499 
max_icnt2sh_latency = 1779675 
mrq_lat_table:664220 	22554 	36556 	80870 	245990 	376013 	477149 	327560 	85336 	3481 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15840 	154967 	863214 	1088312 	53903 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35964 	15061 	31417 	111097 	189549 	542133 	900285 	341331 	11350 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	735216 	647838 	56627 	1185 	3 	0 	0 	1 	4 	1265 	2998 	6378 	18972 	32892 	68713 	132076 	196895 	275224 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	75 	637 	2844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        24        60        58        48        46        30        29        64        64        22        24        56        56        32        60 
dram[1]:        46        30        54        60        38        26        26        30        64        50        36        17        56        56        60        24 
dram[2]:        24        34        64        54        38        28        38        27        64        64        38        19        56        56        56        50 
dram[3]:        24        40        64        41        36        34        20        32        64        28        18        20        56        60        60        40 
dram[4]:        29        24        64        46        36        32        27        28        64        28        32        19        56        60        60        46 
dram[5]:        26        32        58        62        48        46        38        28        64        48        24        20        56        60        60        32 
maximum service time to same row:
dram[0]:      7164      6171      5744      4936      5808      4628      3803      4928      4051      8165      7349      7811      4518      7766      6831      4092 
dram[1]:      5730      6124      3273      5269      4199      4105      3003      4794      4887      5643      3850      7439      5814      4454      3982      4578 
dram[2]:      7400      6334      7820      7217      7015     10325      8129      9718      4815      8286      7144      7607      7738      7586      9592      7447 
dram[3]:      5795      6757      3992      6219      4752      4573      4246      3160      4630      4411      7412      7478      2931      3472      3864      3751 
dram[4]:      7614      5310      6632      5260      5784      7747      7161      8887      7044      6333      7288      9042      3987      7968      8147      7242 
dram[5]:      5360      5436      3807      3673      4663      3913      4703      4000      4918      3984      7503      4026      2953      2889      4135      3991 
average row accesses per activate:
dram[0]:  1.579920  1.583577  1.600545  1.591205  1.688354  1.723252  1.622884  1.628518  1.678068  1.670770  1.665116  1.690711  1.589839  1.593522  1.595759  1.596348 
dram[1]:  1.611301  1.618447  1.642575  1.626243  1.728137  1.707513  1.646579  1.645762  1.697899  1.678763  1.688062  1.693477  1.626144  1.629913  1.634388  1.611904 
dram[2]:  1.584257  1.593563  1.604887  1.609987  1.710048  1.705793  1.631413  1.649547  1.680594  1.683589  1.683582  1.699637  1.613238  1.607905  1.616960  1.615731 
dram[3]:  1.608897  1.608028  1.620202  1.628677  1.701035  1.709948  1.639103  1.657113  1.702408  1.696077  1.687327  1.684187  1.611318  1.622838  1.603045  1.628569 
dram[4]:  1.592115  1.603744  1.612099  1.637631  1.723580  1.722941  1.639091  1.662186  1.695774  1.682449  1.705819  1.691593  1.608347  1.614750  1.622122  1.635996 
dram[5]:  1.607159  1.594206  1.626090  1.605634  1.731448  1.698191  1.662502  1.633975  1.696705  1.691330  1.694161  1.692611  1.611339  1.614586  1.627290  1.605341 
average row locality = 2319772/1406092 = 1.649801
average row locality_1 = 569736/329264 = 1.730332
average row locality_2 = 1750036/1076828 = 1.625177
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16501     16480     16319     16329     18322     18392     18718     18516     19179     19071     19070     19016     16999     16994     16766     16646 
dram[1]:     16485     16455     16181     16345     18230     18154     18408     18625     18935     18827     19016     18955     16834     16890     16600     16702 
dram[2]:     16360     16372     16283     16272     18154     18321     18574     18588     19166     19120     19000     18941     16857     16868     16589     16648 
dram[3]:     16340     16457     16267     16114     18339     18199     18537     18428     18966     19079     18990     18853     16923     16850     16798     16524 
dram[4]:     16510     16372     16285     16220     18277     18339     18696     18661     19188     19180     19092     19032     17087     16756     16775     16664 
dram[5]:     16471     16523     16222     16237     18239     18354     18531     18529     19081     19147     19072     19100     16908     16887     16640     16557 
total reads: 1694369
bank skew: 19188/16114 = 1.19
chip skew: 283318/281642 = 1.01
number of total write accesses:
dram[0]:      5216      5216      5402      5418      8485      8763      6586      6602      7953      7800      7780      7941      5564      5540      5206      5208 
dram[1]:      5216      5216      5409      5406      8487      8211      6620      6542      7812      7496      7836      7680      5545      5505      5206      5208 
dram[2]:      5216      5216      5391      5363      8651      8506      6708      6561      7984      7809      7774      7728      5517      5424      5206      5208 
dram[3]:      5216      5216      5389      5422      8602      8324      6539      6722      7898      7853      7856      7838      5542      5391      5208      5206 
dram[4]:      5216      5216      5380      5400      8666      8420      6708      6689      7941      7756      7848      7729      5574      5358      5208      5206 
dram[5]:      5216      5216      5405      5424      8640      8312      6756      6595      7900      7872      8002      7932      5518      5365      5208      5206 
total reads: 625441
bank skew: 8763/5206 = 1.68
chip skew: 104680/103395 = 1.01
average mf latency per bank:
dram[0]:        842       869       858       873      1286      1314      1679      1740       916       929       912       935       878       904       873       886
dram[1]:        804       797       808       801      1200      1286      1583      1572       857       849       853       856       826       822       817       819
dram[2]:        826       834       837       847      1256      1328      1639      1649       883       896       881       892       857      1022       846       861
dram[3]:        813       820       826       818      1222      1318      1618      1623       869       871       872       873       842       842       843       836
dram[4]:        828       817       834       818      1262      1330      1626      1612       887       880       891       883       861       840       850       838
dram[5]:        815       832       822       834      1240      1334      1614      1640       872       892       870       890       846       853       839       852
maximum mf latency per bank:
dram[0]:       3385      3744      4093      5107      4403      4303      4614      4170      4069      4793      4852      4585      3951      4040      4114      3975
dram[1]:       3370      3380      3923      3693      3836      3845      4214      4173      3985      4301      4481      3482      3501      3276      3131      3101
dram[2]:       3539      3409      3779      3817      4015      4352      4019      4169      3566      3533      3937      4375      3210      4301      4486      4099
dram[3]:       3710      3454      3606      3671      3778      4078      3421      3897      4085      3888      3846      3932      3528      3547      3444      3316
dram[4]:       3444      3175      4420      3689      4562      3868      4348      3977      4779      3908      4034      4086      3900      3515      3654      3689
dram[5]:       3523      3006      4533      3712      4253      4431      3882      4173      3617      3730      3765      4120      3596      3822      3700      3356

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1112787 n_act=237440 n_pre=237427 n_req=381098 n_req_1=89421 n_req_2=291677 n_req_3=0 n_rd=566601 n_write=194917 bw_util=0.6366 bw_util_1=0.1399 bw_util_2=0.4966 bw_util_3=0 blp=9.099510 blp_1= 2.365938 blp_2= 7.199422 blp_3= -nan
 n_activity=2318117 dram_eff=0.6451 dram_eff_1=0.1418 dram_eff_2=0.5033 dram_eff_3=0
bk0: 32998a 1285374i bk1: 32957a 1253378i bk2: 32636a 1230078i bk3: 32656a 1202121i bk4: 36641a 886790i bk5: 36784a 823280i bk6: 37436a 919828i bk7: 37024a 878111i bk8: 38355a 981572i bk9: 38142a 955759i bk10: 38138a 922490i bk11: 38028a 883584i bk12: 33996a 1110955i bk13: 33986a 1081243i bk14: 33532a 1095852i bk15: 33292a 1061309i 
bw_dist = 0.140	0.497	0.000	0.350	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7258
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1128171 n_act=232272 n_pre=232257 n_req=378576 n_req_1=86904 n_req_2=291672 n_req_3=0 n_rd=563276 n_write=193196 bw_util=0.633 bw_util_1=0.1364 bw_util_2=0.4966 bw_util_3=0 blp=8.812297 blp_1= 2.187248 blp_2= 7.131944 blp_3= -nan
 n_activity=2322269 dram_eff=0.6404 dram_eff_1=0.138 dram_eff_2=0.5024 dram_eff_3=0
bk0: 32970a 1301175i bk1: 32910a 1278877i bk2: 32362a 1257970i bk3: 32690a 1231898i bk4: 36460a 920644i bk5: 36304a 900726i bk6: 36816a 965027i bk7: 37250a 913379i bk8: 37870a 1025864i bk9: 37654a 1020803i bk10: 38032a 954418i bk11: 37910a 954530i bk12: 33668a 1138125i bk13: 33780a 1118472i bk14: 33200a 1142445i bk15: 33400a 1091384i 
bw_dist = 0.136	0.497	0.000	0.356	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2512
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120988 n_act=234737 n_pre=234721 n_req=379479 n_req_1=87807 n_req_2=291672 n_req_3=0 n_rd=564226 n_write=194500 bw_util=0.6342 bw_util_1=0.1376 bw_util_2=0.4966 bw_util_3=0 blp=8.997598 blp_1= 2.278227 blp_2= 7.191301 blp_3= -nan
 n_activity=2314304 dram_eff=0.6438 dram_eff_1=0.1396 dram_eff_2=0.5041 dram_eff_3=0
bk0: 32720a 1293048i bk1: 32744a 1270752i bk2: 32566a 1237393i bk3: 32544a 1220501i bk4: 36308a 888420i bk5: 36642a 852416i bk6: 37148a 928643i bk7: 37176a 903265i bk8: 38332a 989736i bk9: 38240a 964283i bk10: 38000a 948005i bk11: 37882a 920912i bk12: 33714a 1133157i bk13: 33736a 1107986i bk14: 33178a 1113579i bk15: 33296a 1074491i 
bw_dist = 0.138	0.497	0.000	0.351	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5251
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1124671 n_act=233417 n_pre=233402 n_req=379064 n_req_1=87388 n_req_2=291676 n_req_3=0 n_rd=563305 n_write=194377 bw_util=0.6335 bw_util_1=0.1368 bw_util_2=0.4966 bw_util_3=0 blp=8.914616 blp_1= 2.227016 blp_2= 7.164797 blp_3= -nan
 n_activity=2320645 dram_eff=0.6412 dram_eff_1=0.1385 dram_eff_2=0.5027 dram_eff_3=0
bk0: 32680a 1305958i bk1: 32914a 1270426i bk2: 32531a 1251866i bk3: 32228a 1238341i bk4: 36678a 882658i bk5: 36398a 878396i bk6: 37072a 953081i bk7: 36856a 910351i bk8: 37930a 1012574i bk9: 38158a 976361i bk10: 37970a 946038i bk11: 37706a 923698i bk12: 33844a 1136194i bk13: 33700a 1121178i bk14: 33592a 1106697i bk15: 33048a 1082686i 
bw_dist = 0.137	0.497	0.000	0.354	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3407
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120447 n_act=233980 n_pre=233966 n_req=380574 n_req_1=88906 n_req_2=291668 n_req_3=0 n_rd=566251 n_write=194528 bw_util=0.636 bw_util_1=0.1394 bw_util_2=0.4966 bw_util_3=0 blp=8.981420 blp_1= 2.280962 blp_2= 7.179299 blp_3= -nan
 n_activity=2316339 dram_eff=0.645 dram_eff_1=0.1413 dram_eff_2=0.5037 dram_eff_3=0
bk0: 33020a 1291894i bk1: 32744a 1276559i bk2: 32568a 1245163i bk3: 32440a 1236135i bk4: 36554a 878779i bk5: 36678a 868503i bk6: 37386a 929152i bk7: 37322a 889083i bk8: 38374a 992042i bk9: 38360a 966539i bk10: 38182a 939242i bk11: 38064a 916713i bk12: 34170a 1121473i bk13: 33512a 1121414i bk14: 33550a 1109995i bk15: 33327a 1082764i 
bw_dist = 0.139	0.497	0.000	0.350	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2349172 n_nop=1120942 n_act=234230 n_pre=234217 n_req=380133 n_req_1=88461 n_req_2=291672 n_req_3=0 n_rd=564949 n_write=194834 bw_util=0.6351 bw_util_1=0.1384 bw_util_2=0.4966 bw_util_3=0 blp=8.955862 blp_1= 2.249659 blp_2= 7.178772 blp_3= -nan
 n_activity=2323824 dram_eff=0.642 dram_eff_1=0.1399 dram_eff_2=0.5021 dram_eff_3=0
bk0: 32942a 1290836i bk1: 33040a 1270679i bk2: 32444a 1245290i bk3: 32470a 1224686i bk4: 36476a 895309i bk5: 36704a 870198i bk6: 37060a 935989i bk7: 37058a 894734i bk8: 38162a 1000784i bk9: 38294a 964446i bk10: 38136a 927445i bk11: 38196a 898505i bk12: 33812a 1133039i bk13: 33766a 1122452i bk14: 33278a 1116309i bk15: 33111a 1080085i 
bw_dist = 0.138	0.497	0.000	0.354	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.44

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180530, Miss = 141882, Miss_rate = 0.786, Pending_hits = 670, Reservation_fails = 170491
L2_cache_bank[1]: Access = 180477, Miss = 141454, Miss_rate = 0.784, Pending_hits = 668, Reservation_fails = 211870
L2_cache_bank[2]: Access = 179936, Miss = 140706, Miss_rate = 0.782, Pending_hits = 642, Reservation_fails = 158816
L2_cache_bank[3]: Access = 182158, Miss = 140958, Miss_rate = 0.774, Pending_hits = 568, Reservation_fails = 178103
L2_cache_bank[4]: Access = 180318, Miss = 140994, Miss_rate = 0.782, Pending_hits = 643, Reservation_fails = 171298
L2_cache_bank[5]: Access = 184665, Miss = 141152, Miss_rate = 0.764, Pending_hits = 640, Reservation_fails = 209748
L2_cache_bank[6]: Access = 180521, Miss = 141164, Miss_rate = 0.782, Pending_hits = 625, Reservation_fails = 171729
L2_cache_bank[7]: Access = 182299, Miss = 140529, Miss_rate = 0.771, Pending_hits = 624, Reservation_fails = 189097
L2_cache_bank[8]: Access = 180737, Miss = 141916, Miss_rate = 0.785, Pending_hits = 665, Reservation_fails = 171823
L2_cache_bank[9]: Access = 182086, Miss = 141232, Miss_rate = 0.776, Pending_hits = 616, Reservation_fails = 177371
L2_cache_bank[10]: Access = 181352, Miss = 141175, Miss_rate = 0.778, Pending_hits = 658, Reservation_fails = 169415
L2_cache_bank[11]: Access = 182828, Miss = 141348, Miss_rate = 0.773, Pending_hits = 630, Reservation_fails = 202772
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180530, Miss = 141882 (0.786), PendingHit = 670 (0.00371)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180477, Miss = 141454 (0.784), PendingHit = 668 (0.0037)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179936, Miss = 140706 (0.782), PendingHit = 642 (0.00357)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182158, Miss = 140958 (0.774), PendingHit = 568 (0.00312)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180318, Miss = 140994 (0.782), PendingHit = 643 (0.00357)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 184665, Miss = 141152 (0.764), PendingHit = 640 (0.00347)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180521, Miss = 141164 (0.782), PendingHit = 625 (0.00346)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182299, Miss = 140529 (0.771), PendingHit = 624 (0.00342)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 180737, Miss = 141916 (0.785), PendingHit = 665 (0.00368)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182086, Miss = 141232 (0.776), PendingHit = 616 (0.00338)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 181352, Miss = 141175 (0.778), PendingHit = 658 (0.00363)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182828, Miss = 141348 (0.773), PendingHit = 630 (0.00345)
L2 Cache Total Miss Rate = 0.778
Stream 1: L2 Cache Miss Rate = 0.480
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 926797
Stream 1: Misses  = 444473
Stream 2: Accesses  = 1251110
Stream 2: Misses  = 1250037
Stream 1+2: Accesses  = 2177907
Stream 1+2: Misses  = 1694510
Total Accesses  = 2177907
MPKI-CORES
CORE_L2MPKI_0	37.697
CORE_L2MPKI_1	2.878
CORE_L2MPKI_2	37.532
CORE_L2MPKI_3	38.798
CORE_L2MPKI_4	39.286
CORE_L2MPKI_5	27.318
CORE_L2MPKI_6	38.122
CORE_L2MPKI_7	39.985
CORE_L2MPKI_8	38.842
CORE_L2MPKI_9	3.618
CORE_L2MPKI_10	38.777
CORE_L2MPKI_11	39.100
CORE_L2MPKI_12	39.502
CORE_L2MPKI_13	28.112
CORE_L2MPKI_14	38.807
CORE_L2MPKI_15	39.202
CORE_L2MPKI_16	38.691
CORE_L2MPKI_17	3.769
CORE_L2MPKI_18	39.571
CORE_L2MPKI_19	38.270
CORE_L2MPKI_20	39.702
CORE_L2MPKI_21	26.205
CORE_L2MPKI_22	39.681
CORE_L2MPKI_23	40.105
CORE_L2MPKI_24	39.245
CORE_L2MPKI_25	2.141
CORE_L2MPKI_26	38.522
CORE_L2MPKI_27	35.135
CORE_L2MPKI_28	33.030
CORE_L2MPKI_29	38.397
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.668
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	21560
CORE_MISSES_1	267
CORE_MISSES_2	21203
CORE_MISSES_3	13982
CORE_MISSES_4	22487
CORE_MISSES_5	6217
CORE_MISSES_6	21232
CORE_MISSES_7	13719
CORE_MISSES_8	21661
CORE_MISSES_9	314
CORE_MISSES_10	21883
CORE_MISSES_11	13902
CORE_MISSES_12	22157
CORE_MISSES_13	6303
CORE_MISSES_14	21961
CORE_MISSES_15	13617
CORE_MISSES_16	21342
CORE_MISSES_17	319
CORE_MISSES_18	22261
CORE_MISSES_19	13409
CORE_MISSES_20	21901
CORE_MISSES_21	5949
CORE_MISSES_22	22248
CORE_MISSES_23	13709
CORE_MISSES_24	21665
CORE_MISSES_25	190
CORE_MISSES_26	21230
CORE_MISSES_27	10270
CORE_MISSES_28	13818
CORE_MISSES_29	13697
CORE_MISSES_30	41708
CORE_MISSES_31	41642
CORE_MISSES_32	41623
CORE_MISSES_33	41606
CORE_MISSES_34	41768
CORE_MISSES_35	41602
CORE_MISSES_36	41705
CORE_MISSES_37	41680
CORE_MISSES_38	41621
CORE_MISSES_39	41740
CORE_MISSES_40	41761
CORE_MISSES_41	41600
CORE_MISSES_42	41720
CORE_MISSES_43	41600
CORE_MISSES_44	41680
CORE_MISSES_45	41680
CORE_MISSES_46	41800
CORE_MISSES_47	41720
CORE_MISSES_48	41680
CORE_MISSES_49	41620
CORE_MISSES_50	41600
CORE_MISSES_51	41700
CORE_MISSES_52	41700
CORE_MISSES_53	41600
CORE_MISSES_54	41740
CORE_MISSES_55	41620
CORE_MISSES_56	41640
CORE_MISSES_57	41641
CORE_MISSES_58	41640
CORE_MISSES_59	41600
L2_MISSES = 1694510
L2_total_cache_accesses = 2177907
L2_total_cache_misses = 1694510
L2_total_cache_miss_rate = 0.7780
L2_total_cache_pending_hits = 7649
L2_total_cache_reservation_fails = 2182533
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1115309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1455592
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 579143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 722670
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1097
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4151
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7946088
icnt_total_pkts_simt_to_mem=4414173
