-- Project:   C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj
-- Generated: 05/22/2018 15:41:17
-- PSoC Creator  4.2

ENTITY Balance IS
    PORT(
        Tx_RPi(0)_PAD : OUT std_ulogic;
        Rx_RPi(0)_PAD : IN std_ulogic;
        Steering_PWM(0)_PAD : OUT std_ulogic;
        Steering_Dir(0)_PAD : OUT std_ulogic;
        Handle_Encoder_A(0)_PAD : IN std_ulogic;
        Handle_Encoder_B(0)_PAD : IN std_ulogic;
        TestPin(0)_PAD : OUT std_ulogic;
        SW(0)_PAD : IN std_ulogic;
        Rx_SBUS(0)_PAD : IN std_ulogic;
        Brake_PWM(0)_PAD : OUT std_ulogic;
        RearHall_Pin(0)_PAD : IN std_ulogic;
        FrontHall_Pin(0)_PAD : IN std_ulogic;
        Motor_Encoder_A(0)_PAD : IN std_ulogic;
        Motor_Encoder_B(0)_PAD : IN std_ulogic;
        CMG_Rx(0)_PAD : IN std_ulogic;
        CMG_Tx(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Balance;

ARCHITECTURE __DEFAULT__ OF Balance IS
    SIGNAL Brake_PWM(0)__PA : bit;
    SIGNAL CMG_Rx(0)__PA : bit;
    SIGNAL CMG_Tx(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL FrontHall_Pin(0)__PA : bit;
    SIGNAL Handle_Encoder_A(0)__PA : bit;
    SIGNAL Handle_Encoder_B(0)__PA : bit;
    SIGNAL MODIN2_0 : bit;
    ATTRIBUTE placement_force OF MODIN2_0 : SIGNAL IS "U(3,2,B)2";
    SIGNAL MODIN2_1 : bit;
    ATTRIBUTE placement_force OF MODIN2_1 : SIGNAL IS "U(3,2,B)0";
    SIGNAL MODIN5_3 : bit;
    SIGNAL MODIN5_4 : bit;
    SIGNAL MODIN5_5 : bit;
    SIGNAL MODIN5_6 : bit;
    SIGNAL MODIN6_0 : bit;
    ATTRIBUTE placement_force OF MODIN6_0 : SIGNAL IS "U(0,0,A)2";
    SIGNAL MODIN6_1 : bit;
    ATTRIBUTE placement_force OF MODIN6_1 : SIGNAL IS "U(0,0,A)3";
    SIGNAL MODIN9_3 : bit;
    SIGNAL MODIN9_4 : bit;
    SIGNAL MODIN9_5 : bit;
    SIGNAL MODIN9_6 : bit;
    SIGNAL Motor_Encoder_A(0)__PA : bit;
    SIGNAL Motor_Encoder_B(0)__PA : bit;
    SIGNAL Net_120 : bit;
    ATTRIBUTE udbclken_assigned OF Net_120 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_120 : SIGNAL IS true;
    SIGNAL Net_120_local : bit;
    SIGNAL Net_1431 : bit;
    SIGNAL Net_1432 : bit;
    SIGNAL Net_1435 : bit;
    SIGNAL Net_183 : bit;
    ATTRIBUTE placement_force OF Net_183 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_187 : bit;
    ATTRIBUTE GROUND OF Net_187 : SIGNAL IS true;
    SIGNAL Net_188 : bit;
    SIGNAL Net_188_SYNCOUT : bit;
    SIGNAL Net_189 : bit;
    SIGNAL Net_210 : bit;
    ATTRIBUTE placement_force OF Net_210 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_2339 : bit;
    SIGNAL Net_2340 : bit;
    SIGNAL Net_2341 : bit;
    ATTRIBUTE placement_force OF Net_2341 : SIGNAL IS "U(0,4,A)0";
    SIGNAL Net_2343 : bit;
    SIGNAL Net_2344 : bit;
    ATTRIBUTE placement_force OF Net_2344 : SIGNAL IS "U(0,4,A)2";
    SIGNAL Net_2345 : bit;
    SIGNAL Net_2351 : bit;
    SIGNAL Net_2380 : bit;
    ATTRIBUTE placement_force OF Net_2380 : SIGNAL IS "U(1,1,A)3";
    SIGNAL Net_2385 : bit;
    SIGNAL Net_2385_SYNCOUT : bit;
    SIGNAL Net_2387 : bit;
    SIGNAL Net_273 : bit;
    ATTRIBUTE placement_force OF Net_273 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_293 : bit;
    ATTRIBUTE global_signal OF Net_293 : SIGNAL IS true;
    SIGNAL Net_293_local : bit;
    SIGNAL Net_302 : bit;
    SIGNAL Net_325 : bit;
    ATTRIBUTE udbclken_assigned OF Net_325 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_325 : SIGNAL IS true;
    SIGNAL Net_325_local : bit;
    SIGNAL Net_371 : bit;
    ATTRIBUTE placement_force OF Net_371 : SIGNAL IS "U(1,2,B)2";
    SIGNAL Net_39 : bit;
    SIGNAL Net_40 : bit;
    SIGNAL Net_42 : bit;
    ATTRIBUTE udbclken_assigned OF Net_42 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_42 : SIGNAL IS true;
    SIGNAL Net_42_local : bit;
    SIGNAL Net_50 : bit;
    ATTRIBUTE udbclken_assigned OF Net_50 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_50 : SIGNAL IS true;
    SIGNAL Net_50_local : bit;
    SIGNAL Net_629 : bit;
    ATTRIBUTE global_signal OF Net_629 : SIGNAL IS true;
    SIGNAL Net_629_local : bit;
    SIGNAL Net_79 : bit;
    SIGNAL RearHall_Pin(0)__PA : bit;
    SIGNAL Rx_RPi(0)__PA : bit;
    SIGNAL Rx_SBUS(0)__PA : bit;
    SIGNAL SW(0)__PA : bit;
    SIGNAL Steering_Dir(0)__PA : bit;
    SIGNAL Steering_PWM(0)__PA : bit;
    SIGNAL TestPin(0)__PA : bit;
    SIGNAL Throttle_Pin(0)__PA : bit;
    SIGNAL Tx_RPi(0)__PA : bit;
    SIGNAL \CMG_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:counter_load_not\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \CMG_UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:pollcount_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \CMG_UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:pollcount_1\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \CMG_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \CMG_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_0\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_1\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_2\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_3\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_4\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_5\ : bit;
    SIGNAL \CMG_UART:BUART:rx_count_6\ : bit;
    SIGNAL \CMG_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \CMG_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \CMG_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \CMG_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_last\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \CMG_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \CMG_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \CMG_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \CMG_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \CMG_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \CMG_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \CMG_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_status_3\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \CMG_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_status_4\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \CMG_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:rx_status_5\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \CMG_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_bitclk\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \CMG_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \CMG_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \CMG_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \CMG_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \CMG_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \CMG_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \CMG_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \CMG_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_state_1\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \CMG_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_state_2\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \CMG_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_status_0\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \CMG_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:tx_status_2\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \CMG_UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \CMG_UART:BUART:txn\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \CMG_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \CMG_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \CMG_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \CMG_UART:Net_9_local\ : bit;
    SIGNAL \EdgeDetect_Front:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_Front:last\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \EdgeDetect_Rear:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_Rear:last\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_1:genblk1[0]:sample\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Handle_Encoder:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1203\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \Handle_Encoder:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1203_split\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \Handle_Encoder:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1251\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Handle_Encoder:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1251_split\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \Handle_Encoder:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1260\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \Handle_Encoder:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_1275\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Handle_Encoder:Net_530\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_530\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Handle_Encoder:Net_611\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:Net_611\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \Handle_Encoder:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:error\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Handle_Encoder:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \Handle_Encoder:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \Handle_Encoder:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Handle_Encoder:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_A_filt\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \Handle_Encoder:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Handle_Encoder:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \Handle_Encoder:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \Handle_Encoder:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:quad_B_filt\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \Handle_Encoder:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:state_0\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \Handle_Encoder:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \Handle_Encoder:bQuadDec:state_1\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \PWM_Brake:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Brake:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \PWM_Brake:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Brake:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Brake:PWMUDB:status_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \PWM_Brake:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Brake:PWMUDB:status_2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \PWM_Brake:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steer:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \PWM_Steer:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steer:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steer:PWMUDB:status_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \PWM_Steer:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steer:PWMUDB:status_2\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \PWM_Steer:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:tc_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \QuadDec_1:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1203\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \QuadDec_1:Net_1203_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1203_split\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \QuadDec_1:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1251\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \QuadDec_1:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1251_split\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \QuadDec_1:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1260\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \QuadDec_1:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1275\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \QuadDec_1:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_530\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \QuadDec_1:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_611\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:error\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_filt\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_filt\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:state_0\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:state_1\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \SBUS_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \SBUS_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_count_0\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_count_1\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_count_2\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \SBUS_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \SBUS_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_last\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \SBUS_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \SBUS_UART:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_parity_bit\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \SBUS_UART:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_parity_error_pre\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \SBUS_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,0,A)0";
    ATTRIBUTE soft OF \SBUS_UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \SBUS_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \SBUS_UART:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_state_1\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \SBUS_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \SBUS_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \SBUS_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \SBUS_UART:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_status_2\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \SBUS_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_status_3\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \SBUS_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_status_4\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \SBUS_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \SBUS_UART:BUART:rx_status_5\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Speed_Timer:Net_261\ : bit;
    SIGNAL \Speed_Timer:Net_51\ : bit;
    SIGNAL \Steering_Timer:Net_261\ : bit;
    SIGNAL \Steering_Timer:Net_51\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,5,A)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Tx_RPi_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Tx_RPi_net_0 : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_7__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_Steer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_Brake:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \QuadDec_1:Net_1251_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Tx_RPi(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Tx_RPi(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Rx_RPi(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Rx_RPi(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Steering_PWM(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Steering_PWM(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Steering_Dir(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Steering_Dir(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Handle_Encoder_A(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Handle_Encoder_A(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Handle_Encoder_B(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Handle_Encoder_B(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF TestPin(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF TestPin(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF SW(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF SW(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Rx_SBUS(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_SBUS(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Brake_PWM(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Brake_PWM(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Throttle_Pin(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Throttle_Pin(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF RearHall_Pin(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF RearHall_Pin(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF FrontHall_Pin(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF FrontHall_Pin(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Motor_Encoder_A(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Motor_Encoder_A(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Motor_Encoder_B(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Motor_Encoder_B(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF CMG_Rx(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF CMG_Rx(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF CMG_Tx(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF CMG_Tx(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_530\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Handle_Encoder:Net_530\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_611\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Handle_Encoder:Net_611\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:status_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_183 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_183 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_counter_load\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_counter_load\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_postpoll\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_postpoll\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_status_4\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_status_5\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_status_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF CMG_Rx(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:status_2\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2344 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_2344 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_2341 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_2341 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_530\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \QuadDec_1:Net_530\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_611\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \QuadDec_1:Net_611\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_2380 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_2380 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:counter_load_not\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \CMG_UART:BUART:counter_load_not\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_status_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_status_2\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF Rx_RPi(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_counter_load\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_counter_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_postpoll\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_postpoll\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_status_4\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_status_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_status_5\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \Steering_Timer:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF Control_Loop_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:Stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \SBUS_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF \SBUS_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SBUS_UART:BUART:sRX:RxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF SBUS_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \Throttle:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \Opamp_Throttle:ABuf\ : LABEL IS "F(OpAmp,3)";
    ATTRIBUTE Location OF Timer_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF Hall_Interrupt_Rear : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF Speed_Control_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF Hall_Interrupt_Front : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \QuadDec_1:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:Stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:Stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \Speed_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF Rpi_Tx_Interrupt : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \CMG_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \CMG_UART:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \CMG_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \CMG_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \CMG_UART:BUART:sRX:RxSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF CMG_UART_Rx_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1251\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1251\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1275\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1275\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1251_split\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1251_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1203\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1203\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1260\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1260\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:error\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:error\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:state_1\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:state_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Handle_Encoder:bQuadDec:state_0\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Handle_Encoder:bQuadDec:state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:runmode_enable\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:runmode_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:prevCompare1\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:prevCompare1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_Steer:PWMUDB:status_0\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \PWM_Steer:PWMUDB:status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_273 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF Net_273 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF MODIN2_1 : LABEL IS "macrocell83";
    ATTRIBUTE Location OF MODIN2_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MODIN2_0 : LABEL IS "macrocell84";
    ATTRIBUTE Location OF MODIN2_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_state_1\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_state_0\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_state_3\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF MODIN6_1 : LABEL IS "macrocell94";
    ATTRIBUTE Location OF MODIN6_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF MODIN6_0 : LABEL IS "macrocell95";
    ATTRIBUTE Location OF MODIN6_0 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_status_2\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_status_3\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_parity_error_pre\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_parity_error_pre\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_last\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SBUS_UART:BUART:rx_parity_bit\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \SBUS_UART:BUART:rx_parity_bit\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk1[0]:sample\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \GlitchFilter_1:genblk1[0]:sample\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_210 : LABEL IS "macrocell102";
    ATTRIBUTE Location OF Net_210 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:runmode_enable\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:runmode_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:prevCompare1\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:prevCompare1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Brake:PWMUDB:status_0\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \PWM_Brake:PWMUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_371 : LABEL IS "macrocell106";
    ATTRIBUTE Location OF Net_371 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_Rear:last\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \EdgeDetect_Rear:last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \EdgeDetect_Front:last\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \EdgeDetect_Front:last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \QuadDec_1:Net_1251\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1275\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \QuadDec_1:Net_1275\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Handle_Encoder:Net_1203_split\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \Handle_Encoder:Net_1203_split\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1203\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \QuadDec_1:Net_1203\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_filt\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1260\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \QuadDec_1:Net_1260\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:error\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:error\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_1\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:state_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_0\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:txn\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \CMG_UART:BUART:txn\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_state_1\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_state_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_state_0\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_state_2\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_bitclk\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_bitclk\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \CMG_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_state_0\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_state_3\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_state_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_state_2\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell133";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell134";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:pollcount_1\ : LABEL IS "macrocell135";
    ATTRIBUTE Location OF \CMG_UART:BUART:pollcount_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:pollcount_0\ : LABEL IS "macrocell136";
    ATTRIBUTE Location OF \CMG_UART:BUART:pollcount_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1203_split\ : LABEL IS "macrocell137";
    ATTRIBUTE Location OF \QuadDec_1:Net_1203_split\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_status_3\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CMG_UART:BUART:rx_last\ : LABEL IS "macrocell139";
    ATTRIBUTE Location OF \CMG_UART:BUART:rx_last\ : LABEL IS "U(0,1)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \QuadDec_1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251_split\,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_325,
            dclk_0 => Net_325_local,
            dclk_glb_1 => Net_42,
            dclk_1 => Net_42_local,
            dclk_glb_2 => Net_120,
            dclk_2 => Net_120_local,
            dclk_glb_3 => Net_50,
            dclk_3 => Net_50_local,
            dclk_glb_4 => \UART:Net_9\,
            dclk_4 => \UART:Net_9_local\,
            dclk_glb_5 => \CMG_UART:Net_9\,
            dclk_5 => \CMG_UART:Net_9_local\,
            dclk_glb_6 => Net_629,
            dclk_6 => Net_629_local,
            dclk_glb_7 => Net_293,
            dclk_7 => Net_293_local,
            dclk_glb_ff_7 => \ClockBlock.dclk_glb_ff_7__sig\);

    Tx_RPi:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "1",
            sio_refsel => "1",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_RPi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_RPi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000100101")
        PORT MAP(
            pa_out => Tx_RPi(0)__PA,
            oe => open,
            pin_input => Net_183,
            pad_out => Tx_RPi(0)_PAD,
            pad_in => Tx_RPi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_RPi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_RPi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_RPi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_RPi(0)__PA,
            oe => open,
            fb => Net_188,
            pad_in => Rx_RPi(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Steering_PWM:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "fbcc3ec6-f8bf-4e1b-9b5d-8406e6447d68",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Steering_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Steering_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Steering_PWM(0)__PA,
            oe => open,
            pin_input => Net_273,
            pad_out => Steering_PWM(0)_PAD,
            pad_in => Steering_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Steering_Dir:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3252715a-43b3-4818-a181-6456404418a1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Steering_Dir(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Steering_Dir",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Steering_Dir(0)__PA,
            oe => open,
            pad_in => Steering_Dir(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Handle_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3cb5493c-9586-4985-a323-bff655c98192",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Handle_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Handle_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Handle_Encoder_A(0)__PA,
            oe => open,
            fb => Net_39,
            pad_in => Handle_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Handle_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5497ccb0-c41e-4bed-9f49-b2280d2d6b63",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Handle_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Handle_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Handle_Encoder_B(0)__PA,
            oe => open,
            fb => Net_40,
            pad_in => Handle_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TestPin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TestPin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TestPin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TestPin(0)__PA,
            oe => open,
            pad_in => TestPin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SW(0)__PA,
            oe => open,
            pad_in => SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_SBUS:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ff53e7ad-0a13-4629-977e-c8c778edbdaa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rx_SBUS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_SBUS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_SBUS(0)__PA,
            oe => open,
            fb => Net_79,
            pad_in => Rx_SBUS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Brake_PWM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "350984d8-f4e4-4313-8841-36a9b31f23c0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Brake_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Brake_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Brake_PWM(0)__PA,
            oe => open,
            pin_input => Net_371,
            pad_out => Brake_PWM(0)_PAD,
            pad_in => Brake_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Throttle_Pin:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Throttle_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Throttle_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Throttle_Pin(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RearHall_Pin:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6bfc8b5c-e211-4a37-b2cb-414ed188138e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RearHall_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RearHall_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RearHall_Pin(0)__PA,
            oe => open,
            fb => Net_2343,
            pad_in => RearHall_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FrontHall_Pin:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6a96b982-73f4-4433-ac43-620ab8563d47",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FrontHall_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FrontHall_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FrontHall_Pin(0)__PA,
            oe => open,
            fb => Net_2340,
            pad_in => FrontHall_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3849ec59-356b-48ed-946e-e43e2403f0e7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Encoder_A(0)__PA,
            oe => open,
            fb => Net_1431,
            pad_in => Motor_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "09760781-d49b-49ce-840e-6a72644d8873",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Encoder_B(0)__PA,
            oe => open,
            fb => Net_1432,
            pad_in => Motor_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CMG_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "37529b95-c94c-497f-b478-1d688846feb5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CMG_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CMG_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CMG_Rx(0)__PA,
            oe => open,
            fb => Net_2385,
            pad_in => CMG_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CMG_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a8165839-eaee-4a6d-b57d-10615fab71df",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CMG_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CMG_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CMG_Tx(0)__PA,
            oe => open,
            pin_input => Net_2380,
            pad_out => CMG_Tx(0)_PAD,
            pad_in => CMG_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Handle_Encoder:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:reload\,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\,
            main_2 => \Handle_Encoder:Cnt16:CounterUDB:overflow\);

    \Handle_Encoder:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:status_0\,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:prevCompare\);

    \Handle_Encoder:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:status_2\,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:overflow\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\);

    \Handle_Encoder:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:status_3\,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:status_1\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\);

    \Handle_Encoder:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:count_enable\,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:control_7\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Handle_Encoder:Net_1203\);

    \Handle_Encoder:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_530\,
            main_0 => \Handle_Encoder:Net_1275\,
            main_1 => \Handle_Encoder:Net_1251\,
            main_2 => \Handle_Encoder:Cnt16:CounterUDB:prevCompare\);

    \Handle_Encoder:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_611\,
            main_0 => \Handle_Encoder:Net_1275\,
            main_1 => \Handle_Encoder:Net_1251\,
            main_2 => \Handle_Encoder:Cnt16:CounterUDB:prevCompare\);

    \PWM_Steer:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Steer:PWMUDB:status_2\,
            main_0 => \PWM_Steer:PWMUDB:runmode_enable\,
            main_1 => \PWM_Steer:PWMUDB:tc_i\);

    Net_183:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_183,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => MODIN2_1,
            main_1 => MODIN2_0,
            main_2 => Net_188_SYNCOUT);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \SBUS_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_counter_load\,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_state_3\,
            main_3 => \SBUS_UART:BUART:rx_state_2\);

    \SBUS_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_postpoll\,
            main_0 => Net_210,
            main_1 => MODIN6_1,
            main_2 => MODIN6_0);

    \SBUS_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_status_4\,
            main_0 => \SBUS_UART:BUART:rx_load_fifo\,
            main_1 => \SBUS_UART:BUART:rx_fifofull\);

    \SBUS_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_status_5\,
            main_0 => \SBUS_UART:BUART:rx_fifonotempty\,
            main_1 => \SBUS_UART:BUART:rx_state_stop1_reg\);

    CMG_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_2385,
            out => Net_2385_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PWM_Brake:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Brake:PWMUDB:status_2\,
            main_0 => \PWM_Brake:PWMUDB:runmode_enable\,
            main_1 => \PWM_Brake:PWMUDB:tc_i\);

    Net_2344:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2344,
            main_0 => \EdgeDetect_Rear:last\,
            main_1 => Net_2343);

    Net_2341:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2341,
            main_0 => \EdgeDetect_Front:last\,
            main_1 => Net_2340);

    \QuadDec_1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_530\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_611\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    Net_2380:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2380,
            main_0 => \CMG_UART:BUART:txn\);

    \CMG_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:counter_load_not\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_state_2\);

    \CMG_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_status_0\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_fifo_empty\,
            main_4 => \CMG_UART:BUART:tx_state_2\);

    \CMG_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_status_2\,
            main_0 => \CMG_UART:BUART:tx_fifo_notfull\);

    Rx_RPi(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_188,
            out => Net_188_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \CMG_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_counter_load\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_state_3\,
            main_3 => \CMG_UART:BUART:rx_state_2\);

    \CMG_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_postpoll\,
            main_0 => \CMG_UART:BUART:pollcount_1\,
            main_1 => \CMG_UART:BUART:pollcount_0\,
            main_2 => Net_2385_SYNCOUT);

    \CMG_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_status_4\,
            main_0 => \CMG_UART:BUART:rx_load_fifo\,
            main_1 => \CMG_UART:BUART:rx_fifofull\);

    \CMG_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_status_5\,
            main_0 => \CMG_UART:BUART:rx_fifonotempty\,
            main_1 => \CMG_UART:BUART:rx_state_stop1_reg\);

    \Steering_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Steering_Timer:Net_51\,
            cmp => \Steering_Timer:Net_261\,
            irq => Net_2351);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    Control_Loop_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2351,
            clock => ClockBlock_BUS_CLK);

    \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \Handle_Encoder:Net_1260\,
            clock => Net_42,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\);

    \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            cs_addr_2 => \Handle_Encoder:Net_1251\,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            cs_addr_2 => \Handle_Encoder:Net_1251\,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Handle_Encoder:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_42,
            main_0 => Net_39);

    \Handle_Encoder:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_A_delayed_0\);

    \Handle_Encoder:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_A_delayed_1\);

    \Handle_Encoder:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_42,
            main_0 => Net_40);

    \Handle_Encoder:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_B_delayed_0\);

    \Handle_Encoder:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_B_delayed_1\);

    \Handle_Encoder:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Handle_Encoder:bQuadDec:error\,
            status_2 => \Handle_Encoder:Net_1260\,
            status_1 => \Handle_Encoder:Net_611\,
            status_0 => \Handle_Encoder:Net_530\);

    \PWM_Steer:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_325,
            control_7 => \PWM_Steer:PWMUDB:control_7\,
            control_6 => \PWM_Steer:PWMUDB:control_6\,
            control_5 => \PWM_Steer:PWMUDB:control_5\,
            control_4 => \PWM_Steer:PWMUDB:control_4\,
            control_3 => \PWM_Steer:PWMUDB:control_3\,
            control_2 => \PWM_Steer:PWMUDB:control_2\,
            control_1 => \PWM_Steer:PWMUDB:control_1\,
            control_0 => \PWM_Steer:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Steer:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_325,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Steer:PWMUDB:status_3\,
            status_2 => \PWM_Steer:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_Steer:PWMUDB:status_0\);

    \PWM_Steer:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_325,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_Steer:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_Steer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_Steer:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_325,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_Steer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_Steer:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_Steer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2339,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\,
            interrupt => Net_2339);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN5_6,
            count_5 => MODIN5_5,
            count_4 => MODIN5_4,
            count_3 => MODIN5_3,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_189);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \SBUS_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_50,
            cs_addr_2 => \SBUS_UART:BUART:rx_state_1\,
            cs_addr_1 => \SBUS_UART:BUART:rx_state_0\,
            cs_addr_0 => \SBUS_UART:BUART:rx_bitclk_enable\,
            route_si => \SBUS_UART:BUART:rx_postpoll\,
            f0_load => \SBUS_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \SBUS_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \SBUS_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \SBUS_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_50,
            reset => open,
            load => \SBUS_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN9_6,
            count_5 => MODIN9_5,
            count_4 => MODIN9_4,
            count_3 => MODIN9_3,
            count_2 => \SBUS_UART:BUART:rx_count_2\,
            count_1 => \SBUS_UART:BUART:rx_count_1\,
            count_0 => \SBUS_UART:BUART:rx_count_0\,
            tc => \SBUS_UART:BUART:rx_count7_tc\);

    \SBUS_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_50,
            status_6 => open,
            status_5 => \SBUS_UART:BUART:rx_status_5\,
            status_4 => \SBUS_UART:BUART:rx_status_4\,
            status_3 => \SBUS_UART:BUART:rx_status_3\,
            status_2 => \SBUS_UART:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open,
            interrupt => Net_302);

    SBUS_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_302,
            clock => ClockBlock_BUS_CLK);

    \PWM_Brake:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_120,
            control_7 => \PWM_Brake:PWMUDB:control_7\,
            control_6 => \PWM_Brake:PWMUDB:control_6\,
            control_5 => \PWM_Brake:PWMUDB:control_5\,
            control_4 => \PWM_Brake:PWMUDB:control_4\,
            control_3 => \PWM_Brake:PWMUDB:control_3\,
            control_2 => \PWM_Brake:PWMUDB:control_2\,
            control_1 => \PWM_Brake:PWMUDB:control_1\,
            control_0 => \PWM_Brake:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Brake:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_120,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Brake:PWMUDB:status_3\,
            status_2 => \PWM_Brake:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_Brake:PWMUDB:status_0\);

    \PWM_Brake:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_120,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_Brake:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_Brake:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_Brake:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_120,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Brake:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Brake:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Brake:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_Brake:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_Brake:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_Brake:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Throttle:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Opamp_Throttle:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    Timer_Interrupt:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_293_local,
            clock => ClockBlock_BUS_CLK);

    Hall_Interrupt_Rear:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2344,
            clock => ClockBlock_BUS_CLK);

    Speed_Control_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2345,
            clock => ClockBlock_BUS_CLK);

    Hall_Interrupt_Front:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2341,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_1:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1435,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_1:Net_1260\,
            clock => Net_42,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_42,
            main_0 => Net_1431);

    \QuadDec_1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\);

    \QuadDec_1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_1\);

    \QuadDec_1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_42,
            main_0 => Net_1432);

    \QuadDec_1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\);

    \QuadDec_1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_1\);

    \QuadDec_1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_42,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_1:bQuadDec:error\,
            status_2 => \QuadDec_1:Net_1260\,
            status_1 => \QuadDec_1:Net_611\,
            status_0 => \QuadDec_1:Net_530\,
            interrupt => Net_1435);

    \Speed_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_7__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Speed_Timer:Net_51\,
            cmp => \Speed_Timer:Net_261\,
            irq => Net_2345);

    Rpi_Tx_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_189,
            clock => ClockBlock_BUS_CLK);

    \CMG_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \CMG_UART:Net_9\,
            cs_addr_2 => \CMG_UART:BUART:tx_state_1\,
            cs_addr_1 => \CMG_UART:BUART:tx_state_0\,
            cs_addr_0 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \CMG_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \CMG_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \CMG_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \CMG_UART:Net_9\,
            cs_addr_0 => \CMG_UART:BUART:counter_load_not\,
            ce0_reg => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \CMG_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \CMG_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \CMG_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \CMG_UART:BUART:tx_fifo_notfull\,
            status_2 => \CMG_UART:BUART:tx_status_2\,
            status_1 => \CMG_UART:BUART:tx_fifo_empty\,
            status_0 => \CMG_UART:BUART:tx_status_0\);

    \CMG_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \CMG_UART:Net_9\,
            cs_addr_2 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \CMG_UART:BUART:rx_state_0\,
            cs_addr_0 => \CMG_UART:BUART:rx_bitclk_enable\,
            route_si => \CMG_UART:BUART:rx_postpoll\,
            f0_load => \CMG_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \CMG_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \CMG_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \CMG_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CMG_UART:Net_9\,
            reset => open,
            load => \CMG_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \CMG_UART:BUART:rx_count_6\,
            count_5 => \CMG_UART:BUART:rx_count_5\,
            count_4 => \CMG_UART:BUART:rx_count_4\,
            count_3 => \CMG_UART:BUART:rx_count_3\,
            count_2 => \CMG_UART:BUART:rx_count_2\,
            count_1 => \CMG_UART:BUART:rx_count_1\,
            count_0 => \CMG_UART:BUART:rx_count_0\,
            tc => \CMG_UART:BUART:rx_count7_tc\);

    \CMG_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \CMG_UART:Net_9\,
            status_6 => open,
            status_5 => \CMG_UART:BUART:rx_status_5\,
            status_4 => \CMG_UART:BUART:rx_status_4\,
            status_3 => \CMG_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_2387);

    CMG_UART_Rx_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2387,
            clock => ClockBlock_BUS_CLK);

    \Handle_Encoder:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1251\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1251\,
            main_1 => \Handle_Encoder:Net_1260\,
            main_2 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Handle_Encoder:bQuadDec:error\,
            main_5 => \Handle_Encoder:bQuadDec:state_1\,
            main_6 => \Handle_Encoder:bQuadDec:state_0\,
            main_7 => \Handle_Encoder:Net_1251_split\);

    \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:overflow\);

    \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:status_1\);

    \Handle_Encoder:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1275\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:status_1\,
            main_1 => \Handle_Encoder:Cnt16:CounterUDB:overflow\);

    \Handle_Encoder:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\);

    \Handle_Encoder:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1251_split\,
            main_0 => \Handle_Encoder:Net_1251\,
            main_1 => \Handle_Encoder:Net_1260\,
            main_2 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Handle_Encoder:bQuadDec:error\,
            main_5 => \Handle_Encoder:bQuadDec:state_1\,
            main_6 => \Handle_Encoder:bQuadDec:state_0\);

    \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1203\);

    \Handle_Encoder:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1203\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_1 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_2 => \Handle_Encoder:bQuadDec:error\,
            main_3 => \Handle_Encoder:bQuadDec:state_1\,
            main_4 => \Handle_Encoder:bQuadDec:state_0\,
            main_5 => \Handle_Encoder:Net_1203_split\);

    \Handle_Encoder:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_A_filt\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_A_delayed_0\,
            main_1 => \Handle_Encoder:bQuadDec:quad_A_delayed_1\,
            main_2 => \Handle_Encoder:bQuadDec:quad_A_delayed_2\,
            main_3 => \Handle_Encoder:bQuadDec:quad_A_filt\);

    \Handle_Encoder:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:quad_B_filt\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:bQuadDec:quad_B_delayed_0\,
            main_1 => \Handle_Encoder:bQuadDec:quad_B_delayed_1\,
            main_2 => \Handle_Encoder:bQuadDec:quad_B_delayed_2\,
            main_3 => \Handle_Encoder:bQuadDec:quad_B_filt\);

    \Handle_Encoder:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1260\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:bQuadDec:error\,
            main_2 => \Handle_Encoder:bQuadDec:state_1\,
            main_3 => \Handle_Encoder:bQuadDec:state_0\);

    \Handle_Encoder:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:error\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Handle_Encoder:bQuadDec:error\,
            main_4 => \Handle_Encoder:bQuadDec:state_1\,
            main_5 => \Handle_Encoder:bQuadDec:state_0\);

    \Handle_Encoder:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:state_1\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Handle_Encoder:bQuadDec:error\,
            main_4 => \Handle_Encoder:bQuadDec:state_1\,
            main_5 => \Handle_Encoder:bQuadDec:state_0\);

    \Handle_Encoder:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:bQuadDec:state_0\,
            clock_0 => Net_42,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Handle_Encoder:bQuadDec:error\,
            main_4 => \Handle_Encoder:bQuadDec:state_1\,
            main_5 => \Handle_Encoder:bQuadDec:state_0\);

    \PWM_Steer:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Steer:PWMUDB:runmode_enable\,
            clock_0 => Net_325,
            main_0 => \PWM_Steer:PWMUDB:control_7\);

    \PWM_Steer:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Steer:PWMUDB:prevCompare1\,
            clock_0 => Net_325,
            main_0 => \PWM_Steer:PWMUDB:cmp1_less\);

    \PWM_Steer:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Steer:PWMUDB:status_0\,
            clock_0 => Net_325,
            main_0 => \PWM_Steer:PWMUDB:prevCompare1\,
            main_1 => \PWM_Steer:PWMUDB:cmp1_less\);

    Net_273:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_273,
            clock_0 => Net_325,
            main_0 => \PWM_Steer:PWMUDB:runmode_enable\,
            main_1 => \PWM_Steer:PWMUDB:cmp1_less\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN2_1,
            main_6 => MODIN2_0,
            main_7 => MODIN5_6,
            main_8 => MODIN5_5,
            main_9 => MODIN5_4,
            main_10 => Net_188_SYNCOUT);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN5_6,
            main_6 => MODIN5_5,
            main_7 => MODIN5_4);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN5_6,
            main_6 => MODIN5_5,
            main_7 => MODIN5_4);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_last\,
            main_6 => MODIN5_6,
            main_7 => MODIN5_5,
            main_8 => MODIN5_4,
            main_9 => Net_188_SYNCOUT);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    MODIN2_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_1,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => MODIN2_1,
            main_3 => MODIN2_0,
            main_4 => Net_188_SYNCOUT);

    MODIN2_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_0,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => MODIN2_0,
            main_3 => Net_188_SYNCOUT);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => MODIN2_1,
            main_6 => MODIN2_0,
            main_7 => Net_188_SYNCOUT);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_188_SYNCOUT);

    \SBUS_UART:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_state_1\,
            clock_0 => Net_50);

    \SBUS_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_state_0\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_postpoll\,
            main_4 => \SBUS_UART:BUART:rx_state_3\,
            main_5 => \SBUS_UART:BUART:rx_state_2\,
            main_6 => MODIN9_6,
            main_7 => MODIN9_5,
            main_8 => MODIN9_4);

    \SBUS_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_load_fifo\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_state_3\,
            main_4 => \SBUS_UART:BUART:rx_state_2\);

    \SBUS_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_state_3\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_state_3\,
            main_4 => \SBUS_UART:BUART:rx_state_2\,
            main_5 => MODIN9_6,
            main_6 => MODIN9_5,
            main_7 => MODIN9_4);

    \SBUS_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_state_2\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_state_3\,
            main_4 => \SBUS_UART:BUART:rx_state_2\,
            main_5 => Net_210,
            main_6 => \SBUS_UART:BUART:rx_last\);

    \SBUS_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_bitclk_enable\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_count_2\,
            main_1 => \SBUS_UART:BUART:rx_count_1\,
            main_2 => \SBUS_UART:BUART:rx_count_0\);

    \SBUS_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_state_stop1_reg\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_state_3\,
            main_3 => \SBUS_UART:BUART:rx_state_2\);

    MODIN6_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_1,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_count_2\,
            main_1 => \SBUS_UART:BUART:rx_count_1\,
            main_2 => Net_210,
            main_3 => MODIN6_1,
            main_4 => MODIN6_0);

    MODIN6_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN6_0,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_count_2\,
            main_1 => \SBUS_UART:BUART:rx_count_1\,
            main_2 => Net_210,
            main_3 => MODIN6_0);

    \SBUS_UART:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_status_2\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_state_3\,
            main_4 => \SBUS_UART:BUART:rx_state_2\,
            main_5 => \SBUS_UART:BUART:rx_parity_error_pre\);

    \SBUS_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_status_3\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_postpoll\,
            main_4 => \SBUS_UART:BUART:rx_state_3\,
            main_5 => \SBUS_UART:BUART:rx_state_2\);

    \SBUS_UART:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_parity_error_pre\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_postpoll\,
            main_4 => \SBUS_UART:BUART:rx_state_3\,
            main_5 => \SBUS_UART:BUART:rx_state_2\,
            main_6 => \SBUS_UART:BUART:rx_parity_error_pre\,
            main_7 => \SBUS_UART:BUART:rx_parity_bit\);

    \SBUS_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_last\,
            clock_0 => Net_50,
            main_0 => Net_210);

    \SBUS_UART:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SBUS_UART:BUART:rx_parity_bit\,
            clock_0 => Net_50,
            main_0 => \SBUS_UART:BUART:rx_state_1\,
            main_1 => \SBUS_UART:BUART:rx_state_0\,
            main_2 => \SBUS_UART:BUART:rx_bitclk_enable\,
            main_3 => \SBUS_UART:BUART:rx_postpoll\,
            main_4 => \SBUS_UART:BUART:rx_state_3\,
            main_5 => \SBUS_UART:BUART:rx_state_2\,
            main_6 => \SBUS_UART:BUART:rx_parity_bit\);

    \GlitchFilter_1:genblk1[0]:sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_1:genblk1[0]:sample\,
            clock_0 => Net_50,
            main_0 => Net_79);

    Net_210:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_210,
            clock_0 => Net_50,
            main_0 => Net_210,
            main_1 => Net_79,
            main_2 => \GlitchFilter_1:genblk1[0]:sample\);

    \PWM_Brake:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Brake:PWMUDB:runmode_enable\,
            clock_0 => Net_120,
            main_0 => \PWM_Brake:PWMUDB:control_7\);

    \PWM_Brake:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Brake:PWMUDB:prevCompare1\,
            clock_0 => Net_120,
            main_0 => \PWM_Brake:PWMUDB:cmp1_less\);

    \PWM_Brake:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Brake:PWMUDB:status_0\,
            clock_0 => Net_120,
            main_0 => \PWM_Brake:PWMUDB:prevCompare1\,
            main_1 => \PWM_Brake:PWMUDB:cmp1_less\);

    Net_371:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_371,
            clock_0 => Net_120,
            main_0 => \PWM_Brake:PWMUDB:runmode_enable\,
            main_1 => \PWM_Brake:PWMUDB:cmp1_less\);

    \EdgeDetect_Rear:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_Rear:last\,
            clock_0 => Net_629,
            main_0 => Net_2343);

    \EdgeDetect_Front:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_Front:last\,
            clock_0 => Net_629,
            main_0 => Net_2340);

    \QuadDec_1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\,
            main_7 => \QuadDec_1:Net_1251_split\);

    \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\);

    \QuadDec_1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1275\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\);

    \Handle_Encoder:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Handle_Encoder:Net_1203_split\,
            main_0 => \Handle_Encoder:Net_1260\,
            main_1 => \Handle_Encoder:Net_1203\,
            main_2 => \Handle_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Handle_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Handle_Encoder:bQuadDec:error\,
            main_5 => \Handle_Encoder:bQuadDec:state_1\,
            main_6 => \Handle_Encoder:bQuadDec:state_0\);

    \QuadDec_1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1203\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_1:bQuadDec:error\,
            main_3 => \QuadDec_1:bQuadDec:state_1\,
            main_4 => \QuadDec_1:bQuadDec:state_0\,
            main_5 => \QuadDec_1:Net_1203_split\);

    \QuadDec_1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_filt\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_A_filt\);

    \QuadDec_1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_filt\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\);

    \QuadDec_1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1260\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:error\,
            main_2 => \QuadDec_1:bQuadDec:state_1\,
            main_3 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:error\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_1\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_0\,
            clock_0 => Net_42,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \CMG_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:txn\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:txn\,
            main_1 => \CMG_UART:BUART:tx_state_1\,
            main_2 => \CMG_UART:BUART:tx_state_0\,
            main_3 => \CMG_UART:BUART:tx_shift_out\,
            main_4 => \CMG_UART:BUART:tx_state_2\,
            main_5 => \CMG_UART:BUART:tx_counter_dp\,
            main_6 => \CMG_UART:BUART:tx_bitclk\);

    \CMG_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_state_1\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_state_2\,
            main_4 => \CMG_UART:BUART:tx_counter_dp\,
            main_5 => \CMG_UART:BUART:tx_bitclk\);

    \CMG_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_state_0\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_fifo_empty\,
            main_4 => \CMG_UART:BUART:tx_state_2\,
            main_5 => \CMG_UART:BUART:tx_bitclk\);

    \CMG_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_state_2\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_state_2\,
            main_4 => \CMG_UART:BUART:tx_counter_dp\,
            main_5 => \CMG_UART:BUART:tx_bitclk\);

    \CMG_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_bitclk\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_state_1\,
            main_1 => \CMG_UART:BUART:tx_state_0\,
            main_2 => \CMG_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \CMG_UART:BUART:tx_state_2\);

    \CMG_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \CMG_UART:Net_9\);

    \CMG_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_state_0\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_bitclk_enable\,
            main_3 => \CMG_UART:BUART:rx_state_3\,
            main_4 => \CMG_UART:BUART:rx_state_2\,
            main_5 => \CMG_UART:BUART:rx_count_6\,
            main_6 => \CMG_UART:BUART:rx_count_5\,
            main_7 => \CMG_UART:BUART:rx_count_4\,
            main_8 => \CMG_UART:BUART:pollcount_1\,
            main_9 => \CMG_UART:BUART:pollcount_0\,
            main_10 => Net_2385_SYNCOUT);

    \CMG_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_load_fifo\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_bitclk_enable\,
            main_3 => \CMG_UART:BUART:rx_state_3\,
            main_4 => \CMG_UART:BUART:rx_state_2\,
            main_5 => \CMG_UART:BUART:rx_count_6\,
            main_6 => \CMG_UART:BUART:rx_count_5\,
            main_7 => \CMG_UART:BUART:rx_count_4\);

    \CMG_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_state_3\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_bitclk_enable\,
            main_3 => \CMG_UART:BUART:rx_state_3\,
            main_4 => \CMG_UART:BUART:rx_state_2\,
            main_5 => \CMG_UART:BUART:rx_count_6\,
            main_6 => \CMG_UART:BUART:rx_count_5\,
            main_7 => \CMG_UART:BUART:rx_count_4\);

    \CMG_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_state_2\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_bitclk_enable\,
            main_3 => \CMG_UART:BUART:rx_state_3\,
            main_4 => \CMG_UART:BUART:rx_state_2\,
            main_5 => \CMG_UART:BUART:rx_count_6\,
            main_6 => \CMG_UART:BUART:rx_count_5\,
            main_7 => \CMG_UART:BUART:rx_count_4\,
            main_8 => \CMG_UART:BUART:rx_last\,
            main_9 => Net_2385_SYNCOUT);

    \CMG_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_bitclk_enable\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:rx_count_2\,
            main_1 => \CMG_UART:BUART:rx_count_1\,
            main_2 => \CMG_UART:BUART:rx_count_0\);

    \CMG_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_state_3\,
            main_3 => \CMG_UART:BUART:rx_state_2\);

    \CMG_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:pollcount_1\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:rx_count_2\,
            main_1 => \CMG_UART:BUART:rx_count_1\,
            main_2 => \CMG_UART:BUART:pollcount_1\,
            main_3 => \CMG_UART:BUART:pollcount_0\,
            main_4 => Net_2385_SYNCOUT);

    \CMG_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:pollcount_0\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:rx_count_2\,
            main_1 => \CMG_UART:BUART:rx_count_1\,
            main_2 => \CMG_UART:BUART:pollcount_0\,
            main_3 => Net_2385_SYNCOUT);

    \QuadDec_1:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1203_split\,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Net_1203\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    \CMG_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_status_3\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => \CMG_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \CMG_UART:BUART:rx_state_0\,
            main_2 => \CMG_UART:BUART:rx_bitclk_enable\,
            main_3 => \CMG_UART:BUART:rx_state_3\,
            main_4 => \CMG_UART:BUART:rx_state_2\,
            main_5 => \CMG_UART:BUART:pollcount_1\,
            main_6 => \CMG_UART:BUART:pollcount_0\,
            main_7 => Net_2385_SYNCOUT);

    \CMG_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CMG_UART:BUART:rx_last\,
            clock_0 => \CMG_UART:Net_9\,
            main_0 => Net_2385_SYNCOUT);

END __DEFAULT__;
