# System_Verilog_MuxVerification
2:1 mux and D flipflop verification circuits implementation using system verilog
