#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13a034c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a05e1a0 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x13a075cf0_0 .var "clk", 0 0;
v0x13a075d80_0 .net "hlt", 0 0, L_0x13a079e70;  1 drivers
v0x13a075e10_0 .var "reset", 0 0;
S_0x13a004990 .scope module, "uut" "tinker_core" 3 10, 4 4 0, S_0x13a05e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x13a079ca0 .functor BUFZ 1, v0x13a068d70_0, C4<0>, C4<0>, C4<0>;
L_0x13a079d10 .functor BUFZ 1, v0x13a068d70_0, C4<0>, C4<0>, C4<0>;
L_0x13a079e00 .functor BUFZ 1, v0x13a069310_0, C4<0>, C4<0>, C4<0>;
L_0x13a079e70 .functor BUFZ 1, v0x13a069030_0, C4<0>, C4<0>, C4<0>;
v0x13a072cc0_0 .net "alu_branch_pc_ex", 63 0, v0x13a064f10_0;  1 drivers
v0x13a072db0_0 .net "alu_enable_de", 0 0, v0x13a06d260_0;  1 drivers
v0x13a072e80_0 .net "alu_enable_ex", 0 0, v0x13a066ae0_0;  1 drivers
v0x13a072f50_0 .net "alu_input1", 63 0, L_0x13a0799e0;  1 drivers
v0x13a072fe0_0 .net "alu_input2", 63 0, L_0x13a079b00;  1 drivers
v0x13a0730b0_0 .net "alu_mem_addr_ex", 63 0, v0x13a0653f0_0;  1 drivers
v0x13a073180_0 .net "alu_mem_data_ex", 63 0, v0x13a0656e0_0;  1 drivers
v0x13a073250_0 .net "alu_result_ex", 63 0, v0x13a065bb0_0;  1 drivers
v0x13a073320_0 .net "alu_result_mem", 63 0, v0x13a069cf0_0;  1 drivers
v0x13a073430_0 .net "branch_pc_mem", 63 0, v0x13a068c00_0;  1 drivers
v0x13a0734c0_0 .net "branch_taken_ctrl_de", 0 0, v0x13a06d320_0;  1 drivers
v0x13a073590_0 .net "branch_taken_ex", 0 0, v0x13a064fb0_0;  1 drivers
v0x13a073620_0 .net "branch_taken_mem", 0 0, v0x13a068d70_0;  1 drivers
v0x13a0736f0_0 .net "clk", 0 0, v0x13a075cf0_0;  1 drivers
v0x13a073780_0 .net "flush_de", 0 0, L_0x13a079ca0;  1 drivers
v0x13a073810_0 .net "flush_ex", 0 0, L_0x13a079d10;  1 drivers
v0x13a0738e0_0 .net "forwardA_mem_ex", 0 0, L_0x13a079760;  1 drivers
v0x13a073a70_0 .net "forwardB_mem_ex", 0 0, L_0x13a0798f0;  1 drivers
v0x13a073b00_0 .net "hlt", 0 0, L_0x13a079e70;  alias, 1 drivers
v0x13a073b90_0 .net "hlt_ex", 0 0, v0x13a065060_0;  1 drivers
v0x13a073c20_0 .net "hlt_mem", 0 0, v0x13a069030_0;  1 drivers
v0x13a073cb0_0 .net "instruction_de", 31 0, v0x13a06ae50_0;  1 drivers
v0x13a073d40_0 .net "instruction_if", 31 0, L_0x13a076740;  1 drivers
v0x13a073e10_0 .net "literal_de", 63 0, v0x13a06d4a0_0;  1 drivers
v0x13a073ea0_0 .net "literal_ex", 63 0, v0x13a066f00_0;  1 drivers
v0x13a073f70_0 .net "mem_addr_mem", 63 0, v0x13a0691f0_0;  1 drivers
v0x13a074040_0 .net "mem_pc_de", 0 0, v0x13a06d570_0;  1 drivers
v0x13a074110_0 .net "mem_pc_ex", 0 0, v0x13a0670b0_0;  1 drivers
v0x13a0741a0_0 .net "mem_pc_mem", 0 0, v0x13a069310_0;  1 drivers
v0x13a074270_0 .net "mem_rdata_mem", 63 0, L_0x13a0780f0;  1 drivers
v0x13a074300_0 .net "mem_read_de", 0 0, v0x13a06d640_0;  1 drivers
v0x13a0743d0_0 .net "mem_read_ex", 0 0, v0x13a0671f0_0;  1 drivers
v0x13a074460_0 .net "mem_read_mem", 0 0, v0x13a069470_0;  1 drivers
v0x13a0739b0_0 .net "mem_to_reg_de", 0 0, v0x13a06d6d0_0;  1 drivers
v0x13a074730_0 .net "mem_to_reg_ex", 0 0, v0x13a067310_0;  1 drivers
v0x13a0747c0_0 .net "mem_to_reg_mem", 0 0, v0x13a0695d0_0;  1 drivers
v0x13a074890_0 .net "mem_wdata_mem", 63 0, v0x13a0697f0_0;  1 drivers
v0x13a074960_0 .net "mem_write_de", 0 0, v0x13a06d780_0;  1 drivers
v0x13a0749f0_0 .net "mem_write_ex", 0 0, v0x13a067430_0;  1 drivers
v0x13a074a80_0 .net "mem_write_mem", 0 0, v0x13a069910_0;  1 drivers
v0x13a074b50_0 .net "opcode_de", 4 0, v0x13a06d830_0;  1 drivers
v0x13a074be0_0 .net "opcode_ex", 4 0, v0x13a067680_0;  1 drivers
v0x13a074cb0_0 .net "operand_a_de", 63 0, L_0x13a078970;  1 drivers
v0x13a074d80_0 .net "operand_a_ex", 63 0, v0x13a0677d0_0;  1 drivers
v0x13a074e10_0 .net "operand_b_de", 63 0, v0x13a06b8e0_0;  1 drivers
v0x13a074ee0_0 .net "operand_b_ex", 63 0, v0x13a0678f0_0;  1 drivers
v0x13a074f70_0 .net "operand_c_de", 63 0, L_0x13a0792e0;  1 drivers
v0x13a075040_0 .net "operand_c_ex", 63 0, v0x13a067a20_0;  1 drivers
v0x13a075110_0 .net "pc_de", 63 0, v0x13a06aff0_0;  1 drivers
v0x13a0751e0_0 .net "pc_ex", 63 0, v0x13a067b80_0;  1 drivers
v0x13a0752b0_0 .net "pc_if", 63 0, v0x13a06c130_0;  1 drivers
v0x13a075340_0 .net "rd_addr_de", 4 0, v0x13a06d940_0;  1 drivers
v0x13a0753d0_0 .net "rd_addr_ex", 4 0, v0x13a067ce0_0;  1 drivers
v0x13a075460_0 .net "rd_addr_mem", 4 0, v0x13a069a70_0;  1 drivers
v0x13a0754f0_0 .net "reg_wdata_wb", 63 0, v0x13a066290_0;  1 drivers
v0x13a0755c0_0 .net "reg_write_de", 0 0, v0x13a06d9d0_0;  1 drivers
v0x13a075690_0 .net "reg_write_ex", 0 0, v0x13a067e30_0;  1 drivers
v0x13a075720_0 .net "reg_write_mem", 0 0, v0x13a069bd0_0;  1 drivers
v0x13a0757b0_0 .net "regfile_operand_b_de", 63 0, L_0x13a078db0;  1 drivers
v0x13a075880_0 .net "reset", 0 0, v0x13a075e10_0;  1 drivers
v0x13a075910_0 .net "return_pc_mem", 63 0, v0x13a072bd0_0;  1 drivers
v0x13a0759e0_0 .net "rs_addr_de", 4 0, v0x13a06da80_0;  1 drivers
v0x13a075a70_0 .net "rs_addr_ex", 4 0, v0x13a067f80_0;  1 drivers
v0x13a075b40_0 .net "rt_addr_de", 4 0, v0x13a06db30_0;  1 drivers
v0x13a075bd0_0 .net "rt_addr_ex", 4 0, v0x13a067590_0;  1 drivers
v0x13a074530_0 .net "stack_ptr_de", 63 0, L_0x13a0793c0;  1 drivers
v0x13a074600_0 .net "stack_ptr_ex", 63 0, v0x13a068350_0;  1 drivers
v0x13a075c60_0 .net "take_return_pc_fetch", 0 0, L_0x13a079e00;  1 drivers
L_0x13a0799e0 .functor MUXZ 64, v0x13a0677d0_0, v0x13a066290_0, L_0x13a079760, C4<>;
L_0x13a079b00 .functor MUXZ 64, v0x13a0678f0_0, v0x13a066290_0, L_0x13a0798f0, C4<>;
S_0x13a004b00 .scope module, "calculation_unit" "alu" 4 211, 4 543 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x13a80e400 .param/l "ADD" 1 4 575, C4<11000>;
P_0x13a80e440 .param/l "ADDF" 1 4 574, C4<10100>;
P_0x13a80e480 .param/l "ADDI" 1 4 575, C4<11001>;
P_0x13a80e4c0 .param/l "AND" 1 4 571, C4<00000>;
P_0x13a80e500 .param/l "BR" 1 4 572, C4<01000>;
P_0x13a80e540 .param/l "BRGT" 1 4 573, C4<01110>;
P_0x13a80e580 .param/l "BRNZ" 1 4 572, C4<01011>;
P_0x13a80e5c0 .param/l "BRR" 1 4 572, C4<01001>;
P_0x13a80e600 .param/l "BRRI" 1 4 572, C4<01010>;
P_0x13a80e640 .param/l "CALL" 1 4 573, C4<01100>;
P_0x13a80e680 .param/l "DIV" 1 4 575, C4<11101>;
P_0x13a80e6c0 .param/l "DIVF" 1 4 574, C4<10111>;
P_0x13a80e700 .param/l "MOV_LIT" 1 4 574, C4<10010>;
P_0x13a80e740 .param/l "MOV_MEM" 1 4 573, C4<10000>;
P_0x13a80e780 .param/l "MOV_REG" 1 4 573, C4<10001>;
P_0x13a80e7c0 .param/l "MOV_STR" 1 4 574, C4<10011>;
P_0x13a80e800 .param/l "MUL" 1 4 575, C4<11100>;
P_0x13a80e840 .param/l "MULF" 1 4 574, C4<10110>;
P_0x13a80e880 .param/l "NOT" 1 4 571, C4<00011>;
P_0x13a80e8c0 .param/l "OR" 1 4 571, C4<00001>;
P_0x13a80e900 .param/l "PRIV" 1 4 573, C4<01111>;
P_0x13a80e940 .param/l "RETURN" 1 4 573, C4<01101>;
P_0x13a80e980 .param/l "SHFTL" 1 4 572, C4<00110>;
P_0x13a80e9c0 .param/l "SHFTLI" 1 4 572, C4<00111>;
P_0x13a80ea00 .param/l "SHFTR" 1 4 571, C4<00100>;
P_0x13a80ea40 .param/l "SHFTRI" 1 4 571, C4<00101>;
P_0x13a80ea80 .param/l "SUB" 1 4 575, C4<11010>;
P_0x13a80eac0 .param/l "SUBF" 1 4 574, C4<10101>;
P_0x13a80eb00 .param/l "SUBI" 1 4 575, C4<11011>;
P_0x13a80eb40 .param/l "XOR" 1 4 571, C4<00010>;
v0x13a0176c0_0 .net "alu_enable", 0 0, v0x13a066ae0_0;  alias, 1 drivers
v0x13a064f10_0 .var "branch_pc", 63 0;
v0x13a064fb0_0 .var "branch_taken", 0 0;
v0x13a065060_0 .var "hlt_out", 0 0;
v0x13a0650f0_0 .net "input1", 63 0, L_0x13a0799e0;  alias, 1 drivers
v0x13a0651e0_0 .net "input2", 63 0, L_0x13a079b00;  alias, 1 drivers
v0x13a065290_0 .net "input3", 63 0, v0x13a067a20_0;  alias, 1 drivers
v0x13a065340_0 .net "literal", 63 0, v0x13a066f00_0;  alias, 1 drivers
v0x13a0653f0_0 .var "mem_addr", 63 0;
v0x13a065500_0 .net "mem_pc_in", 0 0, v0x13a0670b0_0;  alias, 1 drivers
v0x13a0655a0_0 .net "mem_read_in", 0 0, v0x13a0671f0_0;  alias, 1 drivers
v0x13a065640_0 .net "mem_to_reg_in", 0 0, v0x13a067310_0;  alias, 1 drivers
v0x13a0656e0_0 .var "mem_wdata", 63 0;
v0x13a065790_0 .net "mem_write_in", 0 0, v0x13a067430_0;  alias, 1 drivers
v0x13a065830_0 .net "opcode", 4 0, v0x13a067680_0;  alias, 1 drivers
v0x13a0658e0_0 .net "pc_in", 63 0, v0x13a067b80_0;  alias, 1 drivers
v0x13a065990_0 .net "rd_addr", 4 0, v0x13a067ce0_0;  alias, 1 drivers
v0x13a065b20_0 .net "reg_write_in", 0 0, v0x13a067e30_0;  alias, 1 drivers
v0x13a065bb0_0 .var "result", 63 0;
v0x13a065c50_0 .net "stack_ptr", 63 0, v0x13a068350_0;  alias, 1 drivers
E_0x13a005fd0/0 .event anyedge, v0x13a0658e0_0, v0x13a0176c0_0, v0x13a065830_0, v0x13a0650f0_0;
E_0x13a005fd0/1 .event anyedge, v0x13a0651e0_0, v0x13a065290_0, v0x13a065340_0, v0x13a065c50_0;
E_0x13a005fd0 .event/or E_0x13a005fd0/0, E_0x13a005fd0/1;
S_0x13a065ee0 .scope module, "data_source_selector" "memRegMux" 4 272, 4 779 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x13a066070_0 .net "aluResult", 63 0, v0x13a069cf0_0;  alias, 1 drivers
v0x13a066130_0 .net "mem_to_reg", 0 0, v0x13a0695d0_0;  alias, 1 drivers
v0x13a0661d0_0 .net "readData", 63 0, L_0x13a0780f0;  alias, 1 drivers
v0x13a066290_0 .var "regWriteData", 63 0;
E_0x13a05e0b0 .event anyedge, v0x13a066130_0, v0x13a0661d0_0, v0x13a066070_0;
S_0x13a0663a0 .scope module, "de_ex_reg" "de_ex_register" 4 154, 4 484 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 64 "operand_a_in";
    .port_info 4 /INPUT 64 "operand_b_in";
    .port_info 5 /INPUT 64 "operand_c_in";
    .port_info 6 /INPUT 64 "literal_in";
    .port_info 7 /INPUT 5 "rd_addr_in";
    .port_info 8 /INPUT 5 "rs_addr_in";
    .port_info 9 /INPUT 5 "rt_addr_in";
    .port_info 10 /INPUT 5 "opcode_in";
    .port_info 11 /INPUT 64 "stack_ptr_in";
    .port_info 12 /INPUT 1 "alu_enable_in";
    .port_info 13 /INPUT 1 "mem_read_in";
    .port_info 14 /INPUT 1 "mem_write_in";
    .port_info 15 /INPUT 1 "reg_write_in";
    .port_info 16 /INPUT 1 "mem_to_reg_in";
    .port_info 17 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 18 /INPUT 1 "mem_pc_in";
    .port_info 19 /OUTPUT 64 "pc_out";
    .port_info 20 /OUTPUT 64 "operand_a_out";
    .port_info 21 /OUTPUT 64 "operand_b_out";
    .port_info 22 /OUTPUT 64 "operand_c_out";
    .port_info 23 /OUTPUT 64 "literal_out";
    .port_info 24 /OUTPUT 5 "rd_addr_out";
    .port_info 25 /OUTPUT 5 "rs_addr_out";
    .port_info 26 /OUTPUT 5 "rt_addr_out";
    .port_info 27 /OUTPUT 5 "opcode_out";
    .port_info 28 /OUTPUT 64 "stack_ptr_out";
    .port_info 29 /OUTPUT 1 "alu_enable_out";
    .port_info 30 /OUTPUT 1 "mem_read_out";
    .port_info 31 /OUTPUT 1 "mem_write_out";
    .port_info 32 /OUTPUT 1 "reg_write_out";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out";
    .port_info 34 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 35 /OUTPUT 1 "mem_pc_out";
v0x13a066a30_0 .net "alu_enable_in", 0 0, v0x13a06d260_0;  alias, 1 drivers
v0x13a066ae0_0 .var "alu_enable_out", 0 0;
v0x13a066ba0_0 .net "branch_taken_ctrl_in", 0 0, v0x13a06d320_0;  alias, 1 drivers
v0x13a066c50_0 .var "branch_taken_ctrl_out", 0 0;
v0x13a066ce0_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a066db0_0 .net "flush", 0 0, L_0x13a079d10;  alias, 1 drivers
v0x13a066e50_0 .net "literal_in", 63 0, v0x13a06d4a0_0;  alias, 1 drivers
v0x13a066f00_0 .var "literal_out", 63 0;
v0x13a066fa0_0 .net "mem_pc_in", 0 0, v0x13a06d570_0;  alias, 1 drivers
v0x13a0670b0_0 .var "mem_pc_out", 0 0;
v0x13a067160_0 .net "mem_read_in", 0 0, v0x13a06d640_0;  alias, 1 drivers
v0x13a0671f0_0 .var "mem_read_out", 0 0;
v0x13a067280_0 .net "mem_to_reg_in", 0 0, v0x13a06d6d0_0;  alias, 1 drivers
v0x13a067310_0 .var "mem_to_reg_out", 0 0;
v0x13a0673a0_0 .net "mem_write_in", 0 0, v0x13a06d780_0;  alias, 1 drivers
v0x13a067430_0 .var "mem_write_out", 0 0;
v0x13a0674e0_0 .net "opcode_in", 4 0, v0x13a06d830_0;  alias, 1 drivers
v0x13a067680_0 .var "opcode_out", 4 0;
v0x13a067740_0 .net "operand_a_in", 63 0, L_0x13a078970;  alias, 1 drivers
v0x13a0677d0_0 .var "operand_a_out", 63 0;
v0x13a067860_0 .net "operand_b_in", 63 0, v0x13a06b8e0_0;  alias, 1 drivers
v0x13a0678f0_0 .var "operand_b_out", 63 0;
v0x13a067980_0 .net "operand_c_in", 63 0, L_0x13a0792e0;  alias, 1 drivers
v0x13a067a20_0 .var "operand_c_out", 63 0;
v0x13a067ae0_0 .net "pc_in", 63 0, v0x13a06aff0_0;  alias, 1 drivers
v0x13a067b80_0 .var "pc_out", 63 0;
v0x13a067c40_0 .net "rd_addr_in", 4 0, v0x13a06d940_0;  alias, 1 drivers
v0x13a067ce0_0 .var "rd_addr_out", 4 0;
v0x13a067da0_0 .net "reg_write_in", 0 0, v0x13a06d9d0_0;  alias, 1 drivers
v0x13a067e30_0 .var "reg_write_out", 0 0;
v0x13a067ee0_0 .net "rs_addr_in", 4 0, v0x13a06da80_0;  alias, 1 drivers
v0x13a067f80_0 .var "rs_addr_out", 4 0;
v0x13a068030_0 .net "rt_addr_in", 4 0, v0x13a06db30_0;  alias, 1 drivers
v0x13a067590_0 .var "rt_addr_out", 4 0;
v0x13a0682c0_0 .net "stack_ptr_in", 63 0, L_0x13a0793c0;  alias, 1 drivers
v0x13a068350_0 .var "stack_ptr_out", 63 0;
E_0x13a0669e0 .event posedge, v0x13a066ce0_0;
S_0x13a068750 .scope module, "ex_mem_reg" "ex_mem_register" 4 234, 4 644 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush_mem";
    .port_info 2 /INPUT 64 "result_in";
    .port_info 3 /INPUT 64 "mem_addr_in";
    .port_info 4 /INPUT 64 "mem_wdata_in";
    .port_info 5 /INPUT 64 "branch_pc_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 1 "hlt_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 1 "mem_to_reg_in";
    .port_info 12 /INPUT 1 "branch_taken_in";
    .port_info 13 /INPUT 1 "mem_pc_in";
    .port_info 14 /OUTPUT 64 "result_out";
    .port_info 15 /OUTPUT 64 "mem_addr_out";
    .port_info 16 /OUTPUT 64 "mem_wdata_out";
    .port_info 17 /OUTPUT 64 "branch_pc_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "hlt_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_taken_out";
    .port_info 25 /OUTPUT 1 "mem_pc_out";
v0x13a068b30_0 .net "branch_pc_in", 63 0, v0x13a064f10_0;  alias, 1 drivers
v0x13a068c00_0 .var "branch_pc_out", 63 0;
v0x13a068ca0_0 .net "branch_taken_in", 0 0, v0x13a064fb0_0;  alias, 1 drivers
v0x13a068d70_0 .var "branch_taken_out", 0 0;
v0x13a068e00_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a068ed0_0 .net "flush_mem", 0 0, L_0x13a079d10;  alias, 1 drivers
v0x13a068f80_0 .net "hlt_in", 0 0, v0x13a065060_0;  alias, 1 drivers
v0x13a069030_0 .var "hlt_out", 0 0;
v0x13a0690c0_0 .net "mem_addr_in", 63 0, v0x13a0653f0_0;  alias, 1 drivers
v0x13a0691f0_0 .var "mem_addr_out", 63 0;
v0x13a069280_0 .net "mem_pc_in", 0 0, v0x13a0670b0_0;  alias, 1 drivers
v0x13a069310_0 .var "mem_pc_out", 0 0;
v0x13a0693a0_0 .net "mem_read_in", 0 0, v0x13a0671f0_0;  alias, 1 drivers
v0x13a069470_0 .var "mem_read_out", 0 0;
v0x13a069500_0 .net "mem_to_reg_in", 0 0, v0x13a067310_0;  alias, 1 drivers
v0x13a0695d0_0 .var "mem_to_reg_out", 0 0;
v0x13a069660_0 .net "mem_wdata_in", 63 0, v0x13a0656e0_0;  alias, 1 drivers
v0x13a0697f0_0 .var "mem_wdata_out", 63 0;
v0x13a069880_0 .net "mem_write_in", 0 0, v0x13a067430_0;  alias, 1 drivers
v0x13a069910_0 .var "mem_write_out", 0 0;
v0x13a0699a0_0 .net "rd_addr_in", 4 0, v0x13a067ce0_0;  alias, 1 drivers
v0x13a069a70_0 .var "rd_addr_out", 4 0;
v0x13a069b00_0 .net "reg_write_in", 0 0, v0x13a067e30_0;  alias, 1 drivers
v0x13a069bd0_0 .var "reg_write_out", 0 0;
v0x13a069c60_0 .net "result_in", 63 0, v0x13a065bb0_0;  alias, 1 drivers
v0x13a069cf0_0 .var "result_out", 63 0;
S_0x13a069fe0 .scope module, "fwd_unit" "forwardingUnit" 4 196, 4 288 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs_addr_ex";
    .port_info 1 /INPUT 5 "rt_addr_ex";
    .port_info 2 /INPUT 5 "rd_addr_mem";
    .port_info 3 /INPUT 1 "reg_write_mem";
    .port_info 4 /OUTPUT 1 "forwardA";
    .port_info 5 /OUTPUT 1 "forwardB";
L_0x13a0795d0 .functor AND 1, v0x13a069bd0_0, L_0x13a0794b0, C4<1>, C4<1>;
L_0x13a079760 .functor AND 1, L_0x13a0795d0, L_0x13a0796c0, C4<1>, C4<1>;
L_0x13a0798f0 .functor AND 1, L_0x13a0795d0, L_0x13a079850, C4<1>, C4<1>;
L_0x130078520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13a06a1e0_0 .net/2u *"_ivl_0", 4 0, L_0x130078520;  1 drivers
v0x13a06a290_0 .net *"_ivl_10", 0 0, L_0x13a079850;  1 drivers
v0x13a06a330_0 .net *"_ivl_2", 0 0, L_0x13a0794b0;  1 drivers
v0x13a06a3c0_0 .net *"_ivl_6", 0 0, L_0x13a0796c0;  1 drivers
v0x13a06a460_0 .net "forwardA", 0 0, L_0x13a079760;  alias, 1 drivers
v0x13a06a540_0 .net "forwardB", 0 0, L_0x13a0798f0;  alias, 1 drivers
v0x13a06a5e0_0 .net "mem_writes_reg", 0 0, L_0x13a0795d0;  1 drivers
v0x13a06a680_0 .net "rd_addr_mem", 4 0, v0x13a069a70_0;  alias, 1 drivers
v0x13a06a720_0 .net "reg_write_mem", 0 0, v0x13a069bd0_0;  alias, 1 drivers
v0x13a06a850_0 .net "rs_addr_ex", 4 0, v0x13a067f80_0;  alias, 1 drivers
v0x13a06a8e0_0 .net "rt_addr_ex", 4 0, v0x13a067590_0;  alias, 1 drivers
L_0x13a0794b0 .cmp/ne 5, v0x13a069a70_0, L_0x130078520;
L_0x13a0796c0 .cmp/eq 5, v0x13a069a70_0, v0x13a067f80_0;
L_0x13a079850 .cmp/eq 5, v0x13a069a70_0, v0x13a067590_0;
S_0x13a06a9e0 .scope module, "if_de_reg" "if_de_register" 4 102, 4 404 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x13a06ac30_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a06ad10_0 .net "flush", 0 0, L_0x13a079ca0;  alias, 1 drivers
v0x13a06adb0_0 .net "instruction_in", 31 0, L_0x13a076740;  alias, 1 drivers
v0x13a06ae50_0 .var "instruction_out", 31 0;
v0x13a06af00_0 .net "pc_in", 63 0, v0x13a06c130_0;  alias, 1 drivers
v0x13a06aff0_0 .var "pc_out", 63 0;
S_0x13a06b110 .scope module, "input_selector" "reglitmux" 4 147, 4 760 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x13a06b2d0 .param/l "ADDI" 1 4 766, C4<11001>;
P_0x13a06b310 .param/l "BRRI" 1 4 766, C4<01010>;
P_0x13a06b350 .param/l "MOV_LIT" 1 4 767, C4<10010>;
P_0x13a06b390 .param/l "MOV_MEM" 1 4 767, C4<10000>;
P_0x13a06b3d0 .param/l "MOV_STR" 1 4 767, C4<10011>;
P_0x13a06b410 .param/l "SHFTLI" 1 4 766, C4<00111>;
P_0x13a06b450 .param/l "SHFTRI" 1 4 766, C4<00101>;
P_0x13a06b490 .param/l "SUBI" 1 4 766, C4<11011>;
v0x13a06b810_0 .net "lit_in", 63 0, v0x13a06d4a0_0;  alias, 1 drivers
v0x13a06b8e0_0 .var "out", 63 0;
v0x13a06b990_0 .net "reg_in", 63 0, L_0x13a078db0;  alias, 1 drivers
v0x13a06ba40_0 .net "sel", 4 0, v0x13a06d830_0;  alias, 1 drivers
E_0x13a06b7a0 .event anyedge, v0x13a0674e0_0, v0x13a066e50_0, v0x13a06b990_0;
S_0x13a06bb50 .scope module, "instruction_fetcher" "fetch" 4 80, 4 377 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x13a06bd10 .param/l "INITIAL_PC" 1 4 386, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x13a06bf20_0 .net "branch_pc", 63 0, v0x13a068c00_0;  alias, 1 drivers
v0x13a06bfd0_0 .net "branch_taken", 0 0, v0x13a068d70_0;  alias, 1 drivers
v0x13a06c080_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a06c130_0 .var "current_pc", 63 0;
v0x13a06c1c0_0 .net "pc_out", 63 0, v0x13a06c130_0;  alias, 1 drivers
v0x13a06c290_0 .net "reset", 0 0, v0x13a075e10_0;  alias, 1 drivers
v0x13a06c320_0 .net "return_pc", 63 0, v0x13a072bd0_0;  alias, 1 drivers
v0x13a06c3d0_0 .net "take_return_pc", 0 0, L_0x13a079e00;  alias, 1 drivers
E_0x13a06bed0 .event posedge, v0x13a06c290_0, v0x13a066ce0_0;
S_0x13a06c520 .scope module, "instruction_parser" "instructionDecoder" 4 111, 4 426 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x13a80ec00 .param/l "ADD" 1 4 446, C4<11000>;
P_0x13a80ec40 .param/l "ADDF" 1 4 445, C4<10100>;
P_0x13a80ec80 .param/l "ADDI" 1 4 446, C4<11001>;
P_0x13a80ecc0 .param/l "AND" 1 4 442, C4<00000>;
P_0x13a80ed00 .param/l "BR" 1 4 443, C4<01000>;
P_0x13a80ed40 .param/l "BRGT" 1 4 444, C4<01110>;
P_0x13a80ed80 .param/l "BRNZ" 1 4 443, C4<01011>;
P_0x13a80edc0 .param/l "BRR" 1 4 443, C4<01001>;
P_0x13a80ee00 .param/l "BRRI" 1 4 443, C4<01010>;
P_0x13a80ee40 .param/l "CALL" 1 4 444, C4<01100>;
P_0x13a80ee80 .param/l "DIV" 1 4 446, C4<11101>;
P_0x13a80eec0 .param/l "DIVF" 1 4 445, C4<10111>;
P_0x13a80ef00 .param/l "MOV_LIT" 1 4 445, C4<10010>;
P_0x13a80ef40 .param/l "MOV_MEM" 1 4 444, C4<10000>;
P_0x13a80ef80 .param/l "MOV_REG" 1 4 444, C4<10001>;
P_0x13a80efc0 .param/l "MOV_STR" 1 4 445, C4<10011>;
P_0x13a80f000 .param/l "MUL" 1 4 446, C4<11100>;
P_0x13a80f040 .param/l "MULF" 1 4 445, C4<10110>;
P_0x13a80f080 .param/l "NOT" 1 4 442, C4<00011>;
P_0x13a80f0c0 .param/l "OR" 1 4 442, C4<00001>;
P_0x13a80f100 .param/l "PRIV" 1 4 444, C4<01111>;
P_0x13a80f140 .param/l "RETURN" 1 4 444, C4<01101>;
P_0x13a80f180 .param/l "SHFTL" 1 4 443, C4<00110>;
P_0x13a80f1c0 .param/l "SHFTLI" 1 4 443, C4<00111>;
P_0x13a80f200 .param/l "SHFTR" 1 4 442, C4<00100>;
P_0x13a80f240 .param/l "SHFTRI" 1 4 442, C4<00101>;
P_0x13a80f280 .param/l "SUB" 1 4 446, C4<11010>;
P_0x13a80f2c0 .param/l "SUBF" 1 4 445, C4<10101>;
P_0x13a80f300 .param/l "SUBI" 1 4 446, C4<11011>;
P_0x13a80f340 .param/l "XOR" 1 4 442, C4<00010>;
v0x13a06d260_0 .var "alu_enable", 0 0;
v0x13a06d320_0 .var "branch_taken", 0 0;
v0x13a06d3d0_0 .net "instructionLine", 31 0, v0x13a06ae50_0;  alias, 1 drivers
v0x13a06d4a0_0 .var "literal", 63 0;
v0x13a06d570_0 .var "mem_pc", 0 0;
v0x13a06d640_0 .var "mem_read", 0 0;
v0x13a06d6d0_0 .var "mem_to_reg", 0 0;
v0x13a06d780_0 .var "mem_write", 0 0;
v0x13a06d830_0 .var "opcode", 4 0;
v0x13a06d940_0 .var "rd", 4 0;
v0x13a06d9d0_0 .var "reg_write", 0 0;
v0x13a06da80_0 .var "rs", 4 0;
v0x13a06db30_0 .var "rt", 4 0;
E_0x13a06d210 .event anyedge, v0x13a06ae50_0, v0x13a0674e0_0, v0x13a066e50_0, v0x13a067c40_0;
S_0x13a06dcc0 .scope module, "memory" "memory" 4 90, 4 714 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x13a06de80 .param/l "MEM_SIZE_BYTES" 1 4 725, +C4<00000000000010000000000000000000>;
L_0x13a0761b0 .functor BUFZ 8, L_0x13a076010, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a076400 .functor BUFZ 8, L_0x13a076220, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a076690 .functor BUFZ 8, L_0x13a0764b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a076bf0 .functor BUFZ 8, L_0x13a076910, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a076ec0 .functor BUFZ 8, L_0x13a076ca0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a0771d0 .functor BUFZ 8, L_0x13a076f70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a075f90 .functor BUFZ 8, L_0x13a077240, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a077790 .functor BUFZ 8, L_0x13a077520, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a077ac0 .functor BUFZ 8, L_0x13a077800, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a077150 .functor BUFZ 8, L_0x13a077b30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a078080 .functor BUFZ 8, L_0x13a077a20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a0785a0 .functor BUFZ 8, L_0x13a078390, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13a06e080_0 .net *"_ivl_100", 7 0, L_0x13a077150;  1 drivers
v0x13a06e120_0 .net *"_ivl_103", 7 0, L_0x13a077a20;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x13a06e1c0_0 .net/2u *"_ivl_105", 63 0, L_0x1300782e0;  1 drivers
v0x13a06e250_0 .net *"_ivl_107", 63 0, L_0x13a077e80;  1 drivers
v0x13a06e2e0_0 .net *"_ivl_110", 7 0, L_0x13a078080;  1 drivers
v0x13a06e3b0_0 .net *"_ivl_114", 7 0, L_0x13a078390;  1 drivers
L_0x130078328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x13a06e460_0 .net/2u *"_ivl_116", 63 0, L_0x130078328;  1 drivers
v0x13a06e510_0 .net *"_ivl_118", 63 0, L_0x13a077fc0;  1 drivers
v0x13a06e5c0_0 .net *"_ivl_12", 7 0, L_0x13a076220;  1 drivers
v0x13a06e6d0_0 .net *"_ivl_121", 7 0, L_0x13a0785a0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13a06e780_0 .net/2u *"_ivl_14", 63 0, L_0x130078058;  1 drivers
v0x13a06e830_0 .net *"_ivl_16", 63 0, L_0x13a0762c0;  1 drivers
v0x13a06e8e0_0 .net *"_ivl_19", 7 0, L_0x13a076400;  1 drivers
v0x13a06e990_0 .net *"_ivl_2", 7 0, L_0x13a076010;  1 drivers
v0x13a06ea40_0 .net *"_ivl_22", 7 0, L_0x13a0764b0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13a06eaf0_0 .net/2u *"_ivl_24", 63 0, L_0x1300780a0;  1 drivers
v0x13a06eba0_0 .net *"_ivl_26", 63 0, L_0x13a076550;  1 drivers
v0x13a06ed30_0 .net *"_ivl_29", 7 0, L_0x13a076690;  1 drivers
v0x13a06edc0_0 .net *"_ivl_33", 7 0, L_0x13a076910;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13a06ee70_0 .net/2u *"_ivl_35", 63 0, L_0x1300780e8;  1 drivers
v0x13a06ef20_0 .net *"_ivl_37", 63 0, L_0x13a0769b0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a06efd0_0 .net/2u *"_ivl_4", 63 0, L_0x130078010;  1 drivers
v0x13a06f080_0 .net *"_ivl_40", 7 0, L_0x13a076bf0;  1 drivers
v0x13a06f130_0 .net *"_ivl_43", 7 0, L_0x13a076ca0;  1 drivers
L_0x130078130 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a06f1e0_0 .net/2u *"_ivl_45", 63 0, L_0x130078130;  1 drivers
v0x13a06f290_0 .net *"_ivl_47", 63 0, L_0x13a076d80;  1 drivers
v0x13a06f340_0 .net *"_ivl_50", 7 0, L_0x13a076ec0;  1 drivers
v0x13a06f3f0_0 .net *"_ivl_53", 7 0, L_0x13a076f70;  1 drivers
L_0x130078178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13a06f4a0_0 .net/2u *"_ivl_55", 63 0, L_0x130078178;  1 drivers
v0x13a06f550_0 .net *"_ivl_57", 63 0, L_0x13a077010;  1 drivers
v0x13a06f600_0 .net *"_ivl_6", 63 0, L_0x13a0760b0;  1 drivers
v0x13a06f6b0_0 .net *"_ivl_60", 7 0, L_0x13a0771d0;  1 drivers
v0x13a06f760_0 .net *"_ivl_63", 7 0, L_0x13a077240;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13a06ec50_0 .net/2u *"_ivl_65", 63 0, L_0x1300781c0;  1 drivers
v0x13a06f9f0_0 .net *"_ivl_67", 63 0, L_0x13a0772e0;  1 drivers
v0x13a06fa80_0 .net *"_ivl_70", 7 0, L_0x13a075f90;  1 drivers
v0x13a06fb20_0 .net *"_ivl_73", 7 0, L_0x13a077520;  1 drivers
L_0x130078208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13a06fbd0_0 .net/2u *"_ivl_75", 63 0, L_0x130078208;  1 drivers
v0x13a06fc80_0 .net *"_ivl_77", 63 0, L_0x13a0775c0;  1 drivers
v0x13a06fd30_0 .net *"_ivl_80", 7 0, L_0x13a077790;  1 drivers
v0x13a06fde0_0 .net *"_ivl_83", 7 0, L_0x13a077800;  1 drivers
L_0x130078250 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13a06fe90_0 .net/2u *"_ivl_85", 63 0, L_0x130078250;  1 drivers
v0x13a06ff40_0 .net *"_ivl_87", 63 0, L_0x13a077920;  1 drivers
v0x13a06fff0_0 .net *"_ivl_9", 7 0, L_0x13a0761b0;  1 drivers
v0x13a0700a0_0 .net *"_ivl_90", 7 0, L_0x13a077ac0;  1 drivers
v0x13a070150_0 .net *"_ivl_93", 7 0, L_0x13a077b30;  1 drivers
L_0x130078298 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x13a070200_0 .net/2u *"_ivl_95", 63 0, L_0x130078298;  1 drivers
v0x13a0702b0_0 .net *"_ivl_97", 63 0, L_0x13a077bd0;  1 drivers
v0x13a070360 .array "bytes", 524287 0, 7 0;
v0x13a070400_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a070490_0 .net "data_addr", 63 0, v0x13a0691f0_0;  alias, 1 drivers
v0x13a070550_0 .net "data_rdata", 63 0, L_0x13a0780f0;  alias, 1 drivers
v0x13a0705e0_0 .net "data_wdata", 63 0, v0x13a0697f0_0;  alias, 1 drivers
v0x13a070670_0 .var/i "i", 31 0;
v0x13a070710_0 .net "inst_addr", 63 0, v0x13a06c130_0;  alias, 1 drivers
v0x13a0707f0_0 .net "instruction_out", 31 0, L_0x13a076740;  alias, 1 drivers
v0x13a070890_0 .net "mem_read", 0 0, v0x13a069470_0;  alias, 1 drivers
v0x13a070940_0 .net "mem_write", 0 0, v0x13a069910_0;  alias, 1 drivers
v0x13a0709f0_0 .net "reset", 0 0, v0x13a075e10_0;  alias, 1 drivers
L_0x13a076010 .array/port v0x13a070360, L_0x13a0760b0;
L_0x13a0760b0 .arith/sum 64, v0x13a06c130_0, L_0x130078010;
L_0x13a076220 .array/port v0x13a070360, L_0x13a0762c0;
L_0x13a0762c0 .arith/sum 64, v0x13a06c130_0, L_0x130078058;
L_0x13a0764b0 .array/port v0x13a070360, L_0x13a076550;
L_0x13a076550 .arith/sum 64, v0x13a06c130_0, L_0x1300780a0;
L_0x13a076740 .concat8 [ 8 8 8 8], L_0x13a0761b0, L_0x13a076400, L_0x13a076690, L_0x13a076bf0;
L_0x13a076910 .array/port v0x13a070360, L_0x13a0769b0;
L_0x13a0769b0 .arith/sum 64, v0x13a06c130_0, L_0x1300780e8;
L_0x13a076ca0 .array/port v0x13a070360, L_0x13a076d80;
L_0x13a076d80 .arith/sum 64, v0x13a0691f0_0, L_0x130078130;
L_0x13a076f70 .array/port v0x13a070360, L_0x13a077010;
L_0x13a077010 .arith/sum 64, v0x13a0691f0_0, L_0x130078178;
L_0x13a077240 .array/port v0x13a070360, L_0x13a0772e0;
L_0x13a0772e0 .arith/sum 64, v0x13a0691f0_0, L_0x1300781c0;
L_0x13a077520 .array/port v0x13a070360, L_0x13a0775c0;
L_0x13a0775c0 .arith/sum 64, v0x13a0691f0_0, L_0x130078208;
L_0x13a077800 .array/port v0x13a070360, L_0x13a077920;
L_0x13a077920 .arith/sum 64, v0x13a0691f0_0, L_0x130078250;
L_0x13a077b30 .array/port v0x13a070360, L_0x13a077bd0;
L_0x13a077bd0 .arith/sum 64, v0x13a0691f0_0, L_0x130078298;
L_0x13a077a20 .array/port v0x13a070360, L_0x13a077e80;
L_0x13a077e80 .arith/sum 64, v0x13a0691f0_0, L_0x1300782e0;
LS_0x13a0780f0_0_0 .concat8 [ 8 8 8 8], L_0x13a076ec0, L_0x13a0771d0, L_0x13a075f90, L_0x13a077790;
LS_0x13a0780f0_0_4 .concat8 [ 8 8 8 8], L_0x13a077ac0, L_0x13a077150, L_0x13a078080, L_0x13a0785a0;
L_0x13a0780f0 .concat8 [ 32 32 0 0], LS_0x13a0780f0_0_0, LS_0x13a0780f0_0_4;
L_0x13a078390 .array/port v0x13a070360, L_0x13a077fc0;
L_0x13a077fc0 .arith/sum 64, v0x13a0691f0_0, L_0x130078328;
S_0x13a070b40 .scope module, "reg_file" "registerFile" 4 127, 4 321 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x13a071ef0_31 .array/port v0x13a071ef0, 31;
L_0x13a0793c0 .functor BUFZ 64, v0x13a071ef0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x130078370 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13a070e30_0 .net/2u *"_ivl_0", 4 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a070ef0_0 .net *"_ivl_10", 1 0, L_0x1300783b8;  1 drivers
L_0x130078400 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13a070fa0_0 .net/2u *"_ivl_13", 4 0, L_0x130078400;  1 drivers
v0x13a071060_0 .net *"_ivl_15", 0 0, L_0x13a078a90;  1 drivers
v0x13a071100_0 .net *"_ivl_18", 63 0, L_0x13a078bb0;  1 drivers
v0x13a0711f0_0 .net *"_ivl_2", 0 0, L_0x13a078690;  1 drivers
v0x13a071290_0 .net *"_ivl_20", 6 0, L_0x13a078c50;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a071340_0 .net *"_ivl_23", 1 0, L_0x130078448;  1 drivers
L_0x130078490 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13a0713f0_0 .net/2u *"_ivl_26", 4 0, L_0x130078490;  1 drivers
v0x13a071500_0 .net *"_ivl_28", 0 0, L_0x13a079010;  1 drivers
v0x13a0715a0_0 .net *"_ivl_31", 63 0, L_0x13a079100;  1 drivers
v0x13a071650_0 .net *"_ivl_33", 6 0, L_0x13a0791a0;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a071700_0 .net *"_ivl_36", 1 0, L_0x1300784d8;  1 drivers
v0x13a0717b0_0 .net *"_ivl_5", 63 0, L_0x13a0787b0;  1 drivers
v0x13a071860_0 .net *"_ivl_7", 6 0, L_0x13a078850;  1 drivers
v0x13a071910_0 .net "clk", 0 0, v0x13a075cf0_0;  alias, 1 drivers
v0x13a0719a0_0 .var/i "idx", 31 0;
v0x13a071b30_0 .net "read_addr1", 4 0, v0x13a06da80_0;  alias, 1 drivers
v0x13a071c00_0 .net "read_addr2", 4 0, v0x13a06db30_0;  alias, 1 drivers
v0x13a071c90_0 .net "read_addr3", 4 0, v0x13a06d940_0;  alias, 1 drivers
v0x13a071d20_0 .net "read_data1", 63 0, L_0x13a078970;  alias, 1 drivers
v0x13a071db0_0 .net "read_data2", 63 0, L_0x13a078db0;  alias, 1 drivers
v0x13a071e40_0 .net "read_data3", 63 0, L_0x13a0792e0;  alias, 1 drivers
v0x13a071ef0 .array "registers", 31 0, 63 0;
v0x13a072280_0 .net "reset", 0 0, v0x13a075e10_0;  alias, 1 drivers
v0x13a072350_0 .net "stack_ptr_out", 63 0, L_0x13a0793c0;  alias, 1 drivers
v0x13a0723f0_0 .net "write_addr", 4 0, v0x13a069a70_0;  alias, 1 drivers
v0x13a0724c0_0 .net "write_data", 63 0, v0x13a066290_0;  alias, 1 drivers
v0x13a072560_0 .net "write_enable", 0 0, v0x13a069bd0_0;  alias, 1 drivers
L_0x13a078690 .cmp/eq 5, v0x13a06da80_0, L_0x130078370;
L_0x13a0787b0 .array/port v0x13a071ef0, L_0x13a078850;
L_0x13a078850 .concat [ 5 2 0 0], v0x13a06da80_0, L_0x1300783b8;
L_0x13a078970 .functor MUXZ 64, L_0x13a0787b0, v0x13a071ef0_31, L_0x13a078690, C4<>;
L_0x13a078a90 .cmp/eq 5, v0x13a06db30_0, L_0x130078400;
L_0x13a078bb0 .array/port v0x13a071ef0, L_0x13a078c50;
L_0x13a078c50 .concat [ 5 2 0 0], v0x13a06db30_0, L_0x130078448;
L_0x13a078db0 .functor MUXZ 64, L_0x13a078bb0, v0x13a071ef0_31, L_0x13a078a90, C4<>;
L_0x13a079010 .cmp/eq 5, v0x13a06d940_0, L_0x130078490;
L_0x13a079100 .array/port v0x13a071ef0, L_0x13a0791a0;
L_0x13a0791a0 .concat [ 5 2 0 0], v0x13a06d940_0, L_0x1300784d8;
L_0x13a0792e0 .functor MUXZ 64, L_0x13a079100, v0x13a071ef0_31, L_0x13a079010, C4<>;
S_0x13a072740 .scope module, "return_pc_selector" "aluMemMux" 4 265, 4 745 0, S_0x13a004990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x13a072970_0 .net "aluOut", 63 0, v0x13a068c00_0;  alias, 1 drivers
v0x13a072a60_0 .net "memData", 63 0, L_0x13a0780f0;  alias, 1 drivers
v0x13a072b40_0 .net "mem_pc", 0 0, v0x13a069310_0;  alias, 1 drivers
v0x13a072bd0_0 .var "newPc", 63 0;
E_0x13a072900 .event anyedge, v0x13a069310_0, v0x13a0661d0_0, v0x13a068c00_0;
    .scope S_0x13a06bb50;
T_0 ;
    %wait E_0x13a06bed0;
    %load/vec4 v0x13a06c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x13a06c130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13a06c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13a06c320_0;
    %assign/vec4 v0x13a06c130_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13a06bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13a06bf20_0;
    %assign/vec4 v0x13a06c130_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13a06c130_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x13a06c130_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13a06dcc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a070670_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x13a070670_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x13a070670_0;
    %store/vec4a v0x13a070360, 4, 0;
    %load/vec4 v0x13a070670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a070670_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x13a06dcc0;
T_2 ;
    %wait E_0x13a0669e0;
    %load/vec4 v0x13a070940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13a070490_0;
    %addi 0, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13a070490_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13a070490_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13a070490_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x13a070490_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x13a070490_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x13a070490_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
    %load/vec4 v0x13a0705e0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x13a070490_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a070360, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13a06a9e0;
T_3 ;
    %wait E_0x13a0669e0;
    %load/vec4 v0x13a06ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a06aff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13a06ae50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13a06af00_0;
    %assign/vec4 v0x13a06aff0_0, 0;
    %load/vec4 v0x13a06adb0_0;
    %assign/vec4 v0x13a06ae50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13a06c520;
T_4 ;
    %wait E_0x13a06d210;
    %load/vec4 v0x13a06d3d0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x13a06d830_0, 0, 5;
    %load/vec4 v0x13a06d3d0_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x13a06d940_0, 0, 5;
    %load/vec4 v0x13a06d3d0_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %load/vec4 v0x13a06d3d0_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x13a06db30_0, 0, 5;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x13a06d3d0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a06d4a0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d570_0, 0, 1;
    %load/vec4 v0x13a06d830_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.31;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %jmp T_4.31;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d6d0_0, 0, 1;
    %jmp T_4.31;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d320_0, 0, 1;
    %jmp T_4.31;
T_4.29 ;
    %load/vec4 v0x13a06d4a0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d9d0_0, 0, 1;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a06d260_0, 0, 1;
T_4.33 ;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0x13a06d830_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.40;
T_4.34 ;
    %load/vec4 v0x13a06d940_0;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %jmp T_4.40;
T_4.35 ;
    %load/vec4 v0x13a06d940_0;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %jmp T_4.40;
T_4.36 ;
    %load/vec4 v0x13a06d940_0;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %jmp T_4.40;
T_4.37 ;
    %load/vec4 v0x13a06d940_0;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %jmp T_4.40;
T_4.38 ;
    %load/vec4 v0x13a06d940_0;
    %store/vec4 v0x13a06da80_0, 0, 5;
    %jmp T_4.40;
T_4.40 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13a070b40;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a0719a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x13a0719a0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x13a0719a0_0;
    %store/vec4a v0x13a071ef0, 4, 0;
    %load/vec4 v0x13a0719a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a0719a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13a071ef0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x13a070b40;
T_6 ;
    %wait E_0x13a0669e0;
    %load/vec4 v0x13a072280_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x13a072560_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13a0724c0_0;
    %load/vec4 v0x13a0723f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a071ef0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13a06b110;
T_7 ;
    %wait E_0x13a06b7a0;
    %load/vec4 v0x13a06ba40_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x13a06b990_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x13a06b810_0;
    %store/vec4 v0x13a06b8e0_0, 0, 64;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13a0663a0;
T_8 ;
    %wait E_0x13a0669e0;
    %load/vec4 v0x13a066db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a067b80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a0677d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a0678f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a067a20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a066f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13a067ce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13a067f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13a067590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13a067680_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a068350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a066ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a0671f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a067430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a067e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a067310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a066c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a0670b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13a067ae0_0;
    %assign/vec4 v0x13a067b80_0, 0;
    %load/vec4 v0x13a067740_0;
    %assign/vec4 v0x13a0677d0_0, 0;
    %load/vec4 v0x13a067860_0;
    %assign/vec4 v0x13a0678f0_0, 0;
    %load/vec4 v0x13a067980_0;
    %assign/vec4 v0x13a067a20_0, 0;
    %load/vec4 v0x13a066e50_0;
    %assign/vec4 v0x13a066f00_0, 0;
    %load/vec4 v0x13a067c40_0;
    %assign/vec4 v0x13a067ce0_0, 0;
    %load/vec4 v0x13a067ee0_0;
    %assign/vec4 v0x13a067f80_0, 0;
    %load/vec4 v0x13a068030_0;
    %assign/vec4 v0x13a067590_0, 0;
    %load/vec4 v0x13a0674e0_0;
    %assign/vec4 v0x13a067680_0, 0;
    %load/vec4 v0x13a0682c0_0;
    %assign/vec4 v0x13a068350_0, 0;
    %load/vec4 v0x13a066a30_0;
    %assign/vec4 v0x13a066ae0_0, 0;
    %load/vec4 v0x13a067160_0;
    %assign/vec4 v0x13a0671f0_0, 0;
    %load/vec4 v0x13a0673a0_0;
    %assign/vec4 v0x13a067430_0, 0;
    %load/vec4 v0x13a067da0_0;
    %assign/vec4 v0x13a067e30_0, 0;
    %load/vec4 v0x13a067280_0;
    %assign/vec4 v0x13a067310_0, 0;
    %load/vec4 v0x13a066ba0_0;
    %assign/vec4 v0x13a066c50_0, 0;
    %load/vec4 v0x13a066fa0_0;
    %assign/vec4 v0x13a0670b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13a004b00;
T_9 ;
    %wait E_0x13a005fd0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a0653f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a0656e0_0, 0, 64;
    %load/vec4 v0x13a0658e0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a065060_0, 0, 1;
    %load/vec4 v0x13a0176c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13a065830_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.2 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %add;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.3 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %add;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.4 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %sub;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.5 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %sub;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.6 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %mul;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.7 ;
    %load/vec4 v0x13a0651e0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %div/s;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.35;
T_9.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
T_9.35 ;
    %jmp T_9.33;
T_9.8 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %and;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.9 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %or;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.10 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %xor;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.11 ;
    %load/vec4 v0x13a0650f0_0;
    %inv;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.12 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.13 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.14 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.15 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.16 ;
    %load/vec4 v0x13a0650f0_0;
    %load/vec4 v0x13a0651e0_0;
    %add;
    %store/vec4 v0x13a0653f0_0, 0, 64;
    %jmp T_9.33;
T_9.17 ;
    %load/vec4 v0x13a0650f0_0;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.18 ;
    %load/vec4 v0x13a0650f0_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x13a0651e0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.19 ;
    %load/vec4 v0x13a065290_0;
    %load/vec4 v0x13a065340_0;
    %add;
    %store/vec4 v0x13a0653f0_0, 0, 64;
    %load/vec4 v0x13a0650f0_0;
    %store/vec4 v0x13a0656e0_0, 0, 64;
    %jmp T_9.33;
T_9.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13a065bb0_0, 0, 64;
    %jmp T_9.33;
T_9.24 ;
    %load/vec4 v0x13a065290_0;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.33;
T_9.25 ;
    %load/vec4 v0x13a0658e0_0;
    %load/vec4 v0x13a065290_0;
    %add;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.33;
T_9.26 ;
    %load/vec4 v0x13a0658e0_0;
    %load/vec4 v0x13a0651e0_0;
    %add;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.33;
T_9.27 ;
    %load/vec4 v0x13a0650f0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x13a065290_0;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
T_9.37 ;
    %jmp T_9.33;
T_9.28 ;
    %load/vec4 v0x13a0651e0_0;
    %load/vec4 v0x13a0650f0_0;
    %cmp/s;
    %jmp/0xz  T_9.38, 5;
    %load/vec4 v0x13a065290_0;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
T_9.39 ;
    %jmp T_9.33;
T_9.29 ;
    %load/vec4 v0x13a065290_0;
    %store/vec4 v0x13a064f10_0, 0, 64;
    %load/vec4 v0x13a065c50_0;
    %subi 8, 0, 64;
    %store/vec4 v0x13a0653f0_0, 0, 64;
    %load/vec4 v0x13a0658e0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x13a0656e0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x13a065c50_0;
    %subi 8, 0, 64;
    %store/vec4 v0x13a0653f0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a064fb0_0, 0, 1;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x13a065340_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a065060_0, 0, 1;
T_9.40 ;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13a068750;
T_10 ;
    %wait E_0x13a0669e0;
    %load/vec4 v0x13a068ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a069cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a0691f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a0697f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x13a068c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13a069a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a069030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a069470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a069910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a069bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a0695d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a068d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a069310_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x13a069c60_0;
    %assign/vec4 v0x13a069cf0_0, 0;
    %load/vec4 v0x13a0690c0_0;
    %assign/vec4 v0x13a0691f0_0, 0;
    %load/vec4 v0x13a069660_0;
    %assign/vec4 v0x13a0697f0_0, 0;
    %load/vec4 v0x13a068b30_0;
    %assign/vec4 v0x13a068c00_0, 0;
    %load/vec4 v0x13a0699a0_0;
    %assign/vec4 v0x13a069a70_0, 0;
    %load/vec4 v0x13a068f80_0;
    %assign/vec4 v0x13a069030_0, 0;
    %load/vec4 v0x13a0693a0_0;
    %assign/vec4 v0x13a069470_0, 0;
    %load/vec4 v0x13a069880_0;
    %assign/vec4 v0x13a069910_0, 0;
    %load/vec4 v0x13a069b00_0;
    %assign/vec4 v0x13a069bd0_0, 0;
    %load/vec4 v0x13a069500_0;
    %assign/vec4 v0x13a0695d0_0, 0;
    %load/vec4 v0x13a068ca0_0;
    %assign/vec4 v0x13a068d70_0, 0;
    %load/vec4 v0x13a069280_0;
    %assign/vec4 v0x13a069310_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13a072740;
T_11 ;
    %wait E_0x13a072900;
    %load/vec4 v0x13a072b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x13a072a60_0;
    %store/vec4 v0x13a072bd0_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13a072970_0;
    %store/vec4 v0x13a072bd0_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x13a065ee0;
T_12 ;
    %wait E_0x13a05e0b0;
    %load/vec4 v0x13a066130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x13a0661d0_0;
    %store/vec4 v0x13a066290_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13a066070_0;
    %store/vec4 v0x13a066290_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13a05e1a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a075cf0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x13a05e1a0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x13a075cf0_0;
    %inv;
    %store/vec4 v0x13a075cf0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13a05e1a0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a075e10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a075e10_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x13a05e1a0;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x13a05e1a0;
T_17 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13a05e1a0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
