Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 04b1ac93e0694a219f933bdfbae4cd38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sw_test_db_behav xil_defaultlib.sw_test_db xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'sw_i' [C:/Users/8183666/Desktop/lab-1/db/sw_test_db.v:27]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'led_0' [C:/Users/8183666/Desktop/lab-1/db/sw_test_db.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sw_test
Compiling module xil_defaultlib.sw_test_db
Compiling module xil_defaultlib.glbl
Built simulation snapshot sw_test_db_behav
