// Seed: 1463866597
module module_0 #(
    parameter id_15 = 32'd97,
    parameter id_4  = 32'd49
) (
    input wor id_0,
    output supply0 id_1
    , id_25,
    input tri0 id_2,
    output uwire id_3,
    output wand _id_4,
    input wire id_5,
    output wire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11[-1 : id_15],
    output tri0 id_12,
    output uwire id_13,
    output tri id_14,
    output supply1 _id_15,
    output wire id_16,
    output supply0 id_17[-1 'b0 : id_4],
    input supply1 id_18,
    output tri0 id_19,
    input wor id_20,
    input supply0 id_21#(
        .id_26(1),
        .id_27(1),
        .id_28(1 < -1),
        .id_29(1),
        .id_30(""),
        .id_31(-1),
        .id_32(1),
        .id_33(1),
        .id_34(1 == 1),
        .id_35(-1'b0)
    ),
    output tri id_22,
    output tri id_23
);
endmodule
module module_1 #(
    parameter id_1  = 32'd0,
    parameter id_16 = 32'd81,
    parameter id_19 = 32'd47,
    parameter id_2  = 32'd38,
    parameter id_20 = 32'd59
) (
    output tri0 id_0,
    input supply0 _id_1,
    output tri0 _id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5[id_19 : ~  -1],
    input wor id_6[-1 'b0 : id_16  &  id_19],
    input tri id_7,
    input wand id_8[id_2 : 1],
    input supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wire id_14,
    input tri1 id_15,
    output tri0 _id_16,
    input wand id_17[id_1  -  id_20 : -1],
    input supply1 id_18,
    output supply1 _id_19,
    input supply1 _id_20
);
  assign id_10 = 1;
  assign id_16 = id_8 - -1 ? id_20 : id_15;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_3,
      id_5,
      id_16,
      id_15,
      id_0,
      id_9,
      id_10,
      id_7,
      id_9,
      id_12,
      id_11,
      id_0,
      id_10,
      id_16,
      id_11,
      id_11,
      id_6,
      id_4,
      id_15,
      id_7,
      id_4,
      id_13
  );
  assign modCall_1.id_21 = 0;
  logic id_22;
endmodule
