{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575973985630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575973985637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:33:05 2019 " "Processing started: Tue Dec 10 10:33:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575973985637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575973985637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_MultiCycle -c MIPS_MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575973985637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575973986508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575973986508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003864 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003883 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003892 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003892 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DisplayUnit.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DisplayUnit.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1575974003897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file displayunit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_MultiCycle-Struct " "Found design unit 1: MIPS_MultiCycle-Struct" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003903 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MultiCycle " "Found entity 1: MIPS_MultiCycle" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-shell " "Found design unit 1: MIPS_System-shell" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003910 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003917 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1575974003922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mips_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003923 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1575974003930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 0 0 " "Found 0 design units, including 0 entities, in source file divfreq.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003939 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCUpdate-Behavioral " "Found design unit 1: PCUpdate-Behavioral" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003958 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41_N-Behavioral " "Found design unit 1: Mux41_N-Behavioral" {  } { { "Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41_N " "Found entity 1: Mux41_N" {  } { { "Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003978 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstSplitter-Behavioral " "Found design unit 1: InstSplitter-Behavioral" {  } { { "InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003996 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstSplitter " "Found entity 1: InstSplitter" {  } { { "InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974003996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974003996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21_N-Behavioral " "Found design unit 1: Mux21_N-Behavioral" {  } { { "Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21_N " "Found entity 1: Mux21_N" {  } { { "Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004030 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-behavioral " "Found design unit 1: alu32-behavioral" {  } { { "alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004046 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004053 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575974004053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575974004216 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_System.vhd(18) " "VHDL Signal Declaration warning at MIPS_System.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575974004218 "|MIPS_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_System.vhd(19) " "VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575974004219 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_MultiCycle MIPS_MultiCycle:cpu A:struct " "Elaborating entity \"MIPS_MultiCycle\" using architecture \"A:struct\" for hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "MIPS_System.vhd" "cpu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate MIPS_MultiCycle:cpu\|PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|PCupdate:pcupd\"" {  } { { "MIPS_MultiCycle.vhd" "pcupd" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m1 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m1\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m1" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register_N MIPS_MultiCycle:cpu\|Register_N:instReg A:behavioral " "Elaborating entity \"Register_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Register_N:instReg\"" {  } { { "MIPS_MultiCycle.vhd" "instReg" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstSplitter MIPS_MultiCycle:cpu\|InstSplitter:spliter A:behavioral " "Elaborating entity \"InstSplitter\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|InstSplitter:spliter\"" {  } { { "MIPS_MultiCycle.vhd" "spliter" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m2 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m2\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile MIPS_MultiCycle:cpu\|RegFile:regfile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\"" {  } { { "MIPS_MultiCycle.vhd" "regfile" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux41_N MIPS_MultiCycle:cpu\|Mux41_N:mux_m5 A:behavioral " "Elaborating entity \"Mux41_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux41_N:mux_m5\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m5" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu32 MIPS_MultiCycle:cpu\|alu32:alu A:behavioral " "Elaborating entity \"alu32\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|alu32:alu\"" {  } { { "MIPS_MultiCycle.vhd" "alu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl\"" {  } { { "MIPS_MultiCycle.vhd" "alucntl" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LeftShifter2 MIPS_MultiCycle:cpu\|LeftShifter2:ls2 A:behavioral " "Elaborating entity \"LeftShifter2\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|LeftShifter2:ls2\"" {  } { { "MIPS_MultiCycle.vhd" "ls2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 184 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend MIPS_MultiCycle:cpu\|SignExtend:signext A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|SignExtend:signext\"" {  } { { "MIPS_MultiCycle.vhd" "signext" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit MIPS_MultiCycle:cpu\|ControlUnit:control A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ControlUnit:control\"" {  } { { "MIPS_MultiCycle.vhd" "control" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 194 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM RAM:mem A:behavioral " "Elaborating entity \"RAM\" using architecture \"A:behavioral\" for hierarchy \"RAM:mem\"" {  } { { "MIPS_System.vhd" "mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004366 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAM.vhd(19) " "VHDL warning at RAM.vhd(19): constant value overflow" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 19 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1575974004367 "|MIPS_System|RAM:mem"}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "0 1 to 2147483647 RAM.vhd(19) " "VHDL error at RAM.vhd(19): value \"0\" is outside the target constraint range (1 to 2147483647)" {  } { { "RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 19 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "Analysis & Synthesis" 0 -1 1575974004367 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RAM:mem " "Can't elaborate user hierarchy \"RAM:mem\"" {  } { { "MIPS_System.vhd" "mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 48 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575974004367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575974004697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 10:33:24 2019 " "Processing ended: Tue Dec 10 10:33:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575974004697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575974004697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575974004697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974004697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575974005358 ""}
