// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_94 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_378_p2;
reg   [0:0] icmp_ln86_reg_1366;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_129_fu_384_p2;
reg   [0:0] icmp_ln86_129_reg_1377;
wire   [0:0] icmp_ln86_130_fu_390_p2;
reg   [0:0] icmp_ln86_130_reg_1382;
reg   [0:0] icmp_ln86_130_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_130_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_131_fu_396_p2;
reg   [0:0] icmp_ln86_131_reg_1388;
wire   [0:0] icmp_ln86_132_fu_402_p2;
reg   [0:0] icmp_ln86_132_reg_1394;
reg   [0:0] icmp_ln86_132_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_133_fu_408_p2;
reg   [0:0] icmp_ln86_133_reg_1400;
reg   [0:0] icmp_ln86_133_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_133_reg_1400_pp0_iter2_reg;
reg   [0:0] icmp_ln86_133_reg_1400_pp0_iter3_reg;
wire   [0:0] icmp_ln86_134_fu_414_p2;
reg   [0:0] icmp_ln86_134_reg_1406;
reg   [0:0] icmp_ln86_134_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_134_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_134_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_135_fu_420_p2;
reg   [0:0] icmp_ln86_135_reg_1412;
wire   [0:0] icmp_ln86_136_fu_426_p2;
reg   [0:0] icmp_ln86_136_reg_1418;
reg   [0:0] icmp_ln86_136_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_137_fu_432_p2;
reg   [0:0] icmp_ln86_137_reg_1424;
reg   [0:0] icmp_ln86_137_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_137_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_138_fu_438_p2;
reg   [0:0] icmp_ln86_138_reg_1430;
reg   [0:0] icmp_ln86_138_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_138_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_138_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_139_fu_444_p2;
reg   [0:0] icmp_ln86_139_reg_1436;
reg   [0:0] icmp_ln86_139_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_139_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_139_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_140_fu_450_p2;
reg   [0:0] icmp_ln86_140_reg_1442;
reg   [0:0] icmp_ln86_140_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_140_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_140_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_140_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_141_fu_456_p2;
reg   [0:0] icmp_ln86_141_reg_1448;
reg   [0:0] icmp_ln86_141_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_141_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_141_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_141_reg_1448_pp0_iter4_reg;
reg   [0:0] icmp_ln86_141_reg_1448_pp0_iter5_reg;
wire   [0:0] icmp_ln86_142_fu_462_p2;
reg   [0:0] icmp_ln86_142_reg_1454;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter5_reg;
reg   [0:0] icmp_ln86_142_reg_1454_pp0_iter6_reg;
wire   [0:0] icmp_ln86_143_fu_468_p2;
reg   [0:0] icmp_ln86_143_reg_1460;
reg   [0:0] icmp_ln86_143_reg_1460_pp0_iter1_reg;
wire   [0:0] icmp_ln86_144_fu_474_p2;
reg   [0:0] icmp_ln86_144_reg_1465;
wire   [0:0] icmp_ln86_145_fu_480_p2;
reg   [0:0] icmp_ln86_145_reg_1470;
reg   [0:0] icmp_ln86_145_reg_1470_pp0_iter1_reg;
wire   [0:0] icmp_ln86_146_fu_486_p2;
reg   [0:0] icmp_ln86_146_reg_1475;
reg   [0:0] icmp_ln86_146_reg_1475_pp0_iter1_reg;
wire   [0:0] icmp_ln86_147_fu_492_p2;
reg   [0:0] icmp_ln86_147_reg_1480;
reg   [0:0] icmp_ln86_147_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_147_reg_1480_pp0_iter2_reg;
wire   [0:0] icmp_ln86_148_fu_498_p2;
reg   [0:0] icmp_ln86_148_reg_1485;
reg   [0:0] icmp_ln86_148_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_148_reg_1485_pp0_iter2_reg;
wire   [0:0] icmp_ln86_149_fu_504_p2;
reg   [0:0] icmp_ln86_149_reg_1490;
reg   [0:0] icmp_ln86_149_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_149_reg_1490_pp0_iter2_reg;
wire   [0:0] icmp_ln86_150_fu_510_p2;
reg   [0:0] icmp_ln86_150_reg_1495;
reg   [0:0] icmp_ln86_150_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_150_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_150_reg_1495_pp0_iter3_reg;
wire   [0:0] icmp_ln86_151_fu_516_p2;
reg   [0:0] icmp_ln86_151_reg_1500;
reg   [0:0] icmp_ln86_151_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_151_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_151_reg_1500_pp0_iter3_reg;
wire   [0:0] icmp_ln86_152_fu_522_p2;
reg   [0:0] icmp_ln86_152_reg_1505;
reg   [0:0] icmp_ln86_152_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_152_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_152_reg_1505_pp0_iter3_reg;
wire   [0:0] icmp_ln86_153_fu_528_p2;
reg   [0:0] icmp_ln86_153_reg_1510;
reg   [0:0] icmp_ln86_153_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_153_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_153_reg_1510_pp0_iter3_reg;
reg   [0:0] icmp_ln86_153_reg_1510_pp0_iter4_reg;
wire   [0:0] icmp_ln86_154_fu_534_p2;
reg   [0:0] icmp_ln86_154_reg_1515;
reg   [0:0] icmp_ln86_154_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_154_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_154_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_154_reg_1515_pp0_iter4_reg;
wire   [0:0] icmp_ln86_155_fu_540_p2;
reg   [0:0] icmp_ln86_155_reg_1520;
reg   [0:0] icmp_ln86_155_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_155_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_155_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_155_reg_1520_pp0_iter4_reg;
wire   [0:0] icmp_ln86_156_fu_546_p2;
reg   [0:0] icmp_ln86_156_reg_1525;
reg   [0:0] icmp_ln86_156_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_156_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_156_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_156_reg_1525_pp0_iter4_reg;
reg   [0:0] icmp_ln86_156_reg_1525_pp0_iter5_reg;
wire   [0:0] icmp_ln86_157_fu_552_p2;
reg   [0:0] icmp_ln86_157_reg_1530;
reg   [0:0] icmp_ln86_157_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_157_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_157_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_157_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln86_157_reg_1530_pp0_iter5_reg;
wire   [0:0] icmp_ln86_158_fu_558_p2;
reg   [0:0] icmp_ln86_158_reg_1535;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter4_reg;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter5_reg;
reg   [0:0] icmp_ln86_158_reg_1535_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_564_p2;
reg   [0:0] and_ln102_reg_1540;
reg   [0:0] and_ln102_reg_1540_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1540_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_575_p2;
reg   [0:0] and_ln104_reg_1550;
wire   [0:0] and_ln102_158_fu_580_p2;
reg   [0:0] and_ln102_158_reg_1556;
wire   [0:0] and_ln104_27_fu_589_p2;
reg   [0:0] and_ln104_27_reg_1563;
wire   [0:0] and_ln102_162_fu_594_p2;
reg   [0:0] and_ln102_162_reg_1568;
wire   [0:0] and_ln102_163_fu_604_p2;
reg   [0:0] and_ln102_163_reg_1574;
wire   [0:0] or_ln117_fu_620_p2;
reg   [0:0] or_ln117_reg_1580;
wire   [0:0] xor_ln104_fu_626_p2;
reg   [0:0] xor_ln104_reg_1585;
wire   [0:0] and_ln102_159_fu_631_p2;
reg   [0:0] and_ln102_159_reg_1591;
wire   [0:0] and_ln104_28_fu_640_p2;
reg   [0:0] and_ln104_28_reg_1597;
reg   [0:0] and_ln104_28_reg_1597_pp0_iter3_reg;
wire   [0:0] and_ln102_164_fu_650_p2;
reg   [0:0] and_ln102_164_reg_1603;
wire   [3:0] select_ln117_131_fu_751_p3;
reg   [3:0] select_ln117_131_reg_1608;
wire   [0:0] or_ln117_127_fu_758_p2;
reg   [0:0] or_ln117_127_reg_1613;
wire   [0:0] and_ln102_157_fu_763_p2;
reg   [0:0] and_ln102_157_reg_1619;
wire   [0:0] and_ln104_26_fu_772_p2;
reg   [0:0] and_ln104_26_reg_1625;
wire   [0:0] and_ln102_160_fu_777_p2;
reg   [0:0] and_ln102_160_reg_1631;
wire   [0:0] and_ln102_166_fu_791_p2;
reg   [0:0] and_ln102_166_reg_1637;
wire   [0:0] or_ln117_131_fu_865_p2;
reg   [0:0] or_ln117_131_reg_1643;
wire   [3:0] select_ln117_137_fu_879_p3;
reg   [3:0] select_ln117_137_reg_1648;
wire   [0:0] and_ln104_29_fu_892_p2;
reg   [0:0] and_ln104_29_reg_1653;
wire   [0:0] and_ln102_161_fu_897_p2;
reg   [0:0] and_ln102_161_reg_1658;
reg   [0:0] and_ln102_161_reg_1658_pp0_iter5_reg;
wire   [0:0] and_ln104_30_fu_906_p2;
reg   [0:0] and_ln104_30_reg_1665;
reg   [0:0] and_ln104_30_reg_1665_pp0_iter5_reg;
reg   [0:0] and_ln104_30_reg_1665_pp0_iter6_reg;
wire   [0:0] and_ln102_167_fu_921_p2;
reg   [0:0] and_ln102_167_reg_1671;
wire   [0:0] or_ln117_136_fu_1004_p2;
reg   [0:0] or_ln117_136_reg_1676;
wire   [4:0] select_ln117_143_fu_1016_p3;
reg   [4:0] select_ln117_143_reg_1681;
wire   [0:0] or_ln117_138_fu_1024_p2;
reg   [0:0] or_ln117_138_reg_1686;
wire   [0:0] or_ln117_140_fu_1030_p2;
reg   [0:0] or_ln117_140_reg_1692;
reg   [0:0] or_ln117_140_reg_1692_pp0_iter5_reg;
wire   [0:0] or_ln117_142_fu_1106_p2;
reg   [0:0] or_ln117_142_reg_1700;
wire   [4:0] select_ln117_149_fu_1119_p3;
reg   [4:0] select_ln117_149_reg_1705;
wire   [0:0] or_ln117_146_fu_1181_p2;
reg   [0:0] or_ln117_146_reg_1710;
wire   [4:0] select_ln117_153_fu_1195_p3;
reg   [4:0] select_ln117_153_reg_1715;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_62_fu_570_p2;
wire   [0:0] xor_ln104_64_fu_584_p2;
wire   [0:0] xor_ln104_68_fu_599_p2;
wire   [0:0] and_ln102_171_fu_609_p2;
wire   [0:0] and_ln102_172_fu_614_p2;
wire   [0:0] xor_ln104_65_fu_635_p2;
wire   [0:0] xor_ln104_69_fu_645_p2;
wire   [0:0] and_ln102_174_fu_663_p2;
wire   [0:0] and_ln102_170_fu_655_p2;
wire   [0:0] xor_ln117_fu_673_p2;
wire   [1:0] zext_ln117_fu_679_p1;
wire   [1:0] select_ln117_fu_683_p3;
wire   [1:0] select_ln117_126_fu_690_p3;
wire   [0:0] and_ln102_173_fu_659_p2;
wire   [2:0] zext_ln117_16_fu_697_p1;
wire   [0:0] or_ln117_123_fu_701_p2;
wire   [2:0] select_ln117_127_fu_706_p3;
wire   [0:0] or_ln117_124_fu_713_p2;
wire   [0:0] and_ln102_175_fu_668_p2;
wire   [2:0] select_ln117_128_fu_717_p3;
wire   [0:0] or_ln117_125_fu_725_p2;
wire   [2:0] select_ln117_129_fu_731_p3;
wire   [2:0] select_ln117_130_fu_739_p3;
wire   [3:0] zext_ln117_17_fu_747_p1;
wire   [0:0] xor_ln104_63_fu_767_p2;
wire   [0:0] xor_ln104_70_fu_782_p2;
wire   [0:0] and_ln102_177_fu_800_p2;
wire   [0:0] and_ln102_165_fu_787_p2;
wire   [0:0] and_ln102_176_fu_796_p2;
wire   [0:0] or_ln117_126_fu_815_p2;
wire   [0:0] and_ln102_178_fu_805_p2;
wire   [3:0] select_ln117_132_fu_820_p3;
wire   [0:0] or_ln117_128_fu_827_p2;
wire   [3:0] select_ln117_133_fu_832_p3;
wire   [0:0] or_ln117_129_fu_839_p2;
wire   [0:0] and_ln102_179_fu_810_p2;
wire   [3:0] select_ln117_134_fu_843_p3;
wire   [0:0] or_ln117_130_fu_851_p2;
wire   [3:0] select_ln117_135_fu_857_p3;
wire   [3:0] select_ln117_136_fu_871_p3;
wire   [0:0] xor_ln104_66_fu_887_p2;
wire   [0:0] xor_ln104_67_fu_901_p2;
wire   [0:0] xor_ln104_71_fu_911_p2;
wire   [0:0] and_ln102_180_fu_926_p2;
wire   [0:0] xor_ln104_72_fu_916_p2;
wire   [0:0] and_ln102_183_fu_940_p2;
wire   [0:0] and_ln102_181_fu_931_p2;
wire   [0:0] or_ln117_132_fu_950_p2;
wire   [3:0] select_ln117_138_fu_955_p3;
wire   [0:0] and_ln102_182_fu_936_p2;
wire   [4:0] zext_ln117_18_fu_962_p1;
wire   [0:0] or_ln117_133_fu_966_p2;
wire   [4:0] select_ln117_139_fu_971_p3;
wire   [0:0] or_ln117_134_fu_978_p2;
wire   [0:0] and_ln102_184_fu_945_p2;
wire   [4:0] select_ln117_140_fu_982_p3;
wire   [0:0] or_ln117_135_fu_990_p2;
wire   [4:0] select_ln117_141_fu_996_p3;
wire   [4:0] select_ln117_142_fu_1008_p3;
wire   [0:0] xor_ln104_73_fu_1034_p2;
wire   [0:0] and_ln102_186_fu_1047_p2;
wire   [0:0] and_ln102_168_fu_1039_p2;
wire   [0:0] and_ln102_185_fu_1043_p2;
wire   [0:0] or_ln117_137_fu_1062_p2;
wire   [0:0] and_ln102_187_fu_1052_p2;
wire   [4:0] select_ln117_144_fu_1067_p3;
wire   [0:0] or_ln117_139_fu_1074_p2;
wire   [4:0] select_ln117_145_fu_1079_p3;
wire   [0:0] and_ln102_188_fu_1057_p2;
wire   [4:0] select_ln117_146_fu_1086_p3;
wire   [0:0] or_ln117_141_fu_1094_p2;
wire   [4:0] select_ln117_147_fu_1099_p3;
wire   [4:0] select_ln117_148_fu_1111_p3;
wire   [0:0] xor_ln104_74_fu_1127_p2;
wire   [0:0] and_ln102_189_fu_1136_p2;
wire   [0:0] and_ln102_169_fu_1132_p2;
wire   [0:0] and_ln102_190_fu_1141_p2;
wire   [0:0] or_ln117_143_fu_1151_p2;
wire   [0:0] or_ln117_144_fu_1156_p2;
wire   [0:0] and_ln102_191_fu_1146_p2;
wire   [4:0] select_ln117_150_fu_1160_p3;
wire   [0:0] or_ln117_145_fu_1167_p2;
wire   [4:0] select_ln117_151_fu_1173_p3;
wire   [4:0] select_ln117_152_fu_1187_p3;
wire   [0:0] xor_ln104_75_fu_1203_p2;
wire   [0:0] and_ln102_192_fu_1208_p2;
wire   [0:0] and_ln102_193_fu_1213_p2;
wire   [0:0] or_ln117_147_fu_1218_p2;
wire   [10:0] agg_result_fu_1230_p65;
wire   [4:0] agg_result_fu_1230_p66;
wire   [10:0] agg_result_fu_1230_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1230_p1;
wire   [4:0] agg_result_fu_1230_p3;
wire   [4:0] agg_result_fu_1230_p5;
wire   [4:0] agg_result_fu_1230_p7;
wire   [4:0] agg_result_fu_1230_p9;
wire   [4:0] agg_result_fu_1230_p11;
wire   [4:0] agg_result_fu_1230_p13;
wire   [4:0] agg_result_fu_1230_p15;
wire   [4:0] agg_result_fu_1230_p17;
wire   [4:0] agg_result_fu_1230_p19;
wire   [4:0] agg_result_fu_1230_p21;
wire   [4:0] agg_result_fu_1230_p23;
wire   [4:0] agg_result_fu_1230_p25;
wire   [4:0] agg_result_fu_1230_p27;
wire   [4:0] agg_result_fu_1230_p29;
wire   [4:0] agg_result_fu_1230_p31;
wire  signed [4:0] agg_result_fu_1230_p33;
wire  signed [4:0] agg_result_fu_1230_p35;
wire  signed [4:0] agg_result_fu_1230_p37;
wire  signed [4:0] agg_result_fu_1230_p39;
wire  signed [4:0] agg_result_fu_1230_p41;
wire  signed [4:0] agg_result_fu_1230_p43;
wire  signed [4:0] agg_result_fu_1230_p45;
wire  signed [4:0] agg_result_fu_1230_p47;
wire  signed [4:0] agg_result_fu_1230_p49;
wire  signed [4:0] agg_result_fu_1230_p51;
wire  signed [4:0] agg_result_fu_1230_p53;
wire  signed [4:0] agg_result_fu_1230_p55;
wire  signed [4:0] agg_result_fu_1230_p57;
wire  signed [4:0] agg_result_fu_1230_p59;
wire  signed [4:0] agg_result_fu_1230_p61;
wire  signed [4:0] agg_result_fu_1230_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x0_U394(
    .din0(11'd59),
    .din1(11'd1671),
    .din2(11'd1798),
    .din3(11'd1605),
    .din4(11'd383),
    .din5(11'd25),
    .din6(11'd1967),
    .din7(11'd1658),
    .din8(11'd1347),
    .din9(11'd110),
    .din10(11'd503),
    .din11(11'd323),
    .din12(11'd388),
    .din13(11'd1959),
    .din14(11'd1928),
    .din15(11'd1490),
    .din16(11'd1505),
    .din17(11'd733),
    .din18(11'd520),
    .din19(11'd1650),
    .din20(11'd1852),
    .din21(11'd527),
    .din22(11'd1645),
    .din23(11'd73),
    .din24(11'd1735),
    .din25(11'd632),
    .din26(11'd250),
    .din27(11'd1531),
    .din28(11'd661),
    .din29(11'd1703),
    .din30(11'd1530),
    .din31(11'd1607),
    .def(agg_result_fu_1230_p65),
    .sel(agg_result_fu_1230_p66),
    .dout(agg_result_fu_1230_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_157_reg_1619 <= and_ln102_157_fu_763_p2;
        and_ln102_158_reg_1556 <= and_ln102_158_fu_580_p2;
        and_ln102_159_reg_1591 <= and_ln102_159_fu_631_p2;
        and_ln102_160_reg_1631 <= and_ln102_160_fu_777_p2;
        and_ln102_161_reg_1658 <= and_ln102_161_fu_897_p2;
        and_ln102_161_reg_1658_pp0_iter5_reg <= and_ln102_161_reg_1658;
        and_ln102_162_reg_1568 <= and_ln102_162_fu_594_p2;
        and_ln102_163_reg_1574 <= and_ln102_163_fu_604_p2;
        and_ln102_164_reg_1603 <= and_ln102_164_fu_650_p2;
        and_ln102_166_reg_1637 <= and_ln102_166_fu_791_p2;
        and_ln102_167_reg_1671 <= and_ln102_167_fu_921_p2;
        and_ln102_reg_1540 <= and_ln102_fu_564_p2;
        and_ln102_reg_1540_pp0_iter1_reg <= and_ln102_reg_1540;
        and_ln102_reg_1540_pp0_iter2_reg <= and_ln102_reg_1540_pp0_iter1_reg;
        and_ln104_26_reg_1625 <= and_ln104_26_fu_772_p2;
        and_ln104_27_reg_1563 <= and_ln104_27_fu_589_p2;
        and_ln104_28_reg_1597 <= and_ln104_28_fu_640_p2;
        and_ln104_28_reg_1597_pp0_iter3_reg <= and_ln104_28_reg_1597;
        and_ln104_29_reg_1653 <= and_ln104_29_fu_892_p2;
        and_ln104_30_reg_1665 <= and_ln104_30_fu_906_p2;
        and_ln104_30_reg_1665_pp0_iter5_reg <= and_ln104_30_reg_1665;
        and_ln104_30_reg_1665_pp0_iter6_reg <= and_ln104_30_reg_1665_pp0_iter5_reg;
        and_ln104_reg_1550 <= and_ln104_fu_575_p2;
        icmp_ln86_129_reg_1377 <= icmp_ln86_129_fu_384_p2;
        icmp_ln86_130_reg_1382 <= icmp_ln86_130_fu_390_p2;
        icmp_ln86_130_reg_1382_pp0_iter1_reg <= icmp_ln86_130_reg_1382;
        icmp_ln86_130_reg_1382_pp0_iter2_reg <= icmp_ln86_130_reg_1382_pp0_iter1_reg;
        icmp_ln86_131_reg_1388 <= icmp_ln86_131_fu_396_p2;
        icmp_ln86_132_reg_1394 <= icmp_ln86_132_fu_402_p2;
        icmp_ln86_132_reg_1394_pp0_iter1_reg <= icmp_ln86_132_reg_1394;
        icmp_ln86_133_reg_1400 <= icmp_ln86_133_fu_408_p2;
        icmp_ln86_133_reg_1400_pp0_iter1_reg <= icmp_ln86_133_reg_1400;
        icmp_ln86_133_reg_1400_pp0_iter2_reg <= icmp_ln86_133_reg_1400_pp0_iter1_reg;
        icmp_ln86_133_reg_1400_pp0_iter3_reg <= icmp_ln86_133_reg_1400_pp0_iter2_reg;
        icmp_ln86_134_reg_1406 <= icmp_ln86_134_fu_414_p2;
        icmp_ln86_134_reg_1406_pp0_iter1_reg <= icmp_ln86_134_reg_1406;
        icmp_ln86_134_reg_1406_pp0_iter2_reg <= icmp_ln86_134_reg_1406_pp0_iter1_reg;
        icmp_ln86_134_reg_1406_pp0_iter3_reg <= icmp_ln86_134_reg_1406_pp0_iter2_reg;
        icmp_ln86_135_reg_1412 <= icmp_ln86_135_fu_420_p2;
        icmp_ln86_136_reg_1418 <= icmp_ln86_136_fu_426_p2;
        icmp_ln86_136_reg_1418_pp0_iter1_reg <= icmp_ln86_136_reg_1418;
        icmp_ln86_137_reg_1424 <= icmp_ln86_137_fu_432_p2;
        icmp_ln86_137_reg_1424_pp0_iter1_reg <= icmp_ln86_137_reg_1424;
        icmp_ln86_137_reg_1424_pp0_iter2_reg <= icmp_ln86_137_reg_1424_pp0_iter1_reg;
        icmp_ln86_138_reg_1430 <= icmp_ln86_138_fu_438_p2;
        icmp_ln86_138_reg_1430_pp0_iter1_reg <= icmp_ln86_138_reg_1430;
        icmp_ln86_138_reg_1430_pp0_iter2_reg <= icmp_ln86_138_reg_1430_pp0_iter1_reg;
        icmp_ln86_138_reg_1430_pp0_iter3_reg <= icmp_ln86_138_reg_1430_pp0_iter2_reg;
        icmp_ln86_139_reg_1436 <= icmp_ln86_139_fu_444_p2;
        icmp_ln86_139_reg_1436_pp0_iter1_reg <= icmp_ln86_139_reg_1436;
        icmp_ln86_139_reg_1436_pp0_iter2_reg <= icmp_ln86_139_reg_1436_pp0_iter1_reg;
        icmp_ln86_139_reg_1436_pp0_iter3_reg <= icmp_ln86_139_reg_1436_pp0_iter2_reg;
        icmp_ln86_140_reg_1442 <= icmp_ln86_140_fu_450_p2;
        icmp_ln86_140_reg_1442_pp0_iter1_reg <= icmp_ln86_140_reg_1442;
        icmp_ln86_140_reg_1442_pp0_iter2_reg <= icmp_ln86_140_reg_1442_pp0_iter1_reg;
        icmp_ln86_140_reg_1442_pp0_iter3_reg <= icmp_ln86_140_reg_1442_pp0_iter2_reg;
        icmp_ln86_140_reg_1442_pp0_iter4_reg <= icmp_ln86_140_reg_1442_pp0_iter3_reg;
        icmp_ln86_141_reg_1448 <= icmp_ln86_141_fu_456_p2;
        icmp_ln86_141_reg_1448_pp0_iter1_reg <= icmp_ln86_141_reg_1448;
        icmp_ln86_141_reg_1448_pp0_iter2_reg <= icmp_ln86_141_reg_1448_pp0_iter1_reg;
        icmp_ln86_141_reg_1448_pp0_iter3_reg <= icmp_ln86_141_reg_1448_pp0_iter2_reg;
        icmp_ln86_141_reg_1448_pp0_iter4_reg <= icmp_ln86_141_reg_1448_pp0_iter3_reg;
        icmp_ln86_141_reg_1448_pp0_iter5_reg <= icmp_ln86_141_reg_1448_pp0_iter4_reg;
        icmp_ln86_142_reg_1454 <= icmp_ln86_142_fu_462_p2;
        icmp_ln86_142_reg_1454_pp0_iter1_reg <= icmp_ln86_142_reg_1454;
        icmp_ln86_142_reg_1454_pp0_iter2_reg <= icmp_ln86_142_reg_1454_pp0_iter1_reg;
        icmp_ln86_142_reg_1454_pp0_iter3_reg <= icmp_ln86_142_reg_1454_pp0_iter2_reg;
        icmp_ln86_142_reg_1454_pp0_iter4_reg <= icmp_ln86_142_reg_1454_pp0_iter3_reg;
        icmp_ln86_142_reg_1454_pp0_iter5_reg <= icmp_ln86_142_reg_1454_pp0_iter4_reg;
        icmp_ln86_142_reg_1454_pp0_iter6_reg <= icmp_ln86_142_reg_1454_pp0_iter5_reg;
        icmp_ln86_143_reg_1460 <= icmp_ln86_143_fu_468_p2;
        icmp_ln86_143_reg_1460_pp0_iter1_reg <= icmp_ln86_143_reg_1460;
        icmp_ln86_144_reg_1465 <= icmp_ln86_144_fu_474_p2;
        icmp_ln86_145_reg_1470 <= icmp_ln86_145_fu_480_p2;
        icmp_ln86_145_reg_1470_pp0_iter1_reg <= icmp_ln86_145_reg_1470;
        icmp_ln86_146_reg_1475 <= icmp_ln86_146_fu_486_p2;
        icmp_ln86_146_reg_1475_pp0_iter1_reg <= icmp_ln86_146_reg_1475;
        icmp_ln86_147_reg_1480 <= icmp_ln86_147_fu_492_p2;
        icmp_ln86_147_reg_1480_pp0_iter1_reg <= icmp_ln86_147_reg_1480;
        icmp_ln86_147_reg_1480_pp0_iter2_reg <= icmp_ln86_147_reg_1480_pp0_iter1_reg;
        icmp_ln86_148_reg_1485 <= icmp_ln86_148_fu_498_p2;
        icmp_ln86_148_reg_1485_pp0_iter1_reg <= icmp_ln86_148_reg_1485;
        icmp_ln86_148_reg_1485_pp0_iter2_reg <= icmp_ln86_148_reg_1485_pp0_iter1_reg;
        icmp_ln86_149_reg_1490 <= icmp_ln86_149_fu_504_p2;
        icmp_ln86_149_reg_1490_pp0_iter1_reg <= icmp_ln86_149_reg_1490;
        icmp_ln86_149_reg_1490_pp0_iter2_reg <= icmp_ln86_149_reg_1490_pp0_iter1_reg;
        icmp_ln86_150_reg_1495 <= icmp_ln86_150_fu_510_p2;
        icmp_ln86_150_reg_1495_pp0_iter1_reg <= icmp_ln86_150_reg_1495;
        icmp_ln86_150_reg_1495_pp0_iter2_reg <= icmp_ln86_150_reg_1495_pp0_iter1_reg;
        icmp_ln86_150_reg_1495_pp0_iter3_reg <= icmp_ln86_150_reg_1495_pp0_iter2_reg;
        icmp_ln86_151_reg_1500 <= icmp_ln86_151_fu_516_p2;
        icmp_ln86_151_reg_1500_pp0_iter1_reg <= icmp_ln86_151_reg_1500;
        icmp_ln86_151_reg_1500_pp0_iter2_reg <= icmp_ln86_151_reg_1500_pp0_iter1_reg;
        icmp_ln86_151_reg_1500_pp0_iter3_reg <= icmp_ln86_151_reg_1500_pp0_iter2_reg;
        icmp_ln86_152_reg_1505 <= icmp_ln86_152_fu_522_p2;
        icmp_ln86_152_reg_1505_pp0_iter1_reg <= icmp_ln86_152_reg_1505;
        icmp_ln86_152_reg_1505_pp0_iter2_reg <= icmp_ln86_152_reg_1505_pp0_iter1_reg;
        icmp_ln86_152_reg_1505_pp0_iter3_reg <= icmp_ln86_152_reg_1505_pp0_iter2_reg;
        icmp_ln86_153_reg_1510 <= icmp_ln86_153_fu_528_p2;
        icmp_ln86_153_reg_1510_pp0_iter1_reg <= icmp_ln86_153_reg_1510;
        icmp_ln86_153_reg_1510_pp0_iter2_reg <= icmp_ln86_153_reg_1510_pp0_iter1_reg;
        icmp_ln86_153_reg_1510_pp0_iter3_reg <= icmp_ln86_153_reg_1510_pp0_iter2_reg;
        icmp_ln86_153_reg_1510_pp0_iter4_reg <= icmp_ln86_153_reg_1510_pp0_iter3_reg;
        icmp_ln86_154_reg_1515 <= icmp_ln86_154_fu_534_p2;
        icmp_ln86_154_reg_1515_pp0_iter1_reg <= icmp_ln86_154_reg_1515;
        icmp_ln86_154_reg_1515_pp0_iter2_reg <= icmp_ln86_154_reg_1515_pp0_iter1_reg;
        icmp_ln86_154_reg_1515_pp0_iter3_reg <= icmp_ln86_154_reg_1515_pp0_iter2_reg;
        icmp_ln86_154_reg_1515_pp0_iter4_reg <= icmp_ln86_154_reg_1515_pp0_iter3_reg;
        icmp_ln86_155_reg_1520 <= icmp_ln86_155_fu_540_p2;
        icmp_ln86_155_reg_1520_pp0_iter1_reg <= icmp_ln86_155_reg_1520;
        icmp_ln86_155_reg_1520_pp0_iter2_reg <= icmp_ln86_155_reg_1520_pp0_iter1_reg;
        icmp_ln86_155_reg_1520_pp0_iter3_reg <= icmp_ln86_155_reg_1520_pp0_iter2_reg;
        icmp_ln86_155_reg_1520_pp0_iter4_reg <= icmp_ln86_155_reg_1520_pp0_iter3_reg;
        icmp_ln86_156_reg_1525 <= icmp_ln86_156_fu_546_p2;
        icmp_ln86_156_reg_1525_pp0_iter1_reg <= icmp_ln86_156_reg_1525;
        icmp_ln86_156_reg_1525_pp0_iter2_reg <= icmp_ln86_156_reg_1525_pp0_iter1_reg;
        icmp_ln86_156_reg_1525_pp0_iter3_reg <= icmp_ln86_156_reg_1525_pp0_iter2_reg;
        icmp_ln86_156_reg_1525_pp0_iter4_reg <= icmp_ln86_156_reg_1525_pp0_iter3_reg;
        icmp_ln86_156_reg_1525_pp0_iter5_reg <= icmp_ln86_156_reg_1525_pp0_iter4_reg;
        icmp_ln86_157_reg_1530 <= icmp_ln86_157_fu_552_p2;
        icmp_ln86_157_reg_1530_pp0_iter1_reg <= icmp_ln86_157_reg_1530;
        icmp_ln86_157_reg_1530_pp0_iter2_reg <= icmp_ln86_157_reg_1530_pp0_iter1_reg;
        icmp_ln86_157_reg_1530_pp0_iter3_reg <= icmp_ln86_157_reg_1530_pp0_iter2_reg;
        icmp_ln86_157_reg_1530_pp0_iter4_reg <= icmp_ln86_157_reg_1530_pp0_iter3_reg;
        icmp_ln86_157_reg_1530_pp0_iter5_reg <= icmp_ln86_157_reg_1530_pp0_iter4_reg;
        icmp_ln86_158_reg_1535 <= icmp_ln86_158_fu_558_p2;
        icmp_ln86_158_reg_1535_pp0_iter1_reg <= icmp_ln86_158_reg_1535;
        icmp_ln86_158_reg_1535_pp0_iter2_reg <= icmp_ln86_158_reg_1535_pp0_iter1_reg;
        icmp_ln86_158_reg_1535_pp0_iter3_reg <= icmp_ln86_158_reg_1535_pp0_iter2_reg;
        icmp_ln86_158_reg_1535_pp0_iter4_reg <= icmp_ln86_158_reg_1535_pp0_iter3_reg;
        icmp_ln86_158_reg_1535_pp0_iter5_reg <= icmp_ln86_158_reg_1535_pp0_iter4_reg;
        icmp_ln86_158_reg_1535_pp0_iter6_reg <= icmp_ln86_158_reg_1535_pp0_iter5_reg;
        icmp_ln86_reg_1366 <= icmp_ln86_fu_378_p2;
        icmp_ln86_reg_1366_pp0_iter1_reg <= icmp_ln86_reg_1366;
        icmp_ln86_reg_1366_pp0_iter2_reg <= icmp_ln86_reg_1366_pp0_iter1_reg;
        icmp_ln86_reg_1366_pp0_iter3_reg <= icmp_ln86_reg_1366_pp0_iter2_reg;
        or_ln117_127_reg_1613 <= or_ln117_127_fu_758_p2;
        or_ln117_131_reg_1643 <= or_ln117_131_fu_865_p2;
        or_ln117_136_reg_1676 <= or_ln117_136_fu_1004_p2;
        or_ln117_138_reg_1686 <= or_ln117_138_fu_1024_p2;
        or_ln117_140_reg_1692 <= or_ln117_140_fu_1030_p2;
        or_ln117_140_reg_1692_pp0_iter5_reg <= or_ln117_140_reg_1692;
        or_ln117_142_reg_1700 <= or_ln117_142_fu_1106_p2;
        or_ln117_146_reg_1710 <= or_ln117_146_fu_1181_p2;
        or_ln117_reg_1580 <= or_ln117_fu_620_p2;
        select_ln117_131_reg_1608 <= select_ln117_131_fu_751_p3;
        select_ln117_137_reg_1648 <= select_ln117_137_fu_879_p3;
        select_ln117_143_reg_1681 <= select_ln117_143_fu_1016_p3;
        select_ln117_149_reg_1705 <= select_ln117_149_fu_1119_p3;
        select_ln117_153_reg_1715 <= select_ln117_153_fu_1195_p3;
        xor_ln104_reg_1585 <= xor_ln104_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1230_p65 = 'bx;

assign agg_result_fu_1230_p66 = ((or_ln117_147_fu_1218_p2[0:0] == 1'b1) ? select_ln117_153_reg_1715 : 5'd31);

assign and_ln102_157_fu_763_p2 = (xor_ln104_reg_1585 & icmp_ln86_130_reg_1382_pp0_iter2_reg);

assign and_ln102_158_fu_580_p2 = (icmp_ln86_131_reg_1388 & and_ln102_reg_1540);

assign and_ln102_159_fu_631_p2 = (icmp_ln86_132_reg_1394_pp0_iter1_reg & and_ln104_reg_1550);

assign and_ln102_160_fu_777_p2 = (icmp_ln86_133_reg_1400_pp0_iter2_reg & and_ln102_157_fu_763_p2);

assign and_ln102_161_fu_897_p2 = (icmp_ln86_134_reg_1406_pp0_iter3_reg & and_ln104_26_reg_1625);

assign and_ln102_162_fu_594_p2 = (icmp_ln86_135_reg_1412 & and_ln102_158_fu_580_p2);

assign and_ln102_163_fu_604_p2 = (icmp_ln86_136_reg_1418 & and_ln104_27_fu_589_p2);

assign and_ln102_164_fu_650_p2 = (icmp_ln86_137_reg_1424_pp0_iter1_reg & and_ln102_159_fu_631_p2);

assign and_ln102_165_fu_787_p2 = (icmp_ln86_138_reg_1430_pp0_iter2_reg & and_ln104_28_reg_1597);

assign and_ln102_166_fu_791_p2 = (icmp_ln86_139_reg_1436_pp0_iter2_reg & and_ln102_160_fu_777_p2);

assign and_ln102_167_fu_921_p2 = (icmp_ln86_140_reg_1442_pp0_iter3_reg & and_ln104_29_fu_892_p2);

assign and_ln102_168_fu_1039_p2 = (icmp_ln86_141_reg_1448_pp0_iter4_reg & and_ln102_161_reg_1658);

assign and_ln102_169_fu_1132_p2 = (icmp_ln86_142_reg_1454_pp0_iter5_reg & and_ln104_30_reg_1665_pp0_iter5_reg);

assign and_ln102_170_fu_655_p2 = (icmp_ln86_143_reg_1460_pp0_iter1_reg & and_ln102_162_reg_1568);

assign and_ln102_171_fu_609_p2 = (xor_ln104_68_fu_599_p2 & icmp_ln86_144_reg_1465);

assign and_ln102_172_fu_614_p2 = (and_ln102_171_fu_609_p2 & and_ln102_158_fu_580_p2);

assign and_ln102_173_fu_659_p2 = (icmp_ln86_145_reg_1470_pp0_iter1_reg & and_ln102_163_reg_1574);

assign and_ln102_174_fu_663_p2 = (xor_ln104_69_fu_645_p2 & icmp_ln86_146_reg_1475_pp0_iter1_reg);

assign and_ln102_175_fu_668_p2 = (and_ln104_27_reg_1563 & and_ln102_174_fu_663_p2);

assign and_ln102_176_fu_796_p2 = (icmp_ln86_147_reg_1480_pp0_iter2_reg & and_ln102_164_reg_1603);

assign and_ln102_177_fu_800_p2 = (xor_ln104_70_fu_782_p2 & icmp_ln86_148_reg_1485_pp0_iter2_reg);

assign and_ln102_178_fu_805_p2 = (and_ln102_177_fu_800_p2 & and_ln102_159_reg_1591);

assign and_ln102_179_fu_810_p2 = (icmp_ln86_149_reg_1490_pp0_iter2_reg & and_ln102_165_fu_787_p2);

assign and_ln102_180_fu_926_p2 = (xor_ln104_71_fu_911_p2 & icmp_ln86_150_reg_1495_pp0_iter3_reg);

assign and_ln102_181_fu_931_p2 = (and_ln104_28_reg_1597_pp0_iter3_reg & and_ln102_180_fu_926_p2);

assign and_ln102_182_fu_936_p2 = (icmp_ln86_151_reg_1500_pp0_iter3_reg & and_ln102_166_reg_1637);

assign and_ln102_183_fu_940_p2 = (xor_ln104_72_fu_916_p2 & icmp_ln86_152_reg_1505_pp0_iter3_reg);

assign and_ln102_184_fu_945_p2 = (and_ln102_183_fu_940_p2 & and_ln102_160_reg_1631);

assign and_ln102_185_fu_1043_p2 = (icmp_ln86_153_reg_1510_pp0_iter4_reg & and_ln102_167_reg_1671);

assign and_ln102_186_fu_1047_p2 = (xor_ln104_73_fu_1034_p2 & icmp_ln86_154_reg_1515_pp0_iter4_reg);

assign and_ln102_187_fu_1052_p2 = (and_ln104_29_reg_1653 & and_ln102_186_fu_1047_p2);

assign and_ln102_188_fu_1057_p2 = (icmp_ln86_155_reg_1520_pp0_iter4_reg & and_ln102_168_fu_1039_p2);

assign and_ln102_189_fu_1136_p2 = (xor_ln104_74_fu_1127_p2 & icmp_ln86_156_reg_1525_pp0_iter5_reg);

assign and_ln102_190_fu_1141_p2 = (and_ln102_189_fu_1136_p2 & and_ln102_161_reg_1658_pp0_iter5_reg);

assign and_ln102_191_fu_1146_p2 = (icmp_ln86_157_reg_1530_pp0_iter5_reg & and_ln102_169_fu_1132_p2);

assign and_ln102_192_fu_1208_p2 = (xor_ln104_75_fu_1203_p2 & icmp_ln86_158_reg_1535_pp0_iter6_reg);

assign and_ln102_193_fu_1213_p2 = (and_ln104_30_reg_1665_pp0_iter6_reg & and_ln102_192_fu_1208_p2);

assign and_ln102_fu_564_p2 = (icmp_ln86_fu_378_p2 & icmp_ln86_129_fu_384_p2);

assign and_ln104_26_fu_772_p2 = (xor_ln104_reg_1585 & xor_ln104_63_fu_767_p2);

assign and_ln104_27_fu_589_p2 = (xor_ln104_64_fu_584_p2 & and_ln102_reg_1540);

assign and_ln104_28_fu_640_p2 = (xor_ln104_65_fu_635_p2 & and_ln104_reg_1550);

assign and_ln104_29_fu_892_p2 = (xor_ln104_66_fu_887_p2 & and_ln102_157_reg_1619);

assign and_ln104_30_fu_906_p2 = (xor_ln104_67_fu_901_p2 & and_ln104_26_reg_1625);

assign and_ln104_fu_575_p2 = (xor_ln104_62_fu_570_p2 & icmp_ln86_reg_1366);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1230_p67;

assign icmp_ln86_129_fu_384_p2 = (($signed(p_read16_int_reg) < $signed(18'd88061)) ? 1'b1 : 1'b0);

assign icmp_ln86_130_fu_390_p2 = (($signed(p_read11_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_131_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd6626)) ? 1'b1 : 1'b0);

assign icmp_ln86_132_fu_402_p2 = (($signed(p_read14_int_reg) < $signed(18'd98013)) ? 1'b1 : 1'b0);

assign icmp_ln86_133_fu_408_p2 = (($signed(p_read15_int_reg) < $signed(18'd91465)) ? 1'b1 : 1'b0);

assign icmp_ln86_134_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd5339)) ? 1'b1 : 1'b0);

assign icmp_ln86_135_fu_420_p2 = (($signed(p_read18_int_reg) < $signed(18'd45569)) ? 1'b1 : 1'b0);

assign icmp_ln86_136_fu_426_p2 = (($signed(p_read2_int_reg) < $signed(18'd96306)) ? 1'b1 : 1'b0);

assign icmp_ln86_137_fu_432_p2 = (($signed(p_read17_int_reg) < $signed(18'd89454)) ? 1'b1 : 1'b0);

assign icmp_ln86_138_fu_438_p2 = (($signed(p_read18_int_reg) < $signed(18'd49665)) ? 1'b1 : 1'b0);

assign icmp_ln86_139_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd245742)) ? 1'b1 : 1'b0);

assign icmp_ln86_140_fu_450_p2 = (($signed(p_read15_int_reg) < $signed(18'd98228)) ? 1'b1 : 1'b0);

assign icmp_ln86_141_fu_456_p2 = (($signed(p_read18_int_reg) < $signed(18'd22017)) ? 1'b1 : 1'b0);

assign icmp_ln86_142_fu_462_p2 = (($signed(p_read10_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_143_fu_468_p2 = (($signed(p_read15_int_reg) < $signed(18'd78010)) ? 1'b1 : 1'b0);

assign icmp_ln86_144_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd446)) ? 1'b1 : 1'b0);

assign icmp_ln86_145_fu_480_p2 = (($signed(p_read11_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_146_fu_486_p2 = (($signed(p_read4_int_reg) < $signed(18'd772)) ? 1'b1 : 1'b0);

assign icmp_ln86_147_fu_492_p2 = (($signed(p_read12_int_reg) < $signed(18'd778)) ? 1'b1 : 1'b0);

assign icmp_ln86_148_fu_498_p2 = (($signed(p_read2_int_reg) < $signed(18'd96596)) ? 1'b1 : 1'b0);

assign icmp_ln86_149_fu_504_p2 = (($signed(p_read1_int_reg) < $signed(18'd97367)) ? 1'b1 : 1'b0);

assign icmp_ln86_150_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd53812)) ? 1'b1 : 1'b0);

assign icmp_ln86_151_fu_516_p2 = (($signed(p_read10_int_reg) < $signed(18'd985)) ? 1'b1 : 1'b0);

assign icmp_ln86_152_fu_522_p2 = (($signed(p_read9_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_153_fu_528_p2 = (($signed(p_read1_int_reg) < $signed(18'd239558)) ? 1'b1 : 1'b0);

assign icmp_ln86_154_fu_534_p2 = (($signed(p_read5_int_reg) < $signed(18'd259400)) ? 1'b1 : 1'b0);

assign icmp_ln86_155_fu_540_p2 = (($signed(p_read7_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_156_fu_546_p2 = (($signed(p_read10_int_reg) < $signed(18'd40)) ? 1'b1 : 1'b0);

assign icmp_ln86_157_fu_552_p2 = (($signed(p_read16_int_reg) < $signed(18'd99896)) ? 1'b1 : 1'b0);

assign icmp_ln86_158_fu_558_p2 = (($signed(p_read13_int_reg) < $signed(18'd966)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_378_p2 = (($signed(p_read6_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign or_ln117_123_fu_701_p2 = (and_ln102_173_fu_659_p2 | and_ln102_158_reg_1556);

assign or_ln117_124_fu_713_p2 = (and_ln102_163_reg_1574 | and_ln102_158_reg_1556);

assign or_ln117_125_fu_725_p2 = (or_ln117_124_fu_713_p2 | and_ln102_175_fu_668_p2);

assign or_ln117_126_fu_815_p2 = (and_ln102_reg_1540_pp0_iter2_reg | and_ln102_176_fu_796_p2);

assign or_ln117_127_fu_758_p2 = (and_ln102_reg_1540_pp0_iter1_reg | and_ln102_164_fu_650_p2);

assign or_ln117_128_fu_827_p2 = (or_ln117_127_reg_1613 | and_ln102_178_fu_805_p2);

assign or_ln117_129_fu_839_p2 = (and_ln102_reg_1540_pp0_iter2_reg | and_ln102_159_reg_1591);

assign or_ln117_130_fu_851_p2 = (or_ln117_129_fu_839_p2 | and_ln102_179_fu_810_p2);

assign or_ln117_131_fu_865_p2 = (or_ln117_129_fu_839_p2 | and_ln102_165_fu_787_p2);

assign or_ln117_132_fu_950_p2 = (or_ln117_131_reg_1643 | and_ln102_181_fu_931_p2);

assign or_ln117_133_fu_966_p2 = (icmp_ln86_reg_1366_pp0_iter3_reg | and_ln102_182_fu_936_p2);

assign or_ln117_134_fu_978_p2 = (icmp_ln86_reg_1366_pp0_iter3_reg | and_ln102_166_reg_1637);

assign or_ln117_135_fu_990_p2 = (or_ln117_134_fu_978_p2 | and_ln102_184_fu_945_p2);

assign or_ln117_136_fu_1004_p2 = (icmp_ln86_reg_1366_pp0_iter3_reg | and_ln102_160_reg_1631);

assign or_ln117_137_fu_1062_p2 = (or_ln117_136_reg_1676 | and_ln102_185_fu_1043_p2);

assign or_ln117_138_fu_1024_p2 = (or_ln117_136_fu_1004_p2 | and_ln102_167_fu_921_p2);

assign or_ln117_139_fu_1074_p2 = (or_ln117_138_reg_1686 | and_ln102_187_fu_1052_p2);

assign or_ln117_140_fu_1030_p2 = (icmp_ln86_reg_1366_pp0_iter3_reg | and_ln102_157_reg_1619);

assign or_ln117_141_fu_1094_p2 = (or_ln117_140_reg_1692 | and_ln102_188_fu_1057_p2);

assign or_ln117_142_fu_1106_p2 = (or_ln117_140_reg_1692 | and_ln102_168_fu_1039_p2);

assign or_ln117_143_fu_1151_p2 = (or_ln117_142_reg_1700 | and_ln102_190_fu_1141_p2);

assign or_ln117_144_fu_1156_p2 = (or_ln117_140_reg_1692_pp0_iter5_reg | and_ln102_161_reg_1658_pp0_iter5_reg);

assign or_ln117_145_fu_1167_p2 = (or_ln117_144_fu_1156_p2 | and_ln102_191_fu_1146_p2);

assign or_ln117_146_fu_1181_p2 = (or_ln117_144_fu_1156_p2 | and_ln102_169_fu_1132_p2);

assign or_ln117_147_fu_1218_p2 = (or_ln117_146_reg_1710 | and_ln102_193_fu_1213_p2);

assign or_ln117_fu_620_p2 = (and_ln102_172_fu_614_p2 | and_ln102_162_fu_594_p2);

assign select_ln117_126_fu_690_p3 = ((or_ln117_reg_1580[0:0] == 1'b1) ? select_ln117_fu_683_p3 : 2'd3);

assign select_ln117_127_fu_706_p3 = ((and_ln102_158_reg_1556[0:0] == 1'b1) ? zext_ln117_16_fu_697_p1 : 3'd4);

assign select_ln117_128_fu_717_p3 = ((or_ln117_123_fu_701_p2[0:0] == 1'b1) ? select_ln117_127_fu_706_p3 : 3'd5);

assign select_ln117_129_fu_731_p3 = ((or_ln117_124_fu_713_p2[0:0] == 1'b1) ? select_ln117_128_fu_717_p3 : 3'd6);

assign select_ln117_130_fu_739_p3 = ((or_ln117_125_fu_725_p2[0:0] == 1'b1) ? select_ln117_129_fu_731_p3 : 3'd7);

assign select_ln117_131_fu_751_p3 = ((and_ln102_reg_1540_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_17_fu_747_p1 : 4'd8);

assign select_ln117_132_fu_820_p3 = ((or_ln117_126_fu_815_p2[0:0] == 1'b1) ? select_ln117_131_reg_1608 : 4'd9);

assign select_ln117_133_fu_832_p3 = ((or_ln117_127_reg_1613[0:0] == 1'b1) ? select_ln117_132_fu_820_p3 : 4'd10);

assign select_ln117_134_fu_843_p3 = ((or_ln117_128_fu_827_p2[0:0] == 1'b1) ? select_ln117_133_fu_832_p3 : 4'd11);

assign select_ln117_135_fu_857_p3 = ((or_ln117_129_fu_839_p2[0:0] == 1'b1) ? select_ln117_134_fu_843_p3 : 4'd12);

assign select_ln117_136_fu_871_p3 = ((or_ln117_130_fu_851_p2[0:0] == 1'b1) ? select_ln117_135_fu_857_p3 : 4'd13);

assign select_ln117_137_fu_879_p3 = ((or_ln117_131_fu_865_p2[0:0] == 1'b1) ? select_ln117_136_fu_871_p3 : 4'd14);

assign select_ln117_138_fu_955_p3 = ((or_ln117_132_fu_950_p2[0:0] == 1'b1) ? select_ln117_137_reg_1648 : 4'd15);

assign select_ln117_139_fu_971_p3 = ((icmp_ln86_reg_1366_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_18_fu_962_p1 : 5'd16);

assign select_ln117_140_fu_982_p3 = ((or_ln117_133_fu_966_p2[0:0] == 1'b1) ? select_ln117_139_fu_971_p3 : 5'd17);

assign select_ln117_141_fu_996_p3 = ((or_ln117_134_fu_978_p2[0:0] == 1'b1) ? select_ln117_140_fu_982_p3 : 5'd18);

assign select_ln117_142_fu_1008_p3 = ((or_ln117_135_fu_990_p2[0:0] == 1'b1) ? select_ln117_141_fu_996_p3 : 5'd19);

assign select_ln117_143_fu_1016_p3 = ((or_ln117_136_fu_1004_p2[0:0] == 1'b1) ? select_ln117_142_fu_1008_p3 : 5'd20);

assign select_ln117_144_fu_1067_p3 = ((or_ln117_137_fu_1062_p2[0:0] == 1'b1) ? select_ln117_143_reg_1681 : 5'd21);

assign select_ln117_145_fu_1079_p3 = ((or_ln117_138_reg_1686[0:0] == 1'b1) ? select_ln117_144_fu_1067_p3 : 5'd22);

assign select_ln117_146_fu_1086_p3 = ((or_ln117_139_fu_1074_p2[0:0] == 1'b1) ? select_ln117_145_fu_1079_p3 : 5'd23);

assign select_ln117_147_fu_1099_p3 = ((or_ln117_140_reg_1692[0:0] == 1'b1) ? select_ln117_146_fu_1086_p3 : 5'd24);

assign select_ln117_148_fu_1111_p3 = ((or_ln117_141_fu_1094_p2[0:0] == 1'b1) ? select_ln117_147_fu_1099_p3 : 5'd25);

assign select_ln117_149_fu_1119_p3 = ((or_ln117_142_fu_1106_p2[0:0] == 1'b1) ? select_ln117_148_fu_1111_p3 : 5'd26);

assign select_ln117_150_fu_1160_p3 = ((or_ln117_143_fu_1151_p2[0:0] == 1'b1) ? select_ln117_149_reg_1705 : 5'd27);

assign select_ln117_151_fu_1173_p3 = ((or_ln117_144_fu_1156_p2[0:0] == 1'b1) ? select_ln117_150_fu_1160_p3 : 5'd28);

assign select_ln117_152_fu_1187_p3 = ((or_ln117_145_fu_1167_p2[0:0] == 1'b1) ? select_ln117_151_fu_1173_p3 : 5'd29);

assign select_ln117_153_fu_1195_p3 = ((or_ln117_146_fu_1181_p2[0:0] == 1'b1) ? select_ln117_152_fu_1187_p3 : 5'd30);

assign select_ln117_fu_683_p3 = ((and_ln102_162_reg_1568[0:0] == 1'b1) ? zext_ln117_fu_679_p1 : 2'd2);

assign xor_ln104_62_fu_570_p2 = (icmp_ln86_129_reg_1377 ^ 1'd1);

assign xor_ln104_63_fu_767_p2 = (icmp_ln86_130_reg_1382_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_64_fu_584_p2 = (icmp_ln86_131_reg_1388 ^ 1'd1);

assign xor_ln104_65_fu_635_p2 = (icmp_ln86_132_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_66_fu_887_p2 = (icmp_ln86_133_reg_1400_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_67_fu_901_p2 = (icmp_ln86_134_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_68_fu_599_p2 = (icmp_ln86_135_reg_1412 ^ 1'd1);

assign xor_ln104_69_fu_645_p2 = (icmp_ln86_136_reg_1418_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_70_fu_782_p2 = (icmp_ln86_137_reg_1424_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_71_fu_911_p2 = (icmp_ln86_138_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_72_fu_916_p2 = (icmp_ln86_139_reg_1436_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_73_fu_1034_p2 = (icmp_ln86_140_reg_1442_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_74_fu_1127_p2 = (icmp_ln86_141_reg_1448_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_75_fu_1203_p2 = (icmp_ln86_142_reg_1454_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_626_p2 = (icmp_ln86_reg_1366_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_673_p2 = (1'd1 ^ and_ln102_170_fu_655_p2);

assign zext_ln117_16_fu_697_p1 = select_ln117_126_fu_690_p3;

assign zext_ln117_17_fu_747_p1 = select_ln117_130_fu_739_p3;

assign zext_ln117_18_fu_962_p1 = select_ln117_138_fu_955_p3;

assign zext_ln117_fu_679_p1 = xor_ln117_fu_673_p2;

endmodule //conifer_jettag_accelerator_decision_function_94
