module modulo #(parameter N) (
	input logic [N-1:0] A, B,
	output logic [N-1:0] out_modulo
);

	assign out_modulo = A & B;

endmodule
