<?xml version="1" encoding="UTF-8"?>
<GAO_CONFIG>
    <Version>3.0</Version>
    <Mode>Lite</Mode>
    <AoCore_Lite index="0" sample_clock="mem_clk" trig_type="0" capture_amount="1024" implemention="0" input_register_enabled="0" capture_init_data_enabled="0">
        <SignalList>
            <Bus name="u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[31:0]">
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[31]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[30]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[29]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[28]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[27]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[26]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[25]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[24]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[23]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[22]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[21]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[20]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[19]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[18]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[17]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[16]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[15]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[14]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[13]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[12]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[11]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[10]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[9]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[8]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[7]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[6]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[5]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[4]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[3]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[2]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[1]</Signal>
                <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_d[0]</Signal>
            </Bus>
            <Signal>u_psram_control/u_hyper_ram/u_hpram_top/rd_data_valid_calib</Signal>
        </SignalList>
    </AoCore_Lite>
    <GAO_ID>1100110000110000</GAO_ID>
</GAO_CONFIG>
