// Seed: 883079833
module module_0 ();
  parameter id_1 = !1;
  assign module_2.id_12 = 0;
  assign module_1.id_1  = 0;
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
);
  wire _id_1;
  ;
  logic id_2;
  wire [id_1 : 1] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd35,
    parameter id_3  = 32'd29
) (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    input wire _id_3,
    input supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wire id_11,
    output wire _id_12
);
  logic [id_3 : id_12] id_14;
  ;
  module_0 modCall_1 ();
endmodule
