Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Oct 19 23:59:40 2015
| Host             : savage.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file ChipInterface_power_routed.rpt -pb ChipInterface_power_summary_routed.pb
| Design           : ChipInterface
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.323 |
| Dynamic (W)              | 0.076 |
| Device Static (W)        | 0.248 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        6 |       --- |             --- |
| Slice Logic    |     0.001 |     1820 |       --- |             --- |
|   LUT as Logic |     0.001 |     1209 |    303600 |            0.40 |
|   Register     |    <0.001 |      181 |    607200 |            0.03 |
|   F7/F8 Muxes  |    <0.001 |      136 |    303600 |            0.04 |
|   CARRY4       |    <0.001 |       13 |     75900 |            0.02 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      181 |       --- |             --- |
| Signals        |     0.002 |     1963 |       --- |             --- |
| Block RAM      |     0.001 |     84.5 |      1030 |            8.20 |
| MMCM           |     0.057 |        1 |        14 |            7.14 |
| DSPs           |     0.000 |        1 |      2800 |            0.04 |
| I/O            |     0.010 |       65 |       700 |            9.29 |
| Static Power   |     0.248 |          |           |                 |
| Total          |     0.323 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.146 |       0.010 |      0.136 |
| Vccaux    |       1.800 |     0.071 |       0.033 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+------------------------------------------------------+-----------------+
| Clock                      | Domain                                               | Constraint (ns) |
+----------------------------+------------------------------------------------------+-----------------+
| clk_out1_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0 |            37.0 |
| clk_out2_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0 |           200.0 |
| clkfbout_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clkfbout_clock_clk_wiz_0_0 |             5.0 |
+----------------------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| ChipInterface                               |     0.076 |
|   I2C_SDA_IOBUF_inst                        |    <0.001 |
|   bus                                       |    <0.001 |
|   ck                                        |     0.059 |
|     clock_i                                 |     0.059 |
|       clk_wiz_0                             |     0.059 |
|         inst                                |     0.059 |
|   encoder                                   |     0.001 |
|   v                                         |     0.003 |
|     fb                                      |     0.003 |
|       framebuffer_i                         |     0.003 |
|         blk_mem_gen_1                       |     0.003 |
|           U0                                |     0.003 |
|             inst_blk_mem_gen                |     0.003 |
|               gnativebmg.native_blk_mem_gen |     0.003 |
|                 valid.cstr                  |     0.003 |
|                   has_mux_b.B               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[18].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[19].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[20].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[21].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[22].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[23].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[24].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[25].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[26].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[27].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[28].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[29].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[30].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[31].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[32].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[33].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[34].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[35].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[36].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[37].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[38].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[39].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[40].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[41].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[42].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[43].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[44].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[45].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[46].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[47].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[48].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[49].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[50].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[51].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[52].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[53].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[54].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[55].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[56].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[57].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[58].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[59].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[60].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[61].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[62].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[63].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[64].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[65].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[66].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[67].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[68].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[69].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[70].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[71].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[72].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[73].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[74].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[75].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[76].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[77].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[78].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[79].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[80].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[81].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[82].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[83].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[84].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
+---------------------------------------------+-----------+


