
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015980                       # Number of seconds simulated
sim_ticks                                 15980037000                       # Number of ticks simulated
final_tick                                15980037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55978                       # Simulator instruction rate (inst/s)
host_op_rate                                    97111                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19171731                       # Simulator tick rate (ticks/s)
host_mem_usage                                2045260                       # Number of bytes of host memory used
host_seconds                                   833.52                       # Real time elapsed on the host
sim_insts                                    46659073                       # Number of instructions simulated
sim_ops                                      80944217                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     11183808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          11183808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1707008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1707008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       174747                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             174747                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        26672                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             26672                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    699861208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            699861208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0    106821280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           106821280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    806682488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           806682488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     174747                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     26672                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   174747                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   26672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              11182848                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1705856                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               11183808                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1707008                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            11204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10385                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            10290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            10249                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            10715                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            10798                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            11008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           11290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           11371                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11909                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11809                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10956                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1701                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1523                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1637                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1518                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1595                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1799                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1773                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2011                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1543                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15978843500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               174747                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               26672                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  84405                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  47830                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  23940                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  11079                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4802                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1794                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    626                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    181                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   874                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1443                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1694                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1694                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1705                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1691                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1703                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1687                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1673                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    80                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       115849                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   111.251577                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.127312                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   110.987238                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        82122     70.89%     70.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        22246     19.20%     90.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         5567      4.81%     94.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2944      2.54%     97.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1516      1.31%     98.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1150      0.99%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          103      0.09%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           81      0.07%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          120      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       115849                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1621                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    107.789636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    41.376590                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1606.392727                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1620     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1621                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1621                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.442936                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.421669                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.861370                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1253     77.30%     77.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              49      3.02%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             300     18.51%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              12      0.74%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.25%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1621                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4954436750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             8230661750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 873660000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28354.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47104.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      699.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      106.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   699.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   106.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        6.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.47                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.60                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.23                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   81304                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4230                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.53                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               15.86                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     79331.36                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               394692060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               209776215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              606293100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              65928600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1247104560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1568693580                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5183831370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      267718560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       109191270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9686617485                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           606.169884                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12452964500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     18971750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    527750000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    387772750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    697321250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2980350750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11367870500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               432491220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               229870740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              641293380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              73205280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1238499600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1647212220                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            31972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5189574120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      208094880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        92438910                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9784838130                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           612.316343                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12283695250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14175000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    524014000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    361501250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    541696500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3157078500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11381571750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     11147456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          11147456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1689856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1689856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       174179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             174179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        26404                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             26404                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    697586370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            697586370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1    105747940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           105747940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    803334310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           803334310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     174179                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     26404                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   174179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   26404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              11147008                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1688128                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               11147456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1689856                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            11095                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10661                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            10225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            10225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            10683                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            10793                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10961                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           11237                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           11350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11750                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10976                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1681                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1477                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1517                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1433                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1593                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1611                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1713                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1758                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1771                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1761                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            2013                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1770                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1606                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1547                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15979314000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               174179                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               26404                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  84311                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  47454                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  23812                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  11142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4722                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1790                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    638                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    221                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   372                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   904                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1414                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1631                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1693                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1689                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1688                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1664                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1660                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    48                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       114758                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   111.837990                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.440067                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   112.115039                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        80953     70.54%     70.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        22437     19.55%     90.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         5387      4.69%     94.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2959      2.58%     97.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1577      1.37%     98.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1104      0.96%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          119      0.10%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           78      0.07%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          144      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       114758                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1603                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    108.643793                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    41.472450                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1604.275730                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1602     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1603                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1603                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.454772                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.434753                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.829945                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1217     75.92%     75.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              53      3.31%     79.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             323     20.15%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              10      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1603                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4877756000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             8143481000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 870860000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28005.40                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46755.40                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      697.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      105.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   697.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   105.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        6.27                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.60                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.14                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   81508                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4276                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.80                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               16.19                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     79664.35                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               389722620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               207131100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              603708420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              64926360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1224977520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1561552620                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            31225440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5135347740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      251228640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       141780570                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9611726730                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           601.483365                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12471111250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15169000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    518300000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    558017000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    654189500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2972073750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11262287750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               429699480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               228375510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              639879660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              72761580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1640409840                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5236623630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      197721600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        82504965                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9808635675                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           613.805548                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12298660500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16443500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    528204000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    299768000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    514872750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3136443500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11484305250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     11163584                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          11163584                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1695424                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1695424                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       174431                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             174431                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        26491                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             26491                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    698595629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            698595629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2    106096375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           106096375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    804692004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           804692004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     174431                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     26491                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   174431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   26491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              11163264                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1693888                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               11163584                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1695424                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            11045                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10519                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10676                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10337                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            10261                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            10178                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            10740                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            10802                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            10760                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10942                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           11282                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           11340                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11892                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11887                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10973                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10792                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1651                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1499                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1653                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1530                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1507                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1401                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1643                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1597                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1749                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1732                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1769                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1751                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            2031                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1845                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1559                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1550                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15978969500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               174431                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               26491                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  83793                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  47336                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  24088                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  11439                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4915                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1971                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    644                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    186                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   339                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   421                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   924                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1401                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1610                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1678                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1680                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1675                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1665                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1665                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1671                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1674                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1663                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1660                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1656                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1659                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1670                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1662                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    79                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    19                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       115123                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   111.679647                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.333331                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   112.012655                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        81330     70.65%     70.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        22475     19.52%     90.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         5289      4.59%     94.76% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3050      2.65%     97.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1556      1.35%     98.76% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1085      0.94%     99.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          113      0.10%     99.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           79      0.07%     99.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          146      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       115123                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1603                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    108.802246                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    41.542721                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1608.305326                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1602     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1603                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1603                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.510917                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.488701                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.875723                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16            1170     72.99%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              70      4.37%     77.35% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             344     21.46%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              16      1.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               2      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1603                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  5035409000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             8305896500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 872130000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28868.45                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47618.45                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      698.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                      106.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   698.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                   106.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        6.29                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.07                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   81487                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4279                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.72                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               16.15                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     79528.22                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   42.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               389886840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               207218385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              603744120                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              65150820                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1553411310                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33985920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5168128440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      285635520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       117209115                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9673416150                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           605.343770                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12481949500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21096750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    528554000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    407246500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    743917750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2945374500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11333847500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               432119940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               229673400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              641657520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              73006920                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1642131810                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            35438880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5206322430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      205200960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        91521120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9803861040                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           613.506761                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12285737250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     24070250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    527448000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    334166500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    534243250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3142740500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11417368500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     11167680                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          11167680                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1693184                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1693184                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       174495                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             174495                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        26456                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             26456                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    698851949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            698851949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3    105956200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           105956200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    804808149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           804808149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     174495                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     26456                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   174495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   26456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              11167168                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1691904                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               11167680                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1693184                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            11101                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10538                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10660                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10346                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            10213                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            10142                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            10696                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            10779                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            10757                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            11012                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           11274                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           11413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11870                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           11035                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10787                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1648                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1490                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1635                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1525                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1473                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1387                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1632                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1617                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1720                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1764                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1770                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1788                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            2027                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1843                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1581                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1536                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15979595000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               174495                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               26456                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  83909                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  47201                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  23812                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  11471                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   5032                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1986                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    759                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    229                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     60                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   338                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   415                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   922                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1423                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1622                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1647                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1681                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1683                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1663                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1685                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1670                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1668                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1663                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1655                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1647                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1668                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1647                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1648                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    69                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       115608                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   111.224414                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.970882                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   111.781445                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        82243     71.14%     71.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        22016     19.04%     90.18% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         5384      4.66%     94.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2949      2.55%     97.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1538      1.33%     98.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1145      0.99%     99.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          124      0.11%     99.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           86      0.07%     99.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          123      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       115608                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1602                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    108.913858                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    41.645506                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1601.161056                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1600     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1602                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1602                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.501873                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.480170                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.864489                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16            1178     73.53%     73.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              61      3.81%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             347     21.66%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              15      0.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1602                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  5128228000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             8399859250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 872435000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29390.32                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48140.32                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      698.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      105.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   698.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   105.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        6.29                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.62                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   81089                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4220                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.47                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               15.95                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     79519.86                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   42.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               391136340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               207890100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              603151500                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              64764540                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1247719200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1563891330                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            36131040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5171634510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      284967840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       104971320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9676257720                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           605.521590                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12456237250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     25942500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    528016000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    372955000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    742315250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2969841250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11340967000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               434347620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               230842260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              642685680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              73231380                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1240343520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1649717370                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            31737120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5222637540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      183369600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        90394485                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9799384245                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           613.226611                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12279898000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     13726000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    524794000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    348738750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    477388750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3161209750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11454179750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                127                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31960074                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3929668                       # Number of instructions committed
system.cpu00.committedOps                     6708619                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6636519                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu00.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       528014                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6636519                       # number of integer instructions
system.cpu00.num_fp_insts                       72664                       # number of float instructions
system.cpu00.num_int_register_reads          13236932                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5700344                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3549967                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2848660                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1648207                       # number of memory refs
system.cpu00.num_load_insts                   1224881                       # Number of load instructions
system.cpu00.num_store_insts                   423326                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             31960073.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                          599112                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22474      0.34%      0.34% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4932137     73.52%     73.85% # Class of executed instruction
system.cpu00.op_class::IntMult                  16838      0.25%     74.11% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36999      0.55%     74.66% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51964      0.77%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     75.43% # Class of executed instruction
system.cpu00.op_class::MemRead                1209834     18.03%     93.47% # Class of executed instruction
system.cpu00.op_class::MemWrite                421497      6.28%     99.75% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6708619                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                115                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29638487                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3636852                       # Number of instructions committed
system.cpu01.committedOps                     6242681                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             6170667                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu01.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       493440                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    6170667                       # number of integer instructions
system.cpu01.num_fp_insts                       72572                       # number of float instructions
system.cpu01.num_int_register_reads          12322726                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5303704                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3359275                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2676358                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1476441                       # number of memory refs
system.cpu01.num_load_insts                   1087591                       # Number of load instructions
system.cpu01.num_store_insts                   388850                       # Number of store instructions
system.cpu01.num_idle_cycles             2152946.397241                       # Number of idle cycles
system.cpu01.num_busy_cycles             27485540.602759                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.927360                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.072640                       # Percentage of idle cycles
system.cpu01.Branches                          564354                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4638077     74.30%     74.66% # Class of executed instruction
system.cpu01.op_class::IntMult                  16826      0.27%     74.93% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36985      0.59%     75.52% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51892      0.83%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.35% # Class of executed instruction
system.cpu01.op_class::MemRead                1072552     17.18%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                387021      6.20%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6242681                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                109                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29410872                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3517187                       # Number of instructions committed
system.cpu02.committedOps                     6068827                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5996856                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu02.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       482628                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5996856                       # number of integer instructions
system.cpu02.num_fp_insts                       72526                       # number of float instructions
system.cpu02.num_int_register_reads          11971314                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5151551                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3299517                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2622627                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1404135                       # number of memory refs
system.cpu02.num_load_insts                   1026001                       # Number of load instructions
system.cpu02.num_store_insts                   378134                       # Number of store instructions
system.cpu02.num_idle_cycles             2345872.346174                       # Number of idle cycles
system.cpu02.num_busy_cycles             27064999.653826                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.920238                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.079762                       # Percentage of idle cycles
system.cpu02.Branches                          553401                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4536585     74.75%     75.12% # Class of executed instruction
system.cpu02.op_class::IntMult                  16820      0.28%     75.40% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.61%     76.01% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51856      0.85%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     76.86% # Class of executed instruction
system.cpu02.op_class::MemRead                1010966     16.66%     93.52% # Class of executed instruction
system.cpu02.op_class::MemWrite                376305      6.20%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6068827                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29432688                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3509399                       # Number of instructions committed
system.cpu03.committedOps                     6056468                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5984540                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       481739                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5984540                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          11946663                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5141045                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3294419                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2618348                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1399576                       # number of memory refs
system.cpu03.num_load_insts                   1022400                       # Number of load instructions
system.cpu03.num_store_insts                   377176                       # Number of store instructions
system.cpu03.num_idle_cycles             2327521.633641                       # Number of idle cycles
system.cpu03.num_busy_cycles             27105166.366359                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.920921                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.079079                       # Percentage of idle cycles
system.cpu03.Branches                          552538                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4528841     74.78%     75.15% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.28%     75.43% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.61%     76.04% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.86%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.89% # Class of executed instruction
system.cpu03.op_class::MemRead                1007369     16.63%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                375347      6.20%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6056468                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                109                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       29413421                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3475471                       # Number of instructions committed
system.cpu04.committedOps                     6019783                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5947812                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu04.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       481163                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5947812                       # number of integer instructions
system.cpu04.num_fp_insts                       72526                       # number of float instructions
system.cpu04.num_int_register_reads          11864060                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5105439                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3291487                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2615247                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1377228                       # number of memory refs
system.cpu04.num_load_insts                   1000615                       # Number of load instructions
system.cpu04.num_store_insts                   376613                       # Number of store instructions
system.cpu04.num_idle_cycles             2343729.769964                       # Number of idle cycles
system.cpu04.num_busy_cycles             27069691.230036                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.920318                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.079682                       # Percentage of idle cycles
system.cpu04.Branches                          551990                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4514448     74.99%     75.37% # Class of executed instruction
system.cpu04.op_class::IntMult                  16820      0.28%     75.65% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36978      0.61%     76.26% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51856      0.86%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     77.12% # Class of executed instruction
system.cpu04.op_class::MemRead                 985580     16.37%     93.49% # Class of executed instruction
system.cpu04.op_class::MemWrite                374784      6.23%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6019783                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29436332                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3471926                       # Number of instructions committed
system.cpu05.committedOps                     6013599                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5941671                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       480661                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5941671                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          11852152                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5100336                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3288467                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2613000                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1375374                       # number of memory refs
system.cpu05.num_load_insts                    999233                       # Number of load instructions
system.cpu05.num_store_insts                   376141                       # Number of store instructions
system.cpu05.num_idle_cycles             2324453.549406                       # Number of idle cycles
system.cpu05.num_busy_cycles             27111878.450594                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.921035                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.078965                       # Percentage of idle cycles
system.cpu05.Branches                          551413                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4510174     75.00%     75.37% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.28%     75.65% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.61%     76.27% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.86%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.13% # Class of executed instruction
system.cpu05.op_class::MemRead                 984202     16.37%     93.50% # Class of executed instruction
system.cpu05.op_class::MemWrite                374312      6.22%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6013599                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                103                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       27054117                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3296613                       # Number of instructions committed
system.cpu06.committedOps                     5735226                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5663298                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu06.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       460049                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5663298                       # number of integer instructions
system.cpu06.num_fp_insts                       72480                       # number of float instructions
system.cpu06.num_int_register_reads          11305755                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4863187                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3175086                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2509970                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1272280                       # number of memory refs
system.cpu06.num_load_insts                    916721                       # Number of load instructions
system.cpu06.num_store_insts                   355559                       # Number of store instructions
system.cpu06.num_idle_cycles             4152879.455810                       # Number of idle cycles
system.cpu06.num_busy_cycles             22901237.544190                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.846497                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.153503                       # Percentage of idle cycles
system.cpu06.Branches                          530771                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4334895     75.58%     75.98% # Class of executed instruction
system.cpu06.op_class::IntMult                  16814      0.29%     76.27% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36971      0.64%     76.91% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51820      0.90%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.82% # Class of executed instruction
system.cpu06.op_class::MemRead                 901690     15.72%     93.54% # Class of executed instruction
system.cpu06.op_class::MemWrite                353730      6.17%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5735226                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12106625                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664743                       # Number of instructions committed
system.cpu07.committedOps                     4697552                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625667                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378911                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625667                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289955                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987844                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728603                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104447                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905213                       # number of memory refs
system.cpu07.num_load_insts                    630840                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7520579.020211                       # Number of idle cycles
system.cpu07.num_busy_cycles             4586045.979789                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378805                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621195                       # Percentage of idle cycles
system.cpu07.Branches                          449652                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664350     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615813     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697552                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                115                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31762141                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3792951                       # Number of instructions committed
system.cpu08.committedOps                     6507547                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6435533                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu08.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       515194                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6435533                       # number of integer instructions
system.cpu08.num_fp_insts                       72572                       # number of float instructions
system.cpu08.num_int_register_reads          12831945                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5525064                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3478928                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2785112                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1565988                       # number of memory refs
system.cpu08.num_load_insts                   1155398                       # Number of load instructions
system.cpu08.num_store_insts                   410590                       # Number of store instructions
system.cpu08.num_idle_cycles             196707.176513                       # Number of idle cycles
system.cpu08.num_busy_cycles             31565433.823487                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993807                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006193                       # Percentage of idle cycles
system.cpu08.Branches                          586120                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4813396     73.97%     74.31% # Class of executed instruction
system.cpu08.op_class::IntMult                  16826      0.26%     74.57% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.57%     75.14% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51892      0.80%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.94% # Class of executed instruction
system.cpu08.op_class::MemRead                1140359     17.52%     93.46% # Class of executed instruction
system.cpu08.op_class::MemWrite                408761      6.28%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6507547                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19434736                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2819788                       # Number of instructions committed
system.cpu09.committedOps                     4963289                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4891404                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       401050                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4891404                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9799524                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4209305                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2850328                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2215217                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993922                       # number of memory refs
system.cpu09.num_load_insts                    697333                       # Number of load instructions
system.cpu09.num_store_insts                   296589                       # Number of store instructions
system.cpu09.num_idle_cycles             7616585.536204                       # Number of idle cycles
system.cpu09.num_busy_cycles             11818150.463796                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608094                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391906                       # Percentage of idle cycles
system.cpu09.Branches                          471712                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3841378     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::MemRead                 682306     13.75%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294760      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4963289                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22159695                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2972125                       # Number of instructions committed
system.cpu10.committedOps                     5224458                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5152573                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       422817                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5152573                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads          10300017                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4426942                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2970059                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2324023                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1080935                       # number of memory refs
system.cpu10.num_load_insts                    762606                       # Number of load instructions
system.cpu10.num_store_insts                   318329                       # Number of store instructions
system.cpu10.num_idle_cycles             6795147.268906                       # Number of idle cycles
system.cpu10.num_busy_cycles             15364547.731094                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.693356                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.306644                       # Percentage of idle cycles
system.cpu10.Branches                          493504                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4015534     76.86%     77.29% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.32%     77.61% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.71%     78.32% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      0.99%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.31% # Class of executed instruction
system.cpu10.op_class::MemRead                 747579     14.31%     93.62% # Class of executed instruction
system.cpu10.op_class::MemWrite                316500      6.06%     99.68% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5224458                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 97                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       24668236                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3137734                       # Number of instructions committed
system.cpu11.committedOps                     5485607                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5413722                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu11.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       441925                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5413722                       # number of integer instructions
system.cpu11.num_fp_insts                       72434                       # number of float instructions
system.cpu11.num_int_register_reads          10813750                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4649875                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3075167                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2419535                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1178565                       # number of memory refs
system.cpu11.num_load_insts                    841156                       # Number of load instructions
system.cpu11.num_store_insts                   337409                       # Number of store instructions
system.cpu11.num_idle_cycles             5628171.596094                       # Number of idle cycles
system.cpu11.num_busy_cycles             19040064.403906                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.771845                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.228155                       # Percentage of idle cycles
system.cpu11.Branches                          512640                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4179053     76.18%     76.59% # Class of executed instruction
system.cpu11.op_class::IntMult                  16802      0.31%     76.90% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.67%     77.57% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51784      0.94%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.52% # Class of executed instruction
system.cpu11.op_class::MemRead                 826129     15.06%     93.58% # Class of executed instruction
system.cpu11.op_class::MemWrite                335580      6.12%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5485607                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       27054534                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3270680                       # Number of instructions committed
system.cpu12.committedOps                     5712935                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5641050                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       460802                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5641050                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads          11249816                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4839451                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3178987                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2513923                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1254620                       # number of memory refs
system.cpu12.num_load_insts                    898329                       # Number of load instructions
system.cpu12.num_store_insts                   356291                       # Number of store instructions
system.cpu12.num_idle_cycles             4152590.471604                       # Number of idle cycles
system.cpu12.num_busy_cycles             22901943.528396                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.846510                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.153490                       # Percentage of idle cycles
system.cpu12.Branches                          531510                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.39%      0.39% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4330326     75.80%     76.19% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.29%     76.49% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.65%     77.13% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      0.91%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.04% # Class of executed instruction
system.cpu12.op_class::MemRead                 883302     15.46%     93.50% # Class of executed instruction
system.cpu12.op_class::MemWrite                354462      6.20%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.26%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5712935                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24664707                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3163936                       # Number of instructions committed
system.cpu13.committedOps                     5507626                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5435741                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       441089                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5435741                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10869307                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4673580                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3070583                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2415369                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1196548                       # number of memory refs
system.cpu13.num_load_insts                    859987                       # Number of load instructions
system.cpu13.num_store_insts                   336561                       # Number of store instructions
system.cpu13.num_idle_cycles             5630089.891235                       # Number of idle cycles
system.cpu13.num_busy_cycles             19034617.108765                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.771735                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.228265                       # Percentage of idle cycles
system.cpu13.Branches                          511808                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4183083     75.95%     76.36% # Class of executed instruction
system.cpu13.op_class::IntMult                  16808      0.31%     76.66% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.67%     77.33% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.94%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.27% # Class of executed instruction
system.cpu13.op_class::MemRead                 844960     15.34%     93.62% # Class of executed instruction
system.cpu13.op_class::MemWrite                334732      6.08%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5507626                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4668736                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15980037000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4319423                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              606200                       # Transaction distribution
system.piobus.trans_dist::ReadResp             606200                       # Transaction distribution
system.piobus.trans_dist::WriteReq                456                       # Transaction distribution
system.piobus.trans_dist::WriteResp               456                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       152068                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       152068                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       117744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       117744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       107008                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       107008                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       106362                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       106362                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       105598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       105598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       105238                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       105238                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        84596                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        84596                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       139510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       139510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25776                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25776                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        47568                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        47568                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        66704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        66704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        85574                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        85574                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        65850                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        65850                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1213312                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       608272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       608272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       470976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       470976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       428032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       428032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       425448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       425448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       422392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       422392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       420952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       420952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       338384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       338384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       558040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       558040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       103104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       103104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       190272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       190272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       266816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       266816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       342296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       342296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       263400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       263400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4853248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           524116500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           343367500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          164027500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          129142500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          118929500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          118801500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         118287500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         118255500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          93835000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3693000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         153760000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28606000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          53076500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          74266500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          95292000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          72991500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                5178511                       # delay histogram for all message
system.ruby.delayHist::mean                 13.244852                       # delay histogram for all message
system.ruby.delayHist::gmean                11.748324                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.093583                       # delay histogram for all message
system.ruby.delayHist                    |      720121     13.91%     13.91% |     3446714     66.56%     80.46% |      338165      6.53%     86.99% |      478471      9.24%     96.23% |      194946      3.76%    100.00% |          94      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  5178511                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     79574216                      
system.ruby.outstanding_req_hist_seqr::mean     1.000125                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000087                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011199                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    79564234     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     79574216                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       79574216                      
system.ruby.latency_hist_seqr::mean          3.496002                      
system.ruby.latency_hist_seqr::gmean         1.490281                      
system.ruby.latency_hist_seqr::stdev        19.270788                      
system.ruby.latency_hist_seqr            |    79535621     99.95%     99.95% |       25746      0.03%     99.98% |       12030      0.02%    100.00% |         697      0.00%    100.00% |         115      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         79574216                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     78697877                      
system.ruby.hit_latency_hist_seqr::mean      1.755954                      
system.ruby.hit_latency_hist_seqr::gmean     1.418110                      
system.ruby.hit_latency_hist_seqr::stdev     1.302458                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58867206     74.80%     74.80% |           0      0.00%     74.80% |           0      0.00%     74.80% |    19830671     25.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     78697877                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       876339                      
system.ruby.miss_latency_hist_seqr::mean   159.757530                      
system.ruby.miss_latency_hist_seqr::gmean   128.603728                      
system.ruby.miss_latency_hist_seqr::stdev    94.228456                      
system.ruby.miss_latency_hist_seqr       |      837744     95.60%     95.60% |       25746      2.94%     98.53% |       12030      1.37%     99.91% |         697      0.08%     99.99% |         115      0.01%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       876339                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1479050                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        93836                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1572886                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      5144343                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1748                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5146091                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1341874                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        76408                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1418282                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4782509                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4784225                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1015913                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        41951                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1057864                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3998580                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1697                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4000277                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1095529                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        50397                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1145926                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4200447                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2512                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4202959                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1152623                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        59923                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1212546                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4380325                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2514                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4382839                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1114354                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        49982                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1164336                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4214640                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1718                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4216358                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1280756                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        70588                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1351344                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4650757                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1771                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4652528                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1276975                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        70133                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1347108                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4641213                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1743                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4642956                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1254810                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        70332                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1325142                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4615751                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1742                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4617493                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1253730                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        69738                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1323468                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4611153                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1732                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4612885                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1171196                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        59499                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1230695                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4394739                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4396454                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884717                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19351                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904068                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581354                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583019                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1410024                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        86922                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1496946                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4991641                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1745                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4993386                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951968                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29779                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981747                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3791884                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1704                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3793588                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        10808                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        43794                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        54602                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11041                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        43588                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        54629                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        10895                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        43664                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        54559                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        11442                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        43758                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        55200                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12317                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        43863                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        56180                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11227                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        43878                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        55105                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        12725                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        43918                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        56643                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10246                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        43713                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        53959                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        10962                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        43519                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        54481                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11029                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        43694                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        54723                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        10843                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        43542                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        54385                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        10382                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        43749                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        54131                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        10522                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        43776                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        54298                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        10849                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        43772                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        54621                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        10777                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        43966                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        54743                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        10656                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        43424                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        54080                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2580766                      
system.ruby.network.routers00.buffer_writes      2580766                      
system.ruby.network.routers00.sw_input_arbiter_activity      2598708                      
system.ruby.network.routers00.sw_output_arbiter_activity      2580766                      
system.ruby.network.routers00.crossbar_activity      2580766                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3226902                      
system.ruby.network.routers01.buffer_writes      3226902                      
system.ruby.network.routers01.sw_input_arbiter_activity      3262223                      
system.ruby.network.routers01.sw_output_arbiter_activity      3226902                      
system.ruby.network.routers01.crossbar_activity      3226902                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3111878                      
system.ruby.network.routers02.buffer_writes      3111878                      
system.ruby.network.routers02.sw_input_arbiter_activity      3146078                      
system.ruby.network.routers02.sw_output_arbiter_activity      3111878                      
system.ruby.network.routers02.crossbar_activity      3111878                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2224010                      
system.ruby.network.routers03.buffer_writes      2224010                      
system.ruby.network.routers03.sw_input_arbiter_activity      2237235                      
system.ruby.network.routers03.sw_output_arbiter_activity      2224010                      
system.ruby.network.routers03.crossbar_activity      2224010                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3694415                      
system.ruby.network.routers04.buffer_writes      3694415                      
system.ruby.network.routers04.sw_input_arbiter_activity      3753128                      
system.ruby.network.routers04.sw_output_arbiter_activity      3694415                      
system.ruby.network.routers04.crossbar_activity      3694415                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4213183                      
system.ruby.network.routers05.buffer_writes      4213183                      
system.ruby.network.routers05.sw_input_arbiter_activity      4262233                      
system.ruby.network.routers05.sw_output_arbiter_activity      4213183                      
system.ruby.network.routers05.crossbar_activity      4213183                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3669917                      
system.ruby.network.routers06.buffer_writes      3669917                      
system.ruby.network.routers06.sw_input_arbiter_activity      3743279                      
system.ruby.network.routers06.sw_output_arbiter_activity      3669917                      
system.ruby.network.routers06.crossbar_activity      3669917                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2491697                      
system.ruby.network.routers07.buffer_writes      2491697                      
system.ruby.network.routers07.sw_input_arbiter_activity      2507996                      
system.ruby.network.routers07.sw_output_arbiter_activity      2491697                      
system.ruby.network.routers07.crossbar_activity      2491697                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3392163                      
system.ruby.network.routers08.buffer_writes      3392163                      
system.ruby.network.routers08.sw_input_arbiter_activity      3422111                      
system.ruby.network.routers08.sw_output_arbiter_activity      3392163                      
system.ruby.network.routers08.crossbar_activity      3392163                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4157341                      
system.ruby.network.routers09.buffer_writes      4157341                      
system.ruby.network.routers09.sw_input_arbiter_activity      4232527                      
system.ruby.network.routers09.sw_output_arbiter_activity      4157341                      
system.ruby.network.routers09.crossbar_activity      4157341                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4680060                      
system.ruby.network.routers10.buffer_writes      4680060                      
system.ruby.network.routers10.sw_input_arbiter_activity      4747488                      
system.ruby.network.routers10.sw_output_arbiter_activity      4680060                      
system.ruby.network.routers10.crossbar_activity      4680060                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3255608                      
system.ruby.network.routers11.buffer_writes      3255608                      
system.ruby.network.routers11.sw_input_arbiter_activity      3300711                      
system.ruby.network.routers11.sw_output_arbiter_activity      3255608                      
system.ruby.network.routers11.crossbar_activity      3255608                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2175260                      
system.ruby.network.routers12.buffer_writes      2175260                      
system.ruby.network.routers12.sw_input_arbiter_activity      2189004                      
system.ruby.network.routers12.sw_output_arbiter_activity      2175260                      
system.ruby.network.routers12.crossbar_activity      2175260                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2752383                      
system.ruby.network.routers13.buffer_writes      2752383                      
system.ruby.network.routers13.sw_input_arbiter_activity      2779202                      
system.ruby.network.routers13.sw_output_arbiter_activity      2752383                      
system.ruby.network.routers13.crossbar_activity      2752383                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2890134                      
system.ruby.network.routers14.buffer_writes      2890134                      
system.ruby.network.routers14.sw_input_arbiter_activity      2919445                      
system.ruby.network.routers14.sw_output_arbiter_activity      2890134                      
system.ruby.network.routers14.crossbar_activity      2890134                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2024347                      
system.ruby.network.routers15.buffer_writes      2024347                      
system.ruby.network.routers15.sw_input_arbiter_activity      2036401                      
system.ruby.network.routers15.sw_output_arbiter_activity      2024347                      
system.ruby.network.routers15.crossbar_activity      2024347                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2406923     39.74%     39.74% |     2783627     45.96%     85.70% |      866307     14.30%    100.00%
system.ruby.network.packets_received::total      6056857                      
system.ruby.network.packets_injected     |     2406923     39.74%     39.74% |     2783627     45.96%     85.70% |      866307     14.30%    100.00%
system.ruby.network.packets_injected::total      6056857                      
system.ruby.network.packet_network_latency |    34489139                       |    32178952                       |     8053243                      
system.ruby.network.packet_queueing_latency |     5646593                       |     3170931                       |      866307                      
system.ruby.network.memory_received      |      697852     79.45%     79.45% |      180494     20.55%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       878346                      
system.ruby.network.memory_network_latency |     5039356                       |     1939421                       |           0                      
system.ruby.network.memory_queueing_latency |     1395719                       |      360988                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.329141                       |   11.560080                       |    9.296061                      
system.ruby.network.average_packet_vqueue_latency |    2.345980                       |    1.139136                       |           1                      
system.ruby.network.average_packet_network_latency    12.336652                      
system.ruby.network.average_packet_queueing_latency     1.598821                      
system.ruby.network.average_packet_latency    13.935473                      
system.ruby.network.average_memory_network_latency     7.945362                      
system.ruby.network.average_memory_queueing_latency     2.000017                      
system.ruby.network.average_memory_latency     9.945379                      
system.ruby.network.flits_received       |     5097195     32.94%     32.94% |     9510395     61.46%     94.40% |      866307      5.60%    100.00%
system.ruby.network.flits_received::total     15473897                      
system.ruby.network.flits_injected       |     5097195     32.94%     32.94% |     9510395     61.46%     94.40% |      866307      5.60%    100.00%
system.ruby.network.flits_injected::total     15473897                      
system.ruby.network.flit_network_latency |    79884948                       |    98271359                       |     8053243                      
system.ruby.network.flit_queueing_latency |    11027137                       |    11053751                       |      866307                      
system.ruby.network.average_flit_vnet_latency |   15.672335                       |   10.333047                       |    9.296061                      
system.ruby.network.average_flit_vqueue_latency |    2.163374                       |    1.162281                       |           1                      
system.ruby.network.average_flit_network_latency    12.033785                      
system.ruby.network.average_flit_queueing_latency     1.482962                      
system.ruby.network.average_flit_latency    13.516747                      
system.ruby.network.ext_in_link_utilization     15473897                      
system.ruby.network.ext_out_link_utilization     15473897                      
system.ruby.network.int_link_utilization     35066167                      
system.ruby.network.avg_link_utilization     2.065513                      
system.ruby.network.avg_vc_load          |    0.476579     23.07%     23.07% |    0.149258      7.23%     30.30% |    0.050617      2.45%     32.75% |    0.037967      1.84%     34.59% |    0.953240     46.15%     80.74% |    0.123222      5.97%     86.70% |    0.074386      3.60%     90.31% |    0.074931      3.63%     93.93% |    0.104257      5.05%     98.98% |    0.007503      0.36%     99.34% |    0.006777      0.33%     99.67% |    0.006776      0.33%    100.00%
system.ruby.network.avg_vc_load::total       2.065513                      
system.ruby.network.average_hops             2.266150                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15980037000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2559650                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.921070                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.553457                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.137883                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      434043     16.96%     16.96% |     1404928     54.89%     71.84% |       48060      1.88%     73.72% |      477585     18.66%     92.38% |      194940      7.62%    100.00% |          94      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2559650                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2603133                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.621708                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.027480                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.527941                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      282155     10.84%     10.84% |     1039587     39.94%     50.78% |      990666     38.06%     88.83% |      262000     10.06%     98.90% |       27833      1.07%     99.97% |         843      0.03%    100.00% |          43      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2603133                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         15728                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.094672                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.638257                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.802455                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3923     24.94%     24.94% |        7979     50.73%     75.67% |        3554     22.60%     98.27% |         269      1.71%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           15728                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     11748459                      
system.ruby.LD.latency_hist_seqr::mean       9.995247                      
system.ruby.LD.latency_hist_seqr::gmean      1.785724                      
system.ruby.LD.latency_hist_seqr::stdev     41.087419                      
system.ruby.LD.latency_hist_seqr         |    11274638     95.97%     95.97% |      449586      3.83%     99.79% |       12226      0.10%     99.90% |        3653      0.03%     99.93% |        3996      0.03%     99.96% |        3866      0.03%    100.00% |         397      0.00%    100.00% |          62      0.00%    100.00% |          13      0.00%    100.00% |          22      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11748459                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11122248                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.739214                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.407182                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.292751                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8381674     75.36%     75.36% |           0      0.00%     75.36% |           0      0.00%     75.36% |     2740574     24.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11122248                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       626211                      
system.ruby.LD.miss_latency_hist_seqr::mean   156.632150                      
system.ruby.LD.miss_latency_hist_seqr::gmean   122.872301                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.495961                      
system.ruby.LD.miss_latency_hist_seqr    |      152390     24.34%     24.34% |      449586     71.79%     96.13% |       12226      1.95%     98.08% |        3653      0.58%     98.67% |        3996      0.64%     99.30% |        3866      0.62%     99.92% |         397      0.06%     99.98% |          62      0.01%     99.99% |          13      0.00%    100.00% |          22      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       626211                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      5015117                      
system.ruby.ST.latency_hist_seqr::mean       9.024676                      
system.ruby.ST.latency_hist_seqr::gmean      1.681898                      
system.ruby.ST.latency_hist_seqr::stdev     39.409165                      
system.ruby.ST.latency_hist_seqr         |     5001830     99.74%     99.74% |        9160      0.18%     99.92% |        3830      0.08%     99.99% |         215      0.00%    100.00% |          75      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       5015117                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4792596                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.677635                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.367704                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.254478                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3710053     77.41%     77.41% |           0      0.00%     77.41% |           0      0.00%     77.41% |     1082543     22.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4792596                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       222521                      
system.ruby.ST.miss_latency_hist_seqr::mean   167.263229                      
system.ruby.ST.miss_latency_hist_seqr::gmean   144.559642                      
system.ruby.ST.miss_latency_hist_seqr::stdev    93.632546                      
system.ruby.ST.miss_latency_hist_seqr    |      209234     94.03%     94.03% |        9160      4.12%     98.15% |        3830      1.72%     99.87% |         215      0.10%     99.96% |          75      0.03%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       222521                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     62025058                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.842861                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.432247                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.074665                      
system.ruby.IFETCH.latency_hist_seqr     |    62003585     99.97%     99.97% |       20514      0.03%    100.00% |         497      0.00%    100.00% |         125      0.00%    100.00% |         162      0.00%    100.00% |         151      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     62025058                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61999336                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.773305                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.429526                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.312217                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    46017868     74.22%     74.22% |           0      0.00%     74.22% |           0      0.00%     74.22% |    15981468     25.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61999336                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        25722                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   169.498756                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   140.282080                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    88.120926                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4249     16.52%     16.52% |       20514     79.75%     96.27% |         497      1.93%     98.20% |         125      0.49%     98.69% |         162      0.63%     99.32% |         151      0.59%     99.91% |          18      0.07%     99.98% |           1      0.00%     99.98% |           0      0.00%     99.98% |           5      0.02%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        25722                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       785582                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.526901                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.059772                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.880371                      
system.ruby.RMW_Read.latency_hist_seqr   |      783983     99.80%     99.80% |        1485      0.19%     99.99% |          62      0.01%     99.99% |          23      0.00%    100.00% |           9      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       785582                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       783697                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.099857                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.047225                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.538146                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      757611     96.67%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |       26086      3.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       783697                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1885                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   179.072149                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   149.839797                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    94.712477                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         286     15.17%     15.17% |        1485     78.78%     93.95% |          62      3.29%     97.24% |          23      1.22%     98.46% |           9      0.48%     98.94% |          16      0.85%     99.79% |           4      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1885                      
system.ruby.Directory_Controller.Fetch   |      174747     25.04%     25.04% |      174179     24.96%     50.00% |      174431     25.00%     75.00% |      174495     25.00%    100.00%
system.ruby.Directory_Controller.Fetch::total       697852                      
system.ruby.Directory_Controller.Data    |       26672     25.16%     25.16% |       26404     24.90%     50.06% |       26491     24.99%     75.05% |       26456     24.95%    100.00%
system.ruby.Directory_Controller.Data::total       106023                      
system.ruby.Directory_Controller.Memory_Data |      174747     25.04%     25.04% |      174179     24.96%     50.00% |      174431     25.00%     75.00% |      174495     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       697852                      
system.ruby.Directory_Controller.Memory_Ack |       26672     25.16%     25.16% |       26404     24.90%     50.06% |       26491     24.99%     75.05% |       26456     24.95%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       106023                      
system.ruby.Directory_Controller.CleanReplacement |       18741     25.17%     25.17% |       18474     24.81%     49.97% |       18559     24.92%     74.89% |       18697     25.11%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        74471                      
system.ruby.Directory_Controller.I.Fetch |      174747     25.04%     25.04% |      174179     24.96%     50.00% |      174431     25.00%     75.00% |      174495     25.00%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       697852                      
system.ruby.Directory_Controller.M.Data  |       26672     25.16%     25.16% |       26404     24.90%     50.06% |       26491     24.99%     75.05% |       26456     24.95%    100.00%
system.ruby.Directory_Controller.M.Data::total       106023                      
system.ruby.Directory_Controller.M.CleanReplacement |       18741     25.17%     25.17% |       18474     24.81%     49.97% |       18559     24.92%     74.89% |       18697     25.11%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        74471                      
system.ruby.Directory_Controller.IM.Memory_Data |      174747     25.04%     25.04% |      174179     24.96%     50.00% |      174431     25.00%     75.00% |      174495     25.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       697852                      
system.ruby.Directory_Controller.MI.Memory_Ack |       26672     25.16%     25.16% |       26404     24.90%     50.06% |       26491     24.99%     75.05% |       26456     24.95%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total       106023                      
system.ruby.L1Cache_Controller.Load      |     1060778      9.03%      9.03% |      957746      8.15%     17.18% |      906811      7.72%     24.90% |      903941      7.69%     32.59% |      882890      7.51%     40.11% |        4200      0.04%     40.14% |        4200      0.04%     40.18% |      881853      7.51%     47.69% |      819953      6.98%     54.67% |      615029      5.23%     59.90% |     1003800      8.54%     68.44% |      659384      5.61%     74.06% |      702891      5.98%     80.04% |      762333      6.49%     86.53% |      800630      6.81%     93.34% |      782020      6.66%    100.00%
system.ruby.L1Cache_Controller.Load::total     11748459                      
system.ruby.L1Cache_Controller.Ifetch    |     5146092      8.30%      8.30% |     4784226      7.71%     16.01% |     4652529      7.50%     23.51% |     4642957      7.49%     31.00% |     4617494      7.44%     38.44% |           0      0.00%     38.44% |           0      0.00%     38.44% |     4612886      7.44%     45.88% |     4396455      7.09%     52.97% |     3583020      5.78%     58.74% |     4993387      8.05%     66.79% |     3793589      6.12%     72.91% |     4000278      6.45%     79.36% |     4202960      6.78%     86.14% |     4382840      7.07%     93.20% |     4216359      6.80%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     62025072                      
system.ruby.L1Cache_Controller.Store     |      512108      8.83%      8.83% |      460536      7.94%     16.77% |      444533      7.66%     24.43% |      443167      7.64%     32.07% |      442252      7.62%     39.70% |        4200      0.07%     39.77% |        4200      0.07%     39.84% |      441615      7.61%     47.45% |      410742      7.08%     54.53% |      289039      4.98%     59.52% |      493146      8.50%     68.02% |      322363      5.56%     73.58% |      354973      6.12%     79.70% |      383593      6.61%     86.31% |      411916      7.10%     93.41% |      382316      6.59%    100.00%
system.ruby.L1Cache_Controller.Store::total      5800699                      
system.ruby.L1Cache_Controller.Inv       |         972      6.96%      6.96% |         890      6.37%     13.34% |         800      5.73%     19.07% |         963      6.90%     25.96% |         873      6.25%     32.22% |         187      1.34%     33.56% |         237      1.70%     35.25% |         738      5.29%     40.54% |         863      6.18%     46.72% |        1659     11.88%     58.60% |         987      7.07%     65.67% |        1021      7.31%     72.98% |        1065      7.63%     80.61% |         894      6.40%     87.01% |         846      6.06%     93.07% |         967      6.93%    100.00%
system.ruby.L1Cache_Controller.Inv::total        13962                      
system.ruby.L1Cache_Controller.L1_Replacement |       93960     11.02%     11.02% |       76537      8.98%     20.00% |       70755      8.30%     28.30% |       70276      8.24%     36.54% |       70470      8.27%     44.81% |           0      0.00%     44.81% |           0      0.00%     44.81% |       69886      8.20%     53.01% |       59637      7.00%     60.01% |       19480      2.29%     62.29% |       87053     10.21%     72.50% |       29945      3.51%     76.02% |       42104      4.94%     80.95% |       51355      6.02%     86.98% |       60872      7.14%     94.12% |       50131      5.88%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       852461                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.85%      2.85% |          50      2.85%      5.70% |          52      2.96%      8.67% |          52      2.96%     11.63% |          44      2.51%     14.14% |         525     29.93%     44.07% |         525     29.93%     74.00% |          52      2.96%     76.97% |          52      2.96%     79.93% |          52      2.96%     82.90% |          52      2.96%     85.86% |          52      2.96%     88.83% |          50      2.85%     91.68% |          52      2.96%     94.64% |          50      2.85%     97.49% |          44      2.51%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1754                      
system.ruby.L1Cache_Controller.Data      |          25      7.31%      7.31% |          24      7.02%     14.33% |          25      7.31%     21.64% |          24      7.02%     28.65% |          20      5.85%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |          25      7.31%     41.81% |          25      7.31%     49.12% |          26      7.60%     56.73% |          26      7.60%     64.33% |          26      7.60%     71.93% |          25      7.31%     79.24% |          26      7.60%     86.84% |          24      7.02%     93.86% |          21      6.14%    100.00%
system.ruby.L1Cache_Controller.Data::total          342                      
system.ruby.L1Cache_Controller.Data_Exclusive |       90156     14.44%     14.44% |       72882     11.67%     26.11% |       58139      9.31%     35.42% |       57481      9.21%     44.63% |       47982      7.68%     52.31% |          14      0.00%     52.31% |          10      0.00%     52.31% |       47633      7.63%     59.94% |       37338      5.98%     65.92% |       15918      2.55%     68.47% |       74268     11.89%     80.37% |       15710      2.52%     82.88% |       16397      2.63%     85.51% |       26457      4.24%     89.75% |       26829      4.30%     94.04% |       37205      5.96%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       624419                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.55% |          75      4.28%     12.83% |          75      4.28%     17.10% |          75      4.28%     21.38% |         350     19.95%     41.33% |         354     20.18%     61.52% |          75      4.28%     65.79% |          75      4.28%     70.07% |          75      4.28%     74.34% |          75      4.28%     78.62% |          75      4.28%     82.90% |          75      4.28%     87.17% |          75      4.28%     91.45% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1754                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5327      2.14%      2.14% |        5142      2.06%      4.20% |       14119      5.67%      9.87% |       14295      5.74%     15.61% |       23996      9.63%     25.24% |         175      0.07%     25.31% |         175      0.07%     25.38% |       23736      9.53%     34.91% |       23775      9.54%     44.45% |        4996      2.01%     46.46% |       14297      5.74%     52.20% |       15671      6.29%     58.49% |       27150     10.90%     69.39% |       26350     10.58%     79.97% |       35508     14.25%     94.22% |       14398      5.78%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       249110                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           2      0.28%      0.41% |           2      0.28%      0.69% |           3      0.41%      1.10% |           3      0.41%      1.52% |         350     48.34%     49.86% |         350     48.34%     98.20% |           2      0.28%     98.48% |           2      0.28%     98.76% |           1      0.14%     98.90% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.31% |           1      0.14%     99.45% |           2      0.28%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          724                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.46%      2.46% |          25      2.37%      4.83% |          26      2.46%      7.29% |          25      2.37%      9.66% |          21      1.99%     11.65% |         350     33.14%     44.79% |         350     33.14%     77.94% |          26      2.46%     80.40% |          26      2.46%     82.86% |          27      2.56%     85.42% |          27      2.56%     87.97% |          27      2.56%     90.53% |          26      2.46%     92.99% |          27      2.56%     95.55% |          25      2.37%     97.92% |          22      2.08%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1056                      
system.ruby.L1Cache_Controller.WB_Ack    |       92688     11.13%     11.13% |       75262      9.04%     20.17% |       69435      8.34%     28.51% |       68979      8.28%     36.79% |       69187      8.31%     45.10% |           0      0.00%     45.10% |           0      0.00%     45.10% |       68584      8.24%     53.33% |       58346      7.01%     60.34% |       18205      2.19%     62.53% |       85769     10.30%     72.83% |       28626      3.44%     76.26% |       40799      4.90%     81.16% |       49244      5.91%     87.08% |       58771      7.06%     94.14% |       48837      5.86%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       832732                      
system.ruby.L1Cache_Controller.NP.Load   |       90232     14.42%     14.42% |       72958     11.66%     26.08% |       58216      9.30%     35.38% |       57559      9.20%     44.57% |       48060      7.68%     52.25% |         182      0.03%     52.28% |         182      0.03%     52.31% |       47709      7.62%     59.93% |       37416      5.98%     65.91% |       15996      2.56%     68.47% |       74346     11.88%     80.35% |       15788      2.52%     82.87% |       16475      2.63%     85.50% |       26535      4.24%     89.74% |       26907      4.30%     94.04% |       37283      5.96%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       625844                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1661      6.61%      6.61% |        1665      6.63%     13.24% |        1702      6.78%     20.02% |        1679      6.69%     26.71% |        1670      6.65%     33.35% |           0      0.00%     33.35% |           0      0.00%     33.35% |        1685      6.71%     40.06% |        1670      6.65%     46.71% |        1665      6.63%     53.34% |        1665      6.63%     59.97% |        1702      6.78%     66.75% |        1687      6.72%     73.47% |        2494      9.93%     83.40% |        2485      9.89%     93.29% |        1685      6.71%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25115                      
system.ruby.L1Cache_Controller.NP.Store  |        3602      1.61%      1.61% |        3448      1.54%      3.15% |       12371      5.53%      8.68% |       12573      5.62%     14.30% |       22271      9.96%     24.26% |         175      0.08%     24.34% |         175      0.08%     24.42% |       22027      9.85%     34.26% |       22082      9.87%     44.13% |        3354      1.50%     45.63% |       12575      5.62%     51.25% |       13990      6.25%     57.51% |       25475     11.39%     68.90% |       23861     10.67%     79.56% |       33015     14.76%     94.32% |       12698      5.68%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       223692                      
system.ruby.L1Cache_Controller.NP.Inv    |         660      7.00%      7.00% |         606      6.43%     13.43% |         597      6.33%     19.76% |         694      7.36%     27.12% |         633      6.71%     33.84% |           0      0.00%     33.84% |           0      0.00%     33.84% |         531      5.63%     39.47% |         638      6.77%     46.23% |         875      9.28%     55.52% |         702      7.45%     62.96% |         701      7.44%     70.40% |         763      8.09%     78.49% |         687      7.29%     85.78% |         621      6.59%     92.36% |         720      7.64%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         9428                      
system.ruby.L1Cache_Controller.I.Load    |           1      0.27%      0.27% |           1      0.27%      0.54% |           0      0.00%      0.54% |           0      0.00%      0.54% |           0      0.00%      0.54% |         182     49.59%     50.14% |         182     49.59%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          367                      
system.ruby.L1Cache_Controller.I.Ifetch  |          87     14.33%     14.33% |          51      8.40%     22.73% |          69     11.37%     34.10% |          64     10.54%     44.65% |          72     11.86%     56.51% |           0      0.00%     56.51% |           0      0.00%     56.51% |          47      7.74%     64.25% |          45      7.41%     71.66% |           0      0.00%     71.66% |          80     13.18%     84.84% |           2      0.33%     85.17% |          10      1.65%     86.82% |          18      2.97%     89.79% |          29      4.78%     94.56% |          33      5.44%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          607                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          81     12.80%     12.80% |          77     12.16%     24.96% |          42      6.64%     31.60% |          67     10.58%     42.18% |          51      8.06%     50.24% |           0      0.00%     50.24% |           0      0.00%     50.24% |          56      8.85%     59.08% |          45      7.11%     66.19% |           0      0.00%     66.19% |          74     11.69%     77.88% |           3      0.47%     78.36% |          18      2.84%     81.20% |          36      5.69%     86.89% |          45      7.11%     94.00% |          38      6.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          633                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.52%      3.52% |         521      3.52%      7.05% |         521      3.52%     10.57% |         522      3.53%     14.10% |         522      3.53%     17.63% |        3730     25.23%     42.86% |        3750     25.37%     68.23% |         521      3.52%     71.75% |         522      3.53%     75.28% |         522      3.53%     78.81% |         522      3.53%     82.35% |         522      3.53%     85.88% |         522      3.53%     89.41% |         522      3.53%     92.94% |         522      3.53%     96.47% |         522      3.53%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14784                      
system.ruby.L1Cache_Controller.S.Ifetch  |     5144343      8.30%      8.30% |     4782509      7.71%     16.01% |     4650757      7.50%     23.51% |     4641213      7.49%     31.00% |     4615751      7.44%     38.44% |           0      0.00%     38.44% |           0      0.00%     38.44% |     4611153      7.44%     45.88% |     4394739      7.09%     52.97% |     3581354      5.78%     58.75% |     4991641      8.05%     66.80% |     3791884      6.12%     72.91% |     3998580      6.45%     79.36% |     4200447      6.77%     86.14% |     4380325      7.07%     93.20% |     4214640      6.80%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61999336                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         311      7.89%      7.89% |         283      7.18%     15.08% |         203      5.15%     20.23% |         269      6.83%     27.06% |         240      6.09%     33.15% |         187      4.75%     37.89% |         237      6.02%     43.91% |         206      5.23%     49.14% |         224      5.69%     54.82% |         355      9.01%     63.83% |         285      7.23%     71.07% |         217      5.51%     76.57% |         260      6.60%     83.17% |         206      5.23%     88.40% |         223      5.66%     94.06% |         234      5.94%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3940                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1191      6.24%      6.24% |        1198      6.27%     12.51% |        1278      6.69%     19.20% |        1230      6.44%     25.64% |        1232      6.45%     32.10% |           0      0.00%     32.10% |           0      0.00%     32.10% |        1246      6.52%     38.62% |        1246      6.52%     45.15% |        1275      6.68%     51.82% |        1210      6.34%     58.16% |        1316      6.89%     65.05% |        1287      6.74%     71.79% |        2075     10.87%     82.66% |        2056     10.77%     93.42% |        1256      6.58%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        19096                      
system.ruby.L1Cache_Controller.E.Load    |      279147      7.30%      7.30% |      269028      7.03%     14.33% |      264982      6.93%     21.26% |      251869      6.58%     27.84% |      267746      7.00%     34.84% |         106      0.00%     34.85% |          86      0.00%     34.85% |      284228      7.43%     42.28% |      268059      7.01%     49.29% |      286848      7.50%     56.79% |      287529      7.52%     64.30% |      278059      7.27%     71.57% |      271414      7.10%     78.67% |      279238      7.30%     85.97% |      275659      7.21%     93.18% |      260946      6.82%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3824944                      
system.ruby.L1Cache_Controller.E.Store   |       78472     17.00%     17.00% |       61350     13.29%     30.29% |       46502     10.07%     40.36% |       45929      9.95%     50.31% |       36139      7.83%     58.14% |           0      0.00%     58.14% |           0      0.00%     58.14% |       36043      7.81%     65.95% |       25691      5.57%     71.51% |        4376      0.95%     72.46% |       62661     13.57%     86.04% |        4327      0.94%     86.97% |        4348      0.94%     87.92% |       14921      3.23%     91.15% |       15205      3.29%     94.44% |       25655      5.56%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       461619                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         119     76.28%     76.28% |           0      0.00%     76.28% |          26     16.67%     92.95% |           7      4.49%     97.44% |           1      0.64%     98.08% |           0      0.00%     98.08% |           3      1.92%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          156                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11500      7.18%      7.18% |       11339      7.08%     14.26% |       11449      7.15%     21.41% |       11367      7.10%     28.51% |       11659      7.28%     35.78% |           0      0.00%     35.78% |           0      0.00%     35.78% |       11405      7.12%     42.91% |       11459      7.15%     50.06% |       11354      7.09%     57.15% |       11424      7.13%     64.28% |       11196      6.99%     71.27% |       11860      7.40%     78.68% |       11351      7.09%     85.76% |       11436      7.14%     92.90% |       11365      7.10%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160164                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Load    |      690877      9.49%      9.49% |      615238      8.45%     17.93% |      583092      8.01%     25.94% |      593991      8.16%     34.10% |      566562      7.78%     41.88% |           0      0.00%     41.88% |           0      0.00%     41.88% |      549394      7.54%     49.42% |      513956      7.06%     56.48% |      311663      4.28%     60.76% |      641403      8.81%     69.57% |      365015      5.01%     74.58% |      414480      5.69%     80.27% |      456038      6.26%     86.53% |      497542      6.83%     93.36% |      483269      6.64%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7282520                      
system.ruby.L1Cache_Controller.M.Store   |      430033      8.41%      8.41% |      395737      7.74%     16.15% |      385659      7.54%     23.69% |      384664      7.52%     31.21% |      383841      7.50%     38.71% |        3675      0.07%     38.78% |        3675      0.07%     38.85% |      383544      7.50%     46.35% |      362968      7.10%     53.45% |      281308      5.50%     58.95% |      417909      8.17%     67.12% |      304045      5.94%     73.07% |      325149      6.36%     79.42% |      344810      6.74%     86.16% |      363695      7.11%     93.27% |      343962      6.73%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5114674                      
system.ruby.L1Cache_Controller.M.Inv     |           1      0.23%      0.23% |           1      0.23%      0.46% |           0      0.00%      0.46% |           0      0.00%      0.46% |           0      0.00%      0.46% |           0      0.00%      0.46% |           0      0.00%      0.46% |           1      0.23%      0.68% |           1      0.23%      0.91% |         310     70.78%     71.69% |           0      0.00%     71.69% |          77     17.58%     89.27% |          35      7.99%     97.26% |           0      0.00%     97.26% |           2      0.46%     97.72% |          10      2.28%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          438                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       81188     12.07%     12.07% |       63923      9.50%     21.58% |       57986      8.62%     30.20% |       57612      8.57%     38.76% |       57528      8.55%     47.32% |           0      0.00%     47.32% |           0      0.00%     47.32% |       57179      8.50%     55.82% |       46887      6.97%     62.79% |        6851      1.02%     63.81% |       74345     11.05%     74.86% |       17430      2.59%     77.45% |       28939      4.30%     81.76% |       37893      5.63%     87.39% |       47335      7.04%     94.43% |       37472      5.57%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       672568                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.85%      2.85% |          50      2.85%      5.70% |          52      2.96%      8.67% |          52      2.96%     11.63% |          44      2.51%     14.14% |         525     29.93%     44.07% |         525     29.93%     74.00% |          52      2.96%     76.97% |          52      2.96%     79.93% |          52      2.96%     82.90% |          52      2.96%     85.86% |          52      2.96%     88.83% |          50      2.85%     91.68% |          52      2.96%     94.64% |          50      2.85%     97.49% |          44      2.51%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1754                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       90156     14.44%     14.44% |       72882     11.67%     26.11% |       58139      9.31%     35.42% |       57481      9.21%     44.63% |       47982      7.68%     52.31% |          14      0.00%     52.31% |          10      0.00%     52.31% |       47633      7.63%     59.94% |       37338      5.98%     65.92% |       15918      2.55%     68.47% |       74268     11.89%     80.37% |       15710      2.52%     82.88% |       16397      2.63%     85.51% |       26457      4.24%     89.75% |       26829      4.30%     94.04% |       37205      5.96%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       624419                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.55% |          75      4.28%     12.83% |          75      4.28%     17.10% |          75      4.28%     21.38% |         350     19.95%     41.33% |         354     20.18%     61.52% |          75      4.28%     65.79% |          75      4.28%     70.07% |          75      4.28%     74.34% |          75      4.28%     78.62% |          75      4.28%     82.90% |          75      4.28%     87.17% |          75      4.28%     91.45% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1754                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1750      6.79%      6.79% |        1718      6.67%     13.46% |        1773      6.88%     20.35% |        1746      6.78%     27.12% |        1745      6.77%     33.90% |           0      0.00%     33.90% |           0      0.00%     33.90% |        1734      6.73%     40.63% |        1718      6.67%     47.30% |        1668      6.48%     53.77% |        1748      6.79%     60.56% |        1707      6.63%     67.19% |        1700      6.60%     73.78% |        2515      9.76%     83.55% |        2517      9.77%     93.32% |        1721      6.68%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        25760                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.31%      7.31% |          24      7.02%     14.33% |          25      7.31%     21.64% |          24      7.02%     28.65% |          20      5.85%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |          25      7.31%     41.81% |          25      7.31%     49.12% |          26      7.60%     56.73% |          26      7.60%     64.33% |          26      7.60%     71.93% |          25      7.31%     79.24% |          26      7.60%     86.84% |          24      7.02%     93.86% |          21      6.14%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          342                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3577      1.60%      1.60% |        3424      1.53%      3.13% |       12346      5.53%      8.66% |       12549      5.62%     14.28% |       22251      9.96%     24.24% |         175      0.08%     24.32% |         175      0.08%     24.40% |       22002      9.85%     34.25% |       22057      9.88%     44.13% |        3328      1.49%     45.62% |       12549      5.62%     51.23% |       13964      6.25%     57.49% |       25450     11.39%     68.88% |       23835     10.67%     79.55% |       32991     14.77%     94.32% |       12677      5.68%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       223350                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           2     20.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total           10                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.46%      2.46% |          25      2.37%      4.83% |          26      2.46%      7.29% |          25      2.37%      9.66% |          21      1.99%     11.65% |         350     33.14%     44.79% |         350     33.14%     77.94% |          26      2.46%     80.40% |          26      2.46%     82.86% |          27      2.56%     85.42% |          27      2.56%     87.97% |          27      2.56%     90.53% |          26      2.46%     92.99% |          27      2.56%     95.55% |          25      2.37%     97.92% |          22      2.08%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1056                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       92688     11.13%     11.13% |       75262      9.04%     20.17% |       69435      8.34%     28.51% |       68979      8.28%     36.79% |       69187      8.31%     45.10% |           0      0.00%     45.10% |           0      0.00%     45.10% |       68584      8.24%     53.33% |       58346      7.01%     60.34% |       18205      2.19%     62.53% |       85769     10.30%     72.83% |       28626      3.44%     76.26% |       40799      4.90%     81.16% |       49244      5.91%     87.08% |       58771      7.06%     94.14% |       48837      5.86%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       832732                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1614      6.27%      6.27% |        1519      5.90%     12.18% |        1740      6.76%     18.94% |        1375      5.34%     24.29% |        1735      6.74%     31.03% |        1457      5.66%     36.69% |        1506      5.85%     42.55% |        1424      5.54%     48.08% |        1528      5.94%     54.02% |        1309      5.09%     59.11% |        1445      5.62%     64.73% |        1438      5.59%     70.32% |        1391      5.41%     75.72% |        1447      5.62%     81.35% |        3346     13.01%     94.35% |        1453      5.65%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        25727                      
system.ruby.L2Cache_Controller.L1_GETS   |       39085      6.24%      6.24% |       39032      6.23%     12.47% |       38578      6.16%     18.64% |       39244      6.27%     24.90% |       38630      6.17%     31.07% |       38704      6.18%     37.25% |       38839      6.20%     43.45% |       39096      6.24%     49.70% |       39256      6.27%     55.97% |       38808      6.20%     62.16% |       39129      6.25%     68.41% |       39828      6.36%     74.77% |       40299      6.44%     81.21% |       39812      6.36%     87.56% |       39350      6.28%     93.85% |       38524      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       626214                      
system.ruby.L2Cache_Controller.L1_GETX   |       13875      6.20%      6.20% |       14051      6.28%     12.48% |       14123      6.31%     18.80% |       14077      6.29%     25.09% |       13995      6.26%     31.35% |       13915      6.22%     37.57% |       13897      6.21%     43.78% |       14045      6.28%     50.06% |       13903      6.22%     56.27% |       13907      6.22%     62.49% |       13929      6.23%     68.72% |       13878      6.20%     74.92% |       14434      6.45%     81.37% |       13790      6.16%     87.54% |       13919      6.22%     93.76% |       13954      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       223692                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       51952      6.24%      6.24% |       52075      6.25%     12.49% |       51640      6.20%     18.69% |       52257      6.28%     24.97% |       51558      6.19%     31.16% |       51499      6.18%     37.34% |       51616      6.20%     43.54% |       52024      6.25%     49.79% |       52041      6.25%     56.04% |       51588      6.20%     62.23% |       51943      6.24%     68.47% |       52598      6.32%     74.79% |       53669      6.44%     81.23% |       52539      6.31%     87.54% |       52261      6.28%     93.82% |       51472      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       832732                      
system.ruby.L2Cache_Controller.L2_Replacement |        6697      6.34%      6.34% |        6587      6.23%     12.57% |        6533      6.18%     18.76% |        6621      6.27%     25.02% |        6544      6.19%     31.22% |        6594      6.24%     37.46% |        6596      6.24%     43.70% |        6553      6.20%     49.91% |        6666      6.31%     56.22% |        6472      6.13%     62.34% |        6559      6.21%     68.55% |        6619      6.27%     74.81% |        6661      6.30%     81.12% |        6651      6.30%     87.41% |        6708      6.35%     93.76% |        6588      6.24%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total       105649                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4694      6.27%      6.27% |        4610      6.16%     12.43% |        4550      6.08%     18.51% |        4633      6.19%     24.70% |        4604      6.15%     30.85% |        4711      6.29%     37.15% |        4699      6.28%     43.42% |        4743      6.34%     49.76% |        4817      6.44%     56.20% |        4498      6.01%     62.21% |        4610      6.16%     68.37% |        4691      6.27%     74.63% |        4730      6.32%     80.95% |        4755      6.35%     87.31% |        4795      6.41%     93.71% |        4705      6.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        74845                      
system.ruby.L2Cache_Controller.Mem_Data  |       43724      6.27%      6.27% |       43518      6.24%     12.50% |       43421      6.22%     18.72% |       43596      6.25%     24.97% |       43444      6.23%     31.20% |       43609      6.25%     37.45% |       43636      6.25%     43.70% |       43632      6.25%     49.95% |       43828      6.28%     56.23% |       43286      6.20%     62.43% |       43526      6.24%     68.67% |       43624      6.25%     74.92% |       43751      6.27%     81.19% |       43766      6.27%     87.46% |       43848      6.28%     93.75% |       43643      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       697852                      
system.ruby.L2Cache_Controller.Mem_Ack   |       11391      6.31%      6.31% |       11197      6.20%     12.51% |       11083      6.14%     18.65% |       11254      6.24%     24.89% |       11148      6.18%     31.07% |       11305      6.26%     37.33% |       11295      6.26%     43.59% |       11296      6.26%     49.85% |       11483      6.36%     56.21% |       10970      6.08%     62.29% |       11169      6.19%     68.47% |       11310      6.27%     74.74% |       11391      6.31%     81.05% |       11406      6.32%     87.37% |       11503      6.37%     93.74% |       11293      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       180494                      
system.ruby.L2Cache_Controller.WB_Data   |         106      4.84%      4.84% |         101      4.61%      9.44% |         119      5.43%     14.87% |         120      5.47%     20.35% |         124      5.66%     26.00% |         167      7.62%     33.62% |         169      7.71%     41.33% |         162      7.39%     48.72% |         161      7.34%     56.07% |         164      7.48%     63.55% |         165      7.53%     71.08% |         148      6.75%     77.83% |         145      6.61%     84.44% |         144      6.57%     91.01% |         100      4.56%     95.57% |          97      4.43%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2192                      
system.ruby.L2Cache_Controller.Ack       |           5      8.62%      8.62% |           1      1.72%     10.34% |           2      3.45%     13.79% |           2      3.45%     17.24% |           3      5.17%     22.41% |           6     10.34%     32.76% |           4      6.90%     39.66% |           4      6.90%     46.55% |           3      5.17%     51.72% |           2      3.45%     55.17% |           5      8.62%     63.79% |           2      3.45%     67.24% |           7     12.07%     79.31% |           2      3.45%     82.76% |           5      8.62%     91.38% |           5      8.62%    100.00%
system.ruby.L2Cache_Controller.Ack::total           58                      
system.ruby.L2Cache_Controller.Ack_all   |         785      6.33%      6.33% |         797      6.43%     12.76% |         834      6.73%     19.48% |         722      5.82%     25.31% |         796      6.42%     31.73% |         840      6.77%     38.50% |         804      6.48%     44.98% |         770      6.21%     51.19% |         832      6.71%     57.90% |         671      5.41%     63.31% |         724      5.84%     69.15% |         760      6.13%     75.28% |         733      5.91%     81.19% |         751      6.06%     87.25% |         852      6.87%     94.12% |         729      5.88%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        12400                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.99%      3.99% |          70      3.99%      7.98% |          98      5.59%     13.57% |          98      5.59%     19.16% |          98      5.59%     24.74% |         140      7.98%     32.73% |         140      7.98%     40.71% |         140      7.98%     48.69% |         136      7.75%     56.44% |         136      7.75%     64.20% |         136      7.75%     71.95% |         128      7.30%     79.25% |         112      6.39%     85.63% |         112      6.39%     92.02% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1754                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       52918      6.23%      6.23% |       53041      6.25%     12.48% |       52631      6.20%     18.68% |       53251      6.27%     24.96% |       52552      6.19%     31.15% |       52535      6.19%     37.34% |       52652      6.20%     43.54% |       53057      6.25%     49.79% |       53069      6.25%     56.04% |       52621      6.20%     62.24% |       52978      6.24%     68.48% |       53634      6.32%     74.80% |       54677      6.44%     81.24% |       53546      6.31%     87.55% |       53227      6.27%     93.82% |       52436      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       848825                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1383      6.43%      6.43% |        1377      6.40%     12.83% |        1528      7.11%     19.94% |        1310      6.09%     26.03% |        1369      6.37%     32.40% |        1365      6.35%     38.75% |        1293      6.01%     44.76% |        1312      6.10%     50.86% |        1388      6.45%     57.31% |        1188      5.52%     62.84% |        1261      5.86%     68.70% |        1283      5.97%     74.67% |        1235      5.74%     80.41% |        1310      6.09%     86.50% |        1545      7.18%     93.69% |        1357      6.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21504                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29851      6.27%      6.27% |       29570      6.21%     12.49% |       29283      6.15%     18.64% |       29702      6.24%     24.88% |       29504      6.20%     31.08% |       29689      6.24%     37.32% |       29793      6.26%     43.58% |       29766      6.26%     49.84% |       29928      6.29%     56.13% |       29622      6.22%     62.35% |       29747      6.25%     68.60% |       29856      6.27%     74.88% |       30041      6.31%     81.19% |       29948      6.29%     87.48% |       29788      6.26%     93.74% |       29774      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       475862                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       12490      6.23%      6.23% |       12571      6.27%     12.50% |       12610      6.29%     18.79% |       12584      6.28%     25.07% |       12571      6.27%     31.34% |       12555      6.26%     37.60% |       12550      6.26%     43.86% |       12554      6.26%     50.12% |       12512      6.24%     56.36% |       12476      6.22%     62.58% |       12518      6.24%     68.83% |       12485      6.23%     75.06% |       12475      6.22%     81.28% |       12508      6.24%     87.52% |       12515      6.24%     93.76% |       12512      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       200486                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         217      5.21%      5.21% |         141      3.39%      8.60% |         210      5.05%     13.65% |          64      1.54%     15.19% |         366      8.79%     23.98% |          91      2.19%     26.17% |         213      5.12%     31.28% |         112      2.69%     33.97% |         126      3.03%     37.00% |         107      2.57%     39.57% |         184      4.42%     43.99% |         155      3.72%     47.72% |         156      3.75%     51.47% |         137      3.29%     54.76% |        1787     42.94%     97.69% |          96      2.31%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4162                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.98%      3.98% |          14      3.98%      7.95% |          28      7.95%     15.91% |          28      7.95%     23.86% |          28      7.95%     31.82% |          28      7.95%     39.77% |          28      7.95%     47.73% |          28      7.95%     55.68% |          26      7.39%     63.07% |          26      7.39%     70.45% |          26      7.39%     77.84% |          22      6.25%     84.09% |          14      3.98%     88.07% |          14      3.98%     92.05% |          14      3.98%     96.02% |          14      3.98%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          352                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           5      8.62%      8.62% |           1      1.72%     10.34% |           2      3.45%     13.79% |           2      3.45%     17.24% |           3      5.17%     22.41% |           6     10.34%     32.76% |           4      6.90%     39.66% |           4      6.90%     46.55% |           3      5.17%     51.72% |           2      3.45%     55.17% |           5      8.62%     63.79% |           2      3.45%     67.24% |           7     12.07%     79.31% |           2      3.45%     82.76% |           5      8.62%     91.38% |           5      8.62%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           58                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         767      6.29%      6.29% |         791      6.49%     12.79% |         825      6.77%     19.56% |         711      5.83%     25.39% |         781      6.41%     31.80% |         824      6.76%     38.56% |         791      6.49%     45.05% |         756      6.20%     51.26% |         815      6.69%     57.94% |         661      5.42%     63.37% |         710      5.83%     69.19% |         744      6.11%     75.30% |         714      5.86%     81.16% |         737      6.05%     87.21% |         838      6.88%     94.08% |         721      5.92%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        12186                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9164      6.17%      6.17% |        9392      6.32%     12.49% |        9183      6.18%     18.67% |        9444      6.36%     25.03% |        9025      6.08%     31.10% |        8875      5.97%     37.08% |        8906      6.00%     43.07% |        9190      6.19%     49.26% |        9182      6.18%     55.44% |        9036      6.08%     61.52% |        9246      6.22%     67.75% |        9844      6.63%     74.37% |       10146      6.83%     81.20% |        9752      6.56%     87.77% |        9492      6.39%     94.16% |        8680      5.84%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       148557                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1371      6.00%      6.00% |        1466      6.42%     12.42% |        1485      6.50%     18.92% |        1465      6.41%     25.33% |        1396      6.11%     31.45% |        1332      5.83%     37.28% |        1319      5.77%     43.05% |        1463      6.40%     49.46% |        1363      5.97%     55.42% |        1403      6.14%     61.57% |        1383      6.05%     67.62% |        1365      5.98%     73.60% |        1945      8.52%     82.11% |        1268      5.55%     87.66% |        1390      6.09%     93.75% |        1428      6.25%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        22842                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        6678      6.33%      6.33% |        6577      6.24%     12.57% |        6518      6.18%     18.76% |        6607      6.27%     25.02% |        6528      6.19%     31.22% |        6575      6.24%     37.45% |        6581      6.24%     43.69% |        6540      6.20%     49.90% |        6649      6.31%     56.21% |        6463      6.13%     62.34% |        6546      6.21%     68.55% |        6604      6.26%     74.81% |        6642      6.30%     81.11% |        6640      6.30%     87.41% |        6695      6.35%     93.76% |        6579      6.24%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total       105422                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3892      6.25%      6.25% |        3792      6.09%     12.35% |        3710      5.96%     18.31% |        3903      6.27%     24.58% |        3798      6.10%     30.68% |        3863      6.21%     36.89% |        3881      6.24%     43.13% |        3964      6.37%     49.50% |        3977      6.39%     55.89% |        3808      6.12%     62.00% |        3870      6.22%     68.22% |        3926      6.31%     74.53% |        3983      6.40%     80.93% |        3983      6.40%     87.33% |        3926      6.31%     93.64% |        3958      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        62234                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.99%      3.99% |          70      3.99%      7.98% |          98      5.59%     13.57% |          98      5.59%     19.16% |          98      5.59%     24.74% |         140      7.98%     32.73% |         140      7.98%     40.71% |         140      7.98%     48.69% |         136      7.75%     56.44% |         136      7.75%     64.20% |         136      7.75%     71.95% |         128      7.30%     79.25% |         112      6.39%     85.63% |         112      6.39%     92.02% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1754                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     16.67%     16.67% |           2     16.67%     33.33% |           2     16.67%     50.00% |           6     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       51952      6.24%      6.24% |       52075      6.25%     12.49% |       51640      6.20%     18.69% |       52257      6.28%     24.97% |       51558      6.19%     31.16% |       51499      6.18%     37.34% |       51616      6.20%     43.54% |       52024      6.25%     49.79% |       52041      6.25%     56.04% |       51588      6.20%     62.23% |       51943      6.24%     68.47% |       52598      6.32%     74.79% |       53669      6.44%     81.23% |       52539      6.31%     87.54% |       52261      6.28%     93.82% |       51472      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       832732                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |          14      8.28%      8.28% |           9      5.33%     13.61% |          13      7.69%     21.30% |          12      7.10%     28.40% |          13      7.69%     36.09% |          13      7.69%     43.79% |          11      6.51%     50.30% |           9      5.33%     55.62% |          14      8.28%     63.91% |           7      4.14%     68.05% |           8      4.73%     72.78% |          13      7.69%     80.47% |          12      7.10%     87.57% |           9      5.33%     92.90% |           8      4.73%     97.63% |           4      2.37%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          169                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          35      8.24%      8.24% |          27      6.35%     14.59% |          15      3.53%     18.12% |          19      4.47%     22.59% |          25      5.88%     28.47% |          24      5.65%     34.12% |          27      6.35%     40.47% |          23      5.41%     45.88% |          25      5.88%     51.76% |          29      6.82%     58.59% |          30      7.06%     65.65% |          21      4.94%     70.59% |          33      7.76%     78.35% |          35      8.24%     86.59% |          31      7.29%     93.88% |          26      6.12%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          425                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            5                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |       11391      6.31%      6.31% |       11197      6.20%     12.51% |       11083      6.14%     18.65% |       11254      6.24%     24.89% |       11148      6.18%     31.07% |       11305      6.26%     37.33% |       11295      6.26%     43.59% |       11296      6.26%     49.85% |       11483      6.36%     56.21% |       10970      6.08%     62.29% |       11169      6.19%     68.47% |       11310      6.27%     74.74% |       11391      6.31%     81.05% |       11406      6.32%     87.37% |       11503      6.37%     93.74% |       11293      6.26%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       180494                      
system.ruby.L2Cache_Controller.MT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           3      4.69%      4.69% |           6      9.38%     14.06% |           6      9.38%     23.44% |           6      9.38%     32.81% |           5      7.81%     40.62% |           6      9.38%     50.00% |           5      7.81%     57.81% |           4      6.25%     64.06% |           4      6.25%     70.31% |           4      6.25%     76.56% |           2      3.12%     79.69% |           3      4.69%     84.38% |           4      6.25%     90.62% |           2      3.12%     93.75% |           1      1.56%     95.31% |           3      4.69%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           64                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |          11     10.48%     10.48% |           3      2.86%     13.33% |           7      6.67%     20.00% |           6      5.71%     25.71% |           8      7.62%     33.33% |           7      6.67%     40.00% |           6      5.71%     45.71% |           5      4.76%     50.48% |          10      9.52%     60.00% |           3      2.86%     62.86% |           6      5.71%     68.57% |          10      9.52%     78.10% |           8      7.62%     85.71% |           7      6.67%     92.38% |           7      6.67%     99.05% |           1      0.95%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total          105                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          33      8.82%      8.82% |          25      6.68%     15.51% |          15      4.01%     19.52% |          16      4.28%     23.80% |          21      5.61%     29.41% |          21      5.61%     35.03% |          24      6.42%     41.44% |          18      4.81%     46.26% |          21      5.61%     51.87% |          24      6.42%     58.29% |          27      7.22%     65.51% |          17      4.55%     70.05% |          29      7.75%     77.81% |          30      8.02%     85.83% |          29      7.75%     93.58% |          24      6.42%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          374                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      3.92%      3.92% |           2      3.92%      7.84% |           0      0.00%      7.84% |           3      5.88%     13.73% |           4      7.84%     21.57% |           3      5.88%     27.45% |           3      5.88%     33.33% |           5      9.80%     43.14% |           4      7.84%     50.98% |           5      9.80%     60.78% |           3      5.88%     66.67% |           4      7.84%     74.51% |           4      7.84%     82.35% |           5      9.80%     92.16% |           2      3.92%     96.08% |           2      3.92%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           51                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         767      6.29%      6.29% |         791      6.49%     12.79% |         825      6.77%     19.56% |         711      5.83%     25.39% |         781      6.41%     31.80% |         824      6.76%     38.56% |         791      6.49%     45.05% |         756      6.20%     51.26% |         815      6.69%     57.94% |         661      5.42%     63.37% |         710      5.83%     69.19% |         744      6.11%     75.30% |         714      5.86%     81.16% |         737      6.05%     87.21% |         838      6.88%     94.08% |         721      5.92%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        12186                      
system.ruby.L2Cache_Controller.S_I.Ack   |           5      8.62%      8.62% |           1      1.72%     10.34% |           2      3.45%     13.79% |           2      3.45%     17.24% |           3      5.17%     22.41% |           6     10.34%     32.76% |           4      6.90%     39.66% |           4      6.90%     46.55% |           3      5.17%     51.72% |           2      3.45%     55.17% |           5      8.62%     63.79% |           2      3.45%     67.24% |           7     12.07%     79.31% |           2      3.45%     82.76% |           5      8.62%     91.38% |           5      8.62%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           58                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           5      8.62%      8.62% |           1      1.72%     10.34% |           2      3.45%     13.79% |           2      3.45%     17.24% |           3      5.17%     22.41% |           6     10.34%     32.76% |           4      6.90%     39.66% |           4      6.90%     46.55% |           3      5.17%     51.72% |           2      3.45%     55.17% |           5      8.62%     63.79% |           2      3.45%     67.24% |           7     12.07%     79.31% |           2      3.45%     82.76% |           5      8.62%     91.38% |           5      8.62%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           58                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29851      6.27%      6.27% |       29570      6.21%     12.49% |       29283      6.15%     18.64% |       29702      6.24%     24.88% |       29504      6.20%     31.08% |       29689      6.24%     37.32% |       29793      6.26%     43.58% |       29766      6.26%     49.84% |       29928      6.29%     56.13% |       29622      6.22%     62.35% |       29747      6.25%     68.60% |       29856      6.27%     74.88% |       30041      6.31%     81.19% |       29948      6.29%     87.48% |       29788      6.26%     93.74% |       29774      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       475862                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1383      6.43%      6.43% |        1377      6.40%     12.83% |        1528      7.11%     19.94% |        1310      6.09%     26.03% |        1369      6.37%     32.40% |        1365      6.35%     38.75% |        1293      6.01%     44.76% |        1312      6.10%     50.86% |        1388      6.45%     57.31% |        1188      5.52%     62.84% |        1261      5.86%     68.70% |        1283      5.97%     74.67% |        1235      5.74%     80.41% |        1310      6.09%     86.50% |        1545      7.18%     93.69% |        1357      6.31%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21504                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       12490      6.23%      6.23% |       12571      6.27%     12.50% |       12610      6.29%     18.79% |       12584      6.28%     25.07% |       12571      6.27%     31.34% |       12555      6.26%     37.60% |       12550      6.26%     43.86% |       12554      6.26%     50.12% |       12512      6.24%     56.36% |       12476      6.22%     62.58% |       12518      6.24%     68.83% |       12485      6.23%     75.06% |       12475      6.22%     81.28% |       12508      6.24%     87.52% |       12515      6.24%     93.76% |       12512      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       200486                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.88% |          70      6.57%     14.45% |          56      5.25%     19.70% |          56      5.25%     24.95% |          84      7.88%     32.83% |          84      7.88%     40.71% |          84      7.88%     48.59% |          82      7.69%     56.29% |          82      7.69%     63.98% |          82      7.69%     71.67% |          78      7.32%     78.99% |          70      6.57%     85.55% |          70      6.57%     92.12% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1066                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       52876      6.24%      6.24% |       52999      6.25%     12.49% |       52561      6.20%     18.69% |       53195      6.27%     24.96% |       52496      6.19%     31.16% |       52451      6.19%     37.34% |       52568      6.20%     43.54% |       52973      6.25%     49.79% |       52987      6.25%     56.04% |       52539      6.20%     62.24% |       52896      6.24%     68.48% |       53556      6.32%     74.80% |       54607      6.44%     81.24% |       53476      6.31%     87.55% |       53185      6.27%     93.82% |       52394      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       847759                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.97%      3.97% |          70      4.03%      7.99% |          97      5.58%     13.57% |          97      5.58%     19.15% |          98      5.64%     24.78% |         139      7.99%     32.78% |         140      8.05%     40.83% |         138      7.94%     48.76% |         136      7.82%     56.58% |         136      7.82%     64.40% |         134      7.71%     72.11% |         128      7.36%     79.47% |         111      6.38%     85.85% |         107      6.15%     92.01% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1739                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      6.67%      6.67% |           0      0.00%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           1      6.67%     26.67% |           0      0.00%     26.67% |           2     13.33%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           2     13.33%     53.33% |           0      0.00%     53.33% |           1      6.67%     60.00% |           5     33.33%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           15                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      6.67%      6.67% |           0      0.00%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           1      6.67%     26.67% |           0      0.00%     26.67% |           2     13.33%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           2     13.33%     53.33% |           0      0.00%     53.33% |           1      6.67%     60.00% |           5     33.33%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           15                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.97%      3.97% |          70      4.03%      7.99% |          97      5.58%     13.57% |          97      5.58%     19.15% |          98      5.64%     24.78% |         139      7.99%     32.78% |         140      8.05%     40.83% |         138      7.94%     48.76% |         136      7.82%     56.58% |         136      7.82%     64.40% |         134      7.71%     72.11% |         128      7.36%     79.47% |         111      6.38%     85.85% |         107      6.15%     92.01% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1739                      

---------- End Simulation Statistics   ----------
