#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Sep 18 16:09:29 2017
# Process ID: 3212938
# Current directory: /data/ssekhar/HLSWorkshop/HT2
# Command line: vivado
# Log file: /data/ssekhar/HLSWorkshop/HT2/vivado.log
# Journal file: /data/ssekhar/HLSWorkshop/HT2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/ssekhar/VivadoStuff/HT2/MakeHT3/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6209.578 ; gain = 217.879 ; free physical = 3140 ; free virtual = 76264
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_ip -name MakeHT -vendor xilinx.com -library hls -version 1.0 -module_name MakeHT_1
INFO: [filemgmt 56-101] Creating core container '/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1.xcix' for IP 'MakeHT_1'
generate_target {instantiation_template} [get_files /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1/MakeHT_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MakeHT_1'...
generate_target all [get_files  /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1/MakeHT_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MakeHT_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MakeHT_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MakeHT_1'...
catch { config_ip_cache -export [get_ips -all MakeHT_1] }
export_ip_user_files -of_objects [get_files /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1/MakeHT_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1/MakeHT_1.xci]
launch_runs -jobs 18 MakeHT_1_synth_1
[Mon Sep 18 16:12:29 2017] Launched MakeHT_1_synth_1...
Run output will be captured here: /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.runs/MakeHT_1_synth_1/runme.log
export_simulation -of_objects [get_files /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/MakeHT_1/MakeHT_1.xci] -directory /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.ip_user_files/sim_scripts -ip_user_files_dir /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.ip_user_files -ipstatic_source_dir /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.cache/compile_simlib/modelsim} {questa=/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.cache/compile_simlib/questa} {ies=/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.cache/compile_simlib/ies} {vcs=/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.cache/compile_simlib/vcs} {riviera=/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 18
INFO: [HDL 9-1061] Parsing VHDL file "/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd" into library xil_defaultlib [/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:1]
[Tue Sep 19 10:39:01 2017] Launched synth_1...
Run output will be captured here: /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 18
[Tue Sep 19 10:48:26 2017] Launched impl_1...
Run output will be captured here: /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Sep 19 11:08:28 2017] Launched impl_1...
Run output will be captured here: /data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 7740.133 ; gain = 840.258 ; free physical = 11608 ; free virtual = 74574
Finished Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top_early.xdc]
Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/data/ssekhar/VivadoStuff/HT2/ctp7_vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc:7]
Finished Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top.xdc]
Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top_late.xdc]
Finished Parsing XDC File [/data/ssekhar/HLSWorkshop/HT2/.Xil/Vivado-3212938-uwlogin.cern.ch/dcp/ctp7_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7858.266 ; gain = 94.461 ; free physical = 11488 ; free virtual = 74454
Restored from archive | CPU: 4.200000 secs | Memory: 107.565910 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7858.266 ; gain = 94.461 ; free physical = 11488 ; free virtual = 74454
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 842 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 812 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

open_run: Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 8066.641 ; gain = 1764.770 ; free physical = 11386 ; free virtual = 74215
