Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a17a5dd601514de9993662d96de81a2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shiftleds_behav xil_defaultlib.tb_shiftleds xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ASUS/Desktop/shift_leds_ex/shiftleds.v" Line 8. Module shiftleds(NB_COUNT=14) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shiftleds(NB_COUNT=14)
Compiling module xil_defaultlib.tb_shiftleds
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shiftleds_behav
