// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.460000,HLS_SYN_LAT=13531,HLS_SYN_TPT=none,HLS_SYN_MEM=75,HLS_SYN_DSP=188,HLS_SYN_FF=24175,HLS_SYN_LUT=32777,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cnn_input_address0,
        cnn_input_ce0,
        cnn_input_q0,
        prediction_output_address0,
        prediction_output_ce0,
        prediction_output_we0,
        prediction_output_d0
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_pp0_stage0 = 23'd2;
parameter    ap_ST_fsm_state11 = 23'd4;
parameter    ap_ST_fsm_state12 = 23'd8;
parameter    ap_ST_fsm_state13 = 23'd16;
parameter    ap_ST_fsm_state14 = 23'd32;
parameter    ap_ST_fsm_state15 = 23'd64;
parameter    ap_ST_fsm_state16 = 23'd128;
parameter    ap_ST_fsm_state17 = 23'd256;
parameter    ap_ST_fsm_state18 = 23'd512;
parameter    ap_ST_fsm_state19 = 23'd1024;
parameter    ap_ST_fsm_state20 = 23'd2048;
parameter    ap_ST_fsm_state21 = 23'd4096;
parameter    ap_ST_fsm_state22 = 23'd8192;
parameter    ap_ST_fsm_state23 = 23'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 23'd32768;
parameter    ap_ST_fsm_state26 = 23'd65536;
parameter    ap_ST_fsm_pp2_stage0 = 23'd131072;
parameter    ap_ST_fsm_state29 = 23'd262144;
parameter    ap_ST_fsm_state30 = 23'd524288;
parameter    ap_ST_fsm_state31 = 23'd1048576;
parameter    ap_ST_fsm_state32 = 23'd2097152;
parameter    ap_ST_fsm_state33 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] cnn_input_address0;
output   cnn_input_ce0;
input  [31:0] cnn_input_q0;
output  [3:0] prediction_output_address0;
output   prediction_output_ce0;
output   prediction_output_we0;
output  [31:0] prediction_output_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cnn_input_ce0;
reg prediction_output_ce0;
reg prediction_output_we0;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [7:0] dense_out_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire  signed [8:0] dense_out_weights_V_q0;
reg   [9:0] indvar_flatten_reg_1092;
reg   [9:0] ix_in_0_reg_1103;
reg   [4:0] i_0_reg_1114;
reg   [9:0] ix_in_1_reg_1125;
reg   [4:0] j_0_reg_1136;
reg   [10:0] indvar_flatten7_reg_1147;
reg   [4:0] i_0_i_reg_1158;
reg   [13:0] p_Val2_18_reg_1169;
reg   [5:0] j_0_i_reg_1181;
reg   [8:0] indvar_flatten19_reg_1192;
reg   [3:0] d_0_i_reg_1203;
reg   [13:0] p_Val2_21_reg_1214;
reg   [4:0] f_0_i_reg_1226;
wire   [0:0] icmp_ln23_fu_1584_p2;
reg   [0:0] icmp_ln23_reg_2738;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter1_reg;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter2_reg;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter3_reg;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter4_reg;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter5_reg;
reg   [0:0] icmp_ln23_reg_2738_pp0_iter6_reg;
wire   [9:0] add_ln23_fu_1590_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] select_ln28_fu_1614_p3;
reg   [9:0] select_ln28_reg_2747;
reg   [9:0] select_ln28_reg_2747_pp0_iter1_reg;
reg   [9:0] select_ln28_reg_2747_pp0_iter2_reg;
reg   [9:0] select_ln28_reg_2747_pp0_iter3_reg;
reg   [9:0] select_ln28_reg_2747_pp0_iter4_reg;
wire   [4:0] select_ln28_1_fu_1622_p3;
reg   [4:0] select_ln28_1_reg_2752;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter1_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter2_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter3_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter4_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter5_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter6_reg;
reg   [4:0] select_ln28_1_reg_2752_pp0_iter7_reg;
wire   [4:0] select_ln28_2_fu_1630_p3;
reg   [4:0] select_ln28_2_reg_2758;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter1_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter2_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter3_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter4_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter5_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter6_reg;
reg   [4:0] select_ln28_2_reg_2758_pp0_iter7_reg;
wire   [9:0] select_ln23_fu_1644_p3;
wire   [9:0] add_ln28_fu_1658_p2;
wire   [4:0] j_fu_1664_p2;
reg   [31:0] cnn_input_load_reg_2785;
wire   [53:0] man_V_2_fu_1726_p3;
reg   [53:0] man_V_2_reg_2791;
wire  signed [11:0] sh_amt_fu_1764_p3;
reg  signed [11:0] sh_amt_reg_2796;
wire   [13:0] trunc_ln583_fu_1778_p1;
reg   [13:0] trunc_ln583_reg_2801;
wire   [0:0] icmp_ln585_fu_1782_p2;
reg   [0:0] icmp_ln585_reg_2806;
wire   [0:0] and_ln581_fu_1845_p2;
reg   [0:0] and_ln581_reg_2811;
wire   [13:0] select_ln585_fu_1863_p3;
reg   [13:0] select_ln585_reg_2816;
wire   [0:0] and_ln603_fu_1883_p2;
reg   [0:0] and_ln603_reg_2821;
wire   [0:0] icmp_ln9_fu_2056_p2;
reg   [0:0] icmp_ln9_reg_2832;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state24_pp1_stage0_iter0;
wire    ap_block_state25_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [10:0] add_ln9_fu_2062_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln13_fu_2074_p2;
reg   [0:0] icmp_ln13_reg_2841;
wire   [4:0] select_ln14_1_fu_2088_p3;
reg   [4:0] select_ln14_1_reg_2846;
wire   [63:0] zext_ln14_fu_2096_p1;
reg   [63:0] zext_ln14_reg_2851;
wire   [5:0] j_1_fu_2151_p2;
reg   [5:0] j_1_reg_2866;
wire   [0:0] icmp_ln13_1_fu_2157_p2;
reg   [0:0] icmp_ln13_1_reg_2871;
wire   [13:0] sum_V_fu_2186_p4;
reg    ap_enable_reg_pp1_iter1;
wire   [0:0] icmp_ln41_fu_2241_p2;
reg   [0:0] icmp_ln41_reg_2885;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state27_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [8:0] add_ln41_fu_2247_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln46_fu_2259_p2;
reg   [0:0] icmp_ln46_reg_2894;
wire   [3:0] select_ln48_1_fu_2273_p3;
reg   [3:0] select_ln48_1_reg_2899;
wire   [63:0] zext_ln48_fu_2281_p1;
reg   [63:0] zext_ln48_reg_2904;
wire   [4:0] f_fu_2336_p2;
reg   [4:0] f_reg_2919;
wire   [0:0] icmp_ln46_1_fu_2342_p2;
reg   [0:0] icmp_ln46_1_reg_2924;
wire   [13:0] w_sum_V_fu_2371_p4;
reg    ap_enable_reg_pp2_iter1;
wire   [3:0] i_2_fu_2397_p2;
reg   [3:0] i_2_reg_2941;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln120_fu_2403_p1;
reg   [63:0] zext_ln120_reg_2946;
wire   [0:0] icmp_ln119_fu_2391_p2;
wire   [0:0] icmp_ln935_fu_2408_p2;
reg   [0:0] icmp_ln935_reg_2956;
wire    ap_CS_fsm_state32;
wire   [0:0] p_Result_31_fu_2414_p3;
reg   [0:0] p_Result_31_reg_2961;
wire   [13:0] tmp_V_9_fu_2428_p3;
reg   [13:0] tmp_V_9_reg_2966;
wire   [31:0] sub_ln944_fu_2462_p2;
reg   [31:0] sub_ln944_reg_2971;
wire   [31:0] or_ln_fu_2572_p3;
reg   [31:0] or_ln_reg_2977;
wire   [0:0] icmp_ln958_fu_2580_p2;
reg   [0:0] icmp_ln958_reg_2982;
wire   [7:0] trunc_ln943_fu_2586_p1;
reg   [7:0] trunc_ln943_reg_2987;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire    ap_CS_fsm_state23;
wire    grp_dense_1_fu_1437_ap_ready;
wire    grp_dense_1_fu_1437_ap_done;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state24;
wire    ap_CS_fsm_state26;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state27;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
wire   [13:0] dense_array_V_d0;
wire   [13:0] dense_array_V_q0;
reg    dense_array_V_ce1;
reg    dense_array_V_we1;
wire   [13:0] dense_array_V_q1;
reg   [6:0] conv_1_input_0_0_V_address0;
reg    conv_1_input_0_0_V_ce0;
reg    conv_1_input_0_0_V_we0;
wire   [13:0] conv_1_input_0_0_V_q0;
reg    conv_1_input_0_0_V_ce1;
wire   [13:0] conv_1_input_0_0_V_q1;
reg   [6:0] conv_1_input_0_1_V_address0;
reg    conv_1_input_0_1_V_ce0;
reg    conv_1_input_0_1_V_we0;
wire   [13:0] conv_1_input_0_1_V_q0;
reg    conv_1_input_0_1_V_ce1;
wire   [13:0] conv_1_input_0_1_V_q1;
reg   [6:0] conv_1_input_0_2_V_address0;
reg    conv_1_input_0_2_V_ce0;
reg    conv_1_input_0_2_V_we0;
wire   [13:0] conv_1_input_0_2_V_q0;
reg    conv_1_input_0_2_V_ce1;
wire   [13:0] conv_1_input_0_2_V_q1;
reg   [6:0] conv_1_input_1_0_V_address0;
reg    conv_1_input_1_0_V_ce0;
reg    conv_1_input_1_0_V_we0;
wire   [13:0] conv_1_input_1_0_V_q0;
reg    conv_1_input_1_0_V_ce1;
wire   [13:0] conv_1_input_1_0_V_q1;
reg   [6:0] conv_1_input_1_1_V_address0;
reg    conv_1_input_1_1_V_ce0;
reg    conv_1_input_1_1_V_we0;
wire   [13:0] conv_1_input_1_1_V_q0;
reg    conv_1_input_1_1_V_ce1;
wire   [13:0] conv_1_input_1_1_V_q1;
reg   [6:0] conv_1_input_1_2_V_address0;
reg    conv_1_input_1_2_V_ce0;
reg    conv_1_input_1_2_V_we0;
wire   [13:0] conv_1_input_1_2_V_q0;
reg    conv_1_input_1_2_V_ce1;
wire   [13:0] conv_1_input_1_2_V_q1;
reg   [6:0] conv_1_input_2_0_V_address0;
reg    conv_1_input_2_0_V_ce0;
reg    conv_1_input_2_0_V_we0;
wire   [13:0] conv_1_input_2_0_V_q0;
reg    conv_1_input_2_0_V_ce1;
wire   [13:0] conv_1_input_2_0_V_q1;
reg   [6:0] conv_1_input_2_1_V_address0;
reg    conv_1_input_2_1_V_ce0;
reg    conv_1_input_2_1_V_we0;
wire   [13:0] conv_1_input_2_1_V_q0;
reg    conv_1_input_2_1_V_ce1;
wire   [13:0] conv_1_input_2_1_V_q1;
reg   [6:0] conv_1_input_2_2_V_address0;
reg    conv_1_input_2_2_V_ce0;
reg    conv_1_input_2_2_V_we0;
wire   [13:0] conv_1_input_2_2_V_q0;
reg    conv_1_input_2_2_V_ce1;
wire   [13:0] conv_1_input_2_2_V_q1;
reg   [10:0] conv_1_out_0_V_address0;
reg    conv_1_out_0_V_ce0;
reg    conv_1_out_0_V_we0;
reg   [13:0] conv_1_out_0_V_d0;
wire   [13:0] conv_1_out_0_V_q0;
reg    conv_1_out_0_V_ce1;
wire   [13:0] conv_1_out_0_V_q1;
reg   [10:0] conv_1_out_1_V_address0;
reg    conv_1_out_1_V_ce0;
reg    conv_1_out_1_V_we0;
wire   [13:0] conv_1_out_1_V_q0;
reg    conv_1_out_1_V_ce1;
wire   [13:0] conv_1_out_1_V_q1;
reg   [10:0] conv_1_out_2_V_address0;
reg    conv_1_out_2_V_ce0;
reg    conv_1_out_2_V_we0;
wire   [13:0] conv_1_out_2_V_q0;
reg    conv_1_out_2_V_ce1;
wire   [13:0] conv_1_out_2_V_q1;
reg   [4:0] max_pool_1_out_0_0_address0;
reg    max_pool_1_out_0_0_ce0;
reg    max_pool_1_out_0_0_we0;
reg   [13:0] max_pool_1_out_0_0_d0;
wire   [13:0] max_pool_1_out_0_0_q0;
reg   [4:0] max_pool_1_out_0_0_2_address0;
reg    max_pool_1_out_0_0_2_ce0;
reg    max_pool_1_out_0_0_2_we0;
wire   [13:0] max_pool_1_out_0_0_2_q0;
reg   [4:0] max_pool_1_out_0_0_3_address0;
reg    max_pool_1_out_0_0_3_ce0;
reg    max_pool_1_out_0_0_3_we0;
wire   [13:0] max_pool_1_out_0_0_3_q0;
reg   [4:0] max_pool_1_out_0_0_4_address0;
reg    max_pool_1_out_0_0_4_ce0;
reg    max_pool_1_out_0_0_4_we0;
wire   [13:0] max_pool_1_out_0_0_4_q0;
reg   [4:0] max_pool_1_out_0_0_5_address0;
reg    max_pool_1_out_0_0_5_ce0;
reg    max_pool_1_out_0_0_5_we0;
wire   [13:0] max_pool_1_out_0_0_5_q0;
reg   [4:0] max_pool_1_out_0_0_6_address0;
reg    max_pool_1_out_0_0_6_ce0;
reg    max_pool_1_out_0_0_6_we0;
wire   [13:0] max_pool_1_out_0_0_6_q0;
reg   [4:0] max_pool_1_out_0_1_address0;
reg    max_pool_1_out_0_1_ce0;
reg    max_pool_1_out_0_1_we0;
wire   [13:0] max_pool_1_out_0_1_q0;
reg   [4:0] max_pool_1_out_0_1_1_address0;
reg    max_pool_1_out_0_1_1_ce0;
reg    max_pool_1_out_0_1_1_we0;
wire   [13:0] max_pool_1_out_0_1_1_q0;
reg   [4:0] max_pool_1_out_0_1_2_address0;
reg    max_pool_1_out_0_1_2_ce0;
reg    max_pool_1_out_0_1_2_we0;
wire   [13:0] max_pool_1_out_0_1_2_q0;
reg   [4:0] max_pool_1_out_0_1_3_address0;
reg    max_pool_1_out_0_1_3_ce0;
reg    max_pool_1_out_0_1_3_we0;
wire   [13:0] max_pool_1_out_0_1_3_q0;
reg   [4:0] max_pool_1_out_0_1_4_address0;
reg    max_pool_1_out_0_1_4_ce0;
reg    max_pool_1_out_0_1_4_we0;
wire   [13:0] max_pool_1_out_0_1_4_q0;
reg   [4:0] max_pool_1_out_0_1_5_address0;
reg    max_pool_1_out_0_1_5_ce0;
reg    max_pool_1_out_0_1_5_we0;
wire   [13:0] max_pool_1_out_0_1_5_q0;
reg   [4:0] max_pool_1_out_0_2_address0;
reg    max_pool_1_out_0_2_ce0;
reg    max_pool_1_out_0_2_we0;
wire   [13:0] max_pool_1_out_0_2_q0;
reg   [4:0] max_pool_1_out_0_2_1_address0;
reg    max_pool_1_out_0_2_1_ce0;
reg    max_pool_1_out_0_2_1_we0;
wire   [13:0] max_pool_1_out_0_2_1_q0;
reg   [4:0] max_pool_1_out_0_2_2_address0;
reg    max_pool_1_out_0_2_2_ce0;
reg    max_pool_1_out_0_2_2_we0;
wire   [13:0] max_pool_1_out_0_2_2_q0;
reg   [4:0] max_pool_1_out_0_2_3_address0;
reg    max_pool_1_out_0_2_3_ce0;
reg    max_pool_1_out_0_2_3_we0;
wire   [13:0] max_pool_1_out_0_2_3_q0;
reg   [4:0] max_pool_1_out_0_2_4_address0;
reg    max_pool_1_out_0_2_4_ce0;
reg    max_pool_1_out_0_2_4_we0;
wire   [13:0] max_pool_1_out_0_2_4_q0;
reg   [4:0] max_pool_1_out_0_2_5_address0;
reg    max_pool_1_out_0_2_5_ce0;
reg    max_pool_1_out_0_2_5_we0;
wire   [13:0] max_pool_1_out_0_2_5_q0;
reg   [4:0] max_pool_1_out_1_0_address0;
reg    max_pool_1_out_1_0_ce0;
reg    max_pool_1_out_1_0_we0;
wire   [13:0] max_pool_1_out_1_0_q0;
reg   [4:0] max_pool_1_out_1_0_1_address0;
reg    max_pool_1_out_1_0_1_ce0;
reg    max_pool_1_out_1_0_1_we0;
wire   [13:0] max_pool_1_out_1_0_1_q0;
reg   [4:0] max_pool_1_out_1_0_2_address0;
reg    max_pool_1_out_1_0_2_ce0;
reg    max_pool_1_out_1_0_2_we0;
wire   [13:0] max_pool_1_out_1_0_2_q0;
reg   [4:0] max_pool_1_out_1_0_3_address0;
reg    max_pool_1_out_1_0_3_ce0;
reg    max_pool_1_out_1_0_3_we0;
wire   [13:0] max_pool_1_out_1_0_3_q0;
reg   [4:0] max_pool_1_out_1_0_4_address0;
reg    max_pool_1_out_1_0_4_ce0;
reg    max_pool_1_out_1_0_4_we0;
wire   [13:0] max_pool_1_out_1_0_4_q0;
reg   [4:0] max_pool_1_out_1_0_5_address0;
reg    max_pool_1_out_1_0_5_ce0;
reg    max_pool_1_out_1_0_5_we0;
wire   [13:0] max_pool_1_out_1_0_5_q0;
reg   [3:0] max_pool_1_out_1_1_address0;
reg    max_pool_1_out_1_1_ce0;
reg    max_pool_1_out_1_1_we0;
wire   [13:0] max_pool_1_out_1_1_q0;
reg   [3:0] max_pool_1_out_1_1_1_address0;
reg    max_pool_1_out_1_1_1_ce0;
reg    max_pool_1_out_1_1_1_we0;
wire   [13:0] max_pool_1_out_1_1_1_q0;
reg   [3:0] max_pool_1_out_1_1_2_address0;
reg    max_pool_1_out_1_1_2_ce0;
reg    max_pool_1_out_1_1_2_we0;
wire   [13:0] max_pool_1_out_1_1_2_q0;
reg   [3:0] max_pool_1_out_1_1_3_address0;
reg    max_pool_1_out_1_1_3_ce0;
reg    max_pool_1_out_1_1_3_we0;
wire   [13:0] max_pool_1_out_1_1_3_q0;
reg   [3:0] max_pool_1_out_1_1_4_address0;
reg    max_pool_1_out_1_1_4_ce0;
reg    max_pool_1_out_1_1_4_we0;
wire   [13:0] max_pool_1_out_1_1_4_q0;
reg   [3:0] max_pool_1_out_1_1_5_address0;
reg    max_pool_1_out_1_1_5_ce0;
reg    max_pool_1_out_1_1_5_we0;
wire   [13:0] max_pool_1_out_1_1_5_q0;
reg   [3:0] max_pool_1_out_1_2_address0;
reg    max_pool_1_out_1_2_ce0;
reg    max_pool_1_out_1_2_we0;
wire   [13:0] max_pool_1_out_1_2_q0;
reg   [3:0] max_pool_1_out_1_2_1_address0;
reg    max_pool_1_out_1_2_1_ce0;
reg    max_pool_1_out_1_2_1_we0;
wire   [13:0] max_pool_1_out_1_2_1_q0;
reg   [3:0] max_pool_1_out_1_2_2_address0;
reg    max_pool_1_out_1_2_2_ce0;
reg    max_pool_1_out_1_2_2_we0;
wire   [13:0] max_pool_1_out_1_2_2_q0;
reg   [3:0] max_pool_1_out_1_2_3_address0;
reg    max_pool_1_out_1_2_3_ce0;
reg    max_pool_1_out_1_2_3_we0;
wire   [13:0] max_pool_1_out_1_2_3_q0;
reg   [3:0] max_pool_1_out_1_2_4_address0;
reg    max_pool_1_out_1_2_4_ce0;
reg    max_pool_1_out_1_2_4_we0;
wire   [13:0] max_pool_1_out_1_2_4_q0;
reg   [3:0] max_pool_1_out_1_2_5_address0;
reg    max_pool_1_out_1_2_5_ce0;
reg    max_pool_1_out_1_2_5_we0;
wire   [13:0] max_pool_1_out_1_2_5_q0;
reg   [4:0] max_pool_1_out_2_0_address0;
reg    max_pool_1_out_2_0_ce0;
reg    max_pool_1_out_2_0_we0;
wire   [13:0] max_pool_1_out_2_0_q0;
reg   [4:0] max_pool_1_out_2_0_1_address0;
reg    max_pool_1_out_2_0_1_ce0;
reg    max_pool_1_out_2_0_1_we0;
wire   [13:0] max_pool_1_out_2_0_1_q0;
reg   [4:0] max_pool_1_out_2_0_2_address0;
reg    max_pool_1_out_2_0_2_ce0;
reg    max_pool_1_out_2_0_2_we0;
wire   [13:0] max_pool_1_out_2_0_2_q0;
reg   [4:0] max_pool_1_out_2_0_3_address0;
reg    max_pool_1_out_2_0_3_ce0;
reg    max_pool_1_out_2_0_3_we0;
wire   [13:0] max_pool_1_out_2_0_3_q0;
reg   [4:0] max_pool_1_out_2_0_4_address0;
reg    max_pool_1_out_2_0_4_ce0;
reg    max_pool_1_out_2_0_4_we0;
wire   [13:0] max_pool_1_out_2_0_4_q0;
reg   [4:0] max_pool_1_out_2_0_5_address0;
reg    max_pool_1_out_2_0_5_ce0;
reg    max_pool_1_out_2_0_5_we0;
wire   [13:0] max_pool_1_out_2_0_5_q0;
reg   [3:0] max_pool_1_out_2_1_address0;
reg    max_pool_1_out_2_1_ce0;
reg    max_pool_1_out_2_1_we0;
wire   [13:0] max_pool_1_out_2_1_q0;
reg   [3:0] max_pool_1_out_2_1_1_address0;
reg    max_pool_1_out_2_1_1_ce0;
reg    max_pool_1_out_2_1_1_we0;
wire   [13:0] max_pool_1_out_2_1_1_q0;
reg   [3:0] max_pool_1_out_2_1_2_address0;
reg    max_pool_1_out_2_1_2_ce0;
reg    max_pool_1_out_2_1_2_we0;
wire   [13:0] max_pool_1_out_2_1_2_q0;
reg   [3:0] max_pool_1_out_2_1_3_address0;
reg    max_pool_1_out_2_1_3_ce0;
reg    max_pool_1_out_2_1_3_we0;
wire   [13:0] max_pool_1_out_2_1_3_q0;
reg   [3:0] max_pool_1_out_2_1_4_address0;
reg    max_pool_1_out_2_1_4_ce0;
reg    max_pool_1_out_2_1_4_we0;
wire   [13:0] max_pool_1_out_2_1_4_q0;
reg   [3:0] max_pool_1_out_2_1_5_address0;
reg    max_pool_1_out_2_1_5_ce0;
reg    max_pool_1_out_2_1_5_we0;
wire   [13:0] max_pool_1_out_2_1_5_q0;
reg   [3:0] max_pool_1_out_2_2_address0;
reg    max_pool_1_out_2_2_ce0;
reg    max_pool_1_out_2_2_we0;
wire   [13:0] max_pool_1_out_2_2_q0;
reg   [3:0] max_pool_1_out_2_2_1_address0;
reg    max_pool_1_out_2_2_1_ce0;
reg    max_pool_1_out_2_2_1_we0;
wire   [13:0] max_pool_1_out_2_2_1_q0;
reg   [3:0] max_pool_1_out_2_2_2_address0;
reg    max_pool_1_out_2_2_2_ce0;
reg    max_pool_1_out_2_2_2_we0;
wire   [13:0] max_pool_1_out_2_2_2_q0;
reg   [3:0] max_pool_1_out_2_2_3_address0;
reg    max_pool_1_out_2_2_3_ce0;
reg    max_pool_1_out_2_2_3_we0;
wire   [13:0] max_pool_1_out_2_2_3_q0;
reg   [3:0] max_pool_1_out_2_2_4_address0;
reg    max_pool_1_out_2_2_4_ce0;
reg    max_pool_1_out_2_2_4_we0;
wire   [13:0] max_pool_1_out_2_2_4_q0;
reg   [3:0] max_pool_1_out_2_2_5_address0;
reg    max_pool_1_out_2_2_5_ce0;
reg    max_pool_1_out_2_2_5_we0;
wire   [13:0] max_pool_1_out_2_2_5_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [13:0] conv_2_out_V_d0;
wire   [13:0] conv_2_out_V_q0;
reg    conv_2_out_V_ce1;
wire   [13:0] conv_2_out_V_q1;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [13:0] max_pool_2_out_V_d0;
wire   [13:0] max_pool_2_out_V_q0;
reg   [3:0] flat_array_0_V_address0;
reg    flat_array_0_V_ce0;
reg    flat_array_0_V_we0;
reg   [13:0] flat_array_0_V_d0;
wire   [13:0] flat_array_0_V_q0;
reg    flat_array_0_V_ce1;
wire   [13:0] flat_array_0_V_q1;
reg   [3:0] flat_array_1_V_address0;
reg    flat_array_1_V_ce0;
reg    flat_array_1_V_we0;
wire   [13:0] flat_array_1_V_q0;
reg    flat_array_1_V_ce1;
wire   [13:0] flat_array_1_V_q1;
reg   [3:0] flat_array_2_V_address0;
reg    flat_array_2_V_ce0;
reg    flat_array_2_V_we0;
wire   [13:0] flat_array_2_V_q0;
reg    flat_array_2_V_ce1;
wire   [13:0] flat_array_2_V_q1;
reg   [3:0] flat_array_3_V_address0;
reg    flat_array_3_V_ce0;
reg    flat_array_3_V_we0;
wire   [13:0] flat_array_3_V_q0;
reg    flat_array_3_V_ce1;
wire   [13:0] flat_array_3_V_q1;
reg   [3:0] flat_array_4_V_address0;
reg    flat_array_4_V_ce0;
reg    flat_array_4_V_we0;
wire   [13:0] flat_array_4_V_q0;
reg    flat_array_4_V_ce1;
wire   [13:0] flat_array_4_V_q1;
reg   [3:0] flat_array_5_V_address0;
reg    flat_array_5_V_ce0;
reg    flat_array_5_V_we0;
wire   [13:0] flat_array_5_V_q0;
reg    flat_array_5_V_ce1;
wire   [13:0] flat_array_5_V_q1;
reg   [3:0] flat_array_6_V_address0;
reg    flat_array_6_V_ce0;
reg    flat_array_6_V_we0;
wire   [13:0] flat_array_6_V_q0;
reg    flat_array_6_V_ce1;
wire   [13:0] flat_array_6_V_q1;
reg   [3:0] flat_array_7_V_address0;
reg    flat_array_7_V_ce0;
reg    flat_array_7_V_we0;
wire   [13:0] flat_array_7_V_q0;
reg    flat_array_7_V_ce1;
wire   [13:0] flat_array_7_V_q1;
reg   [3:0] flat_array_8_V_address0;
reg    flat_array_8_V_ce0;
reg    flat_array_8_V_we0;
wire   [13:0] flat_array_8_V_q0;
reg    flat_array_8_V_ce1;
wire   [13:0] flat_array_8_V_q1;
reg   [3:0] flat_array_9_V_address0;
reg    flat_array_9_V_ce0;
reg    flat_array_9_V_we0;
wire   [13:0] flat_array_9_V_q0;
reg    flat_array_9_V_ce1;
wire   [13:0] flat_array_9_V_q1;
reg   [3:0] flat_array_10_V_address0;
reg    flat_array_10_V_ce0;
reg    flat_array_10_V_we0;
wire   [13:0] flat_array_10_V_q0;
reg    flat_array_10_V_ce1;
wire   [13:0] flat_array_10_V_q1;
reg   [3:0] flat_array_11_V_address0;
reg    flat_array_11_V_ce0;
reg    flat_array_11_V_we0;
wire   [13:0] flat_array_11_V_q0;
reg    flat_array_11_V_ce1;
wire   [13:0] flat_array_11_V_q1;
reg   [3:0] flat_array_12_V_address0;
reg    flat_array_12_V_ce0;
reg    flat_array_12_V_we0;
wire   [13:0] flat_array_12_V_q0;
reg    flat_array_12_V_ce1;
wire   [13:0] flat_array_12_V_q1;
reg   [3:0] flat_array_13_V_address0;
reg    flat_array_13_V_ce0;
reg    flat_array_13_V_we0;
wire   [13:0] flat_array_13_V_q0;
reg    flat_array_13_V_ce1;
wire   [13:0] flat_array_13_V_q1;
reg   [3:0] flat_array_14_V_address0;
reg    flat_array_14_V_ce0;
reg    flat_array_14_V_we0;
wire   [13:0] flat_array_14_V_q0;
reg    flat_array_14_V_ce1;
wire   [13:0] flat_array_14_V_q1;
reg   [3:0] flat_array_15_V_address0;
reg    flat_array_15_V_ce0;
reg    flat_array_15_V_we0;
wire   [13:0] flat_array_15_V_q0;
reg    flat_array_15_V_ce1;
wire   [13:0] flat_array_15_V_q1;
reg   [3:0] flat_array_16_V_address0;
reg    flat_array_16_V_ce0;
reg    flat_array_16_V_we0;
wire   [13:0] flat_array_16_V_q0;
reg    flat_array_16_V_ce1;
wire   [13:0] flat_array_16_V_q1;
reg   [3:0] flat_array_17_V_address0;
reg    flat_array_17_V_ce0;
reg    flat_array_17_V_we0;
wire   [13:0] flat_array_17_V_q0;
reg    flat_array_17_V_ce1;
wire   [13:0] flat_array_17_V_q1;
reg   [3:0] flat_array_18_V_address0;
reg    flat_array_18_V_ce0;
reg    flat_array_18_V_we0;
wire   [13:0] flat_array_18_V_q0;
reg    flat_array_18_V_ce1;
wire   [13:0] flat_array_18_V_q1;
reg   [3:0] flat_array_19_V_address0;
reg    flat_array_19_V_ce0;
reg    flat_array_19_V_we0;
wire   [13:0] flat_array_19_V_q0;
reg    flat_array_19_V_ce1;
wire   [13:0] flat_array_19_V_q1;
reg   [3:0] flat_array_20_V_address0;
reg    flat_array_20_V_ce0;
reg    flat_array_20_V_we0;
wire   [13:0] flat_array_20_V_q0;
reg    flat_array_20_V_ce1;
wire   [13:0] flat_array_20_V_q1;
reg   [3:0] flat_array_21_V_address0;
reg    flat_array_21_V_ce0;
reg    flat_array_21_V_we0;
wire   [13:0] flat_array_21_V_q0;
reg    flat_array_21_V_ce1;
wire   [13:0] flat_array_21_V_q1;
reg   [3:0] flat_array_22_V_address0;
reg    flat_array_22_V_ce0;
reg    flat_array_22_V_we0;
wire   [13:0] flat_array_22_V_q0;
reg    flat_array_22_V_ce1;
wire   [13:0] flat_array_22_V_q1;
reg   [3:0] flat_array_23_V_address0;
reg    flat_array_23_V_ce0;
reg    flat_array_23_V_we0;
wire   [13:0] flat_array_23_V_q0;
reg    flat_array_23_V_ce1;
wire   [13:0] flat_array_23_V_q1;
reg   [3:0] flat_array_24_V_address0;
reg    flat_array_24_V_ce0;
reg    flat_array_24_V_we0;
wire   [13:0] flat_array_24_V_q0;
reg    flat_array_24_V_ce1;
wire   [13:0] flat_array_24_V_q1;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [12:0] dense_1_out_V_d0;
wire   [12:0] dense_1_out_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [12:0] dense_2_out_V_d0;
wire   [12:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [13:0] prediction_V_d0;
wire   [13:0] prediction_V_q0;
wire    grp_conv_2_fu_1248_ap_start;
wire    grp_conv_2_fu_1248_ap_done;
wire    grp_conv_2_fu_1248_ap_idle;
wire    grp_conv_2_fu_1248_ap_ready;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_0_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_1_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_2_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_3_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_4_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_0_5_V_address0;
wire    grp_conv_2_fu_1248_input_0_0_5_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_0_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_0_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_1_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_1_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_2_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_2_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_3_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_3_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_4_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_4_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_1_5_V_address0;
wire    grp_conv_2_fu_1248_input_0_1_5_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_0_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_0_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_1_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_1_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_2_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_2_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_3_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_3_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_4_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_4_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_0_2_5_V_address0;
wire    grp_conv_2_fu_1248_input_0_2_5_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_0_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_1_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_2_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_3_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_4_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_1_0_5_V_address0;
wire    grp_conv_2_fu_1248_input_1_0_5_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_0_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_0_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_1_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_1_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_2_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_2_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_3_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_3_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_4_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_4_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_1_5_V_address0;
wire    grp_conv_2_fu_1248_input_1_1_5_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_0_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_0_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_1_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_1_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_2_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_2_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_3_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_3_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_4_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_4_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_1_2_5_V_address0;
wire    grp_conv_2_fu_1248_input_1_2_5_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_0_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_1_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_2_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_3_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_4_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_1248_input_2_0_5_V_address0;
wire    grp_conv_2_fu_1248_input_2_0_5_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_0_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_0_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_1_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_1_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_2_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_2_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_3_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_3_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_4_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_4_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_1_5_V_address0;
wire    grp_conv_2_fu_1248_input_2_1_5_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_0_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_0_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_1_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_1_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_2_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_2_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_3_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_3_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_4_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_4_V_ce0;
wire   [3:0] grp_conv_2_fu_1248_input_2_2_5_V_address0;
wire    grp_conv_2_fu_1248_input_2_2_5_V_ce0;
wire   [10:0] grp_conv_2_fu_1248_conv_out_V_address0;
wire    grp_conv_2_fu_1248_conv_out_V_ce0;
wire    grp_conv_2_fu_1248_conv_out_V_we0;
wire   [13:0] grp_conv_2_fu_1248_conv_out_V_d0;
wire    grp_conv_1_fu_1417_ap_start;
wire    grp_conv_1_fu_1417_ap_done;
wire    grp_conv_1_fu_1417_ap_idle;
wire    grp_conv_1_fu_1417_ap_ready;
wire   [6:0] grp_conv_1_fu_1417_input_0_0_V_address0;
wire    grp_conv_1_fu_1417_input_0_0_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_0_0_V_address1;
wire    grp_conv_1_fu_1417_input_0_0_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_0_1_V_address0;
wire    grp_conv_1_fu_1417_input_0_1_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_0_1_V_address1;
wire    grp_conv_1_fu_1417_input_0_1_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_0_2_V_address0;
wire    grp_conv_1_fu_1417_input_0_2_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_0_2_V_address1;
wire    grp_conv_1_fu_1417_input_0_2_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_1_0_V_address0;
wire    grp_conv_1_fu_1417_input_1_0_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_1_0_V_address1;
wire    grp_conv_1_fu_1417_input_1_0_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_1_1_V_address0;
wire    grp_conv_1_fu_1417_input_1_1_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_1_1_V_address1;
wire    grp_conv_1_fu_1417_input_1_1_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_1_2_V_address0;
wire    grp_conv_1_fu_1417_input_1_2_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_1_2_V_address1;
wire    grp_conv_1_fu_1417_input_1_2_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_2_0_V_address0;
wire    grp_conv_1_fu_1417_input_2_0_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_2_0_V_address1;
wire    grp_conv_1_fu_1417_input_2_0_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_2_1_V_address0;
wire    grp_conv_1_fu_1417_input_2_1_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_2_1_V_address1;
wire    grp_conv_1_fu_1417_input_2_1_V_ce1;
wire   [6:0] grp_conv_1_fu_1417_input_2_2_V_address0;
wire    grp_conv_1_fu_1417_input_2_2_V_ce0;
wire   [6:0] grp_conv_1_fu_1417_input_2_2_V_address1;
wire    grp_conv_1_fu_1417_input_2_2_V_ce1;
wire   [10:0] grp_conv_1_fu_1417_conv_out_0_V_address0;
wire    grp_conv_1_fu_1417_conv_out_0_V_ce0;
wire    grp_conv_1_fu_1417_conv_out_0_V_we0;
wire   [13:0] grp_conv_1_fu_1417_conv_out_0_V_d0;
wire   [10:0] grp_conv_1_fu_1417_conv_out_1_V_address0;
wire    grp_conv_1_fu_1417_conv_out_1_V_ce0;
wire    grp_conv_1_fu_1417_conv_out_1_V_we0;
wire   [13:0] grp_conv_1_fu_1417_conv_out_1_V_d0;
wire   [10:0] grp_conv_1_fu_1417_conv_out_2_V_address0;
wire    grp_conv_1_fu_1417_conv_out_2_V_ce0;
wire    grp_conv_1_fu_1417_conv_out_2_V_we0;
wire   [13:0] grp_conv_1_fu_1417_conv_out_2_V_d0;
wire    grp_dense_1_fu_1437_ap_start;
wire    grp_dense_1_fu_1437_ap_idle;
wire   [3:0] grp_dense_1_fu_1437_flat_array_0_V_address0;
wire    grp_dense_1_fu_1437_flat_array_0_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_0_V_address1;
wire    grp_dense_1_fu_1437_flat_array_0_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_1_V_address0;
wire    grp_dense_1_fu_1437_flat_array_1_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_1_V_address1;
wire    grp_dense_1_fu_1437_flat_array_1_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_2_V_address0;
wire    grp_dense_1_fu_1437_flat_array_2_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_2_V_address1;
wire    grp_dense_1_fu_1437_flat_array_2_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_3_V_address0;
wire    grp_dense_1_fu_1437_flat_array_3_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_3_V_address1;
wire    grp_dense_1_fu_1437_flat_array_3_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_4_V_address0;
wire    grp_dense_1_fu_1437_flat_array_4_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_4_V_address1;
wire    grp_dense_1_fu_1437_flat_array_4_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_5_V_address0;
wire    grp_dense_1_fu_1437_flat_array_5_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_5_V_address1;
wire    grp_dense_1_fu_1437_flat_array_5_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_6_V_address0;
wire    grp_dense_1_fu_1437_flat_array_6_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_6_V_address1;
wire    grp_dense_1_fu_1437_flat_array_6_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_7_V_address0;
wire    grp_dense_1_fu_1437_flat_array_7_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_7_V_address1;
wire    grp_dense_1_fu_1437_flat_array_7_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_8_V_address0;
wire    grp_dense_1_fu_1437_flat_array_8_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_8_V_address1;
wire    grp_dense_1_fu_1437_flat_array_8_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_9_V_address0;
wire    grp_dense_1_fu_1437_flat_array_9_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_9_V_address1;
wire    grp_dense_1_fu_1437_flat_array_9_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_10_V_address0;
wire    grp_dense_1_fu_1437_flat_array_10_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_10_V_address1;
wire    grp_dense_1_fu_1437_flat_array_10_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_11_V_address0;
wire    grp_dense_1_fu_1437_flat_array_11_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_11_V_address1;
wire    grp_dense_1_fu_1437_flat_array_11_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_12_V_address0;
wire    grp_dense_1_fu_1437_flat_array_12_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_12_V_address1;
wire    grp_dense_1_fu_1437_flat_array_12_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_13_V_address0;
wire    grp_dense_1_fu_1437_flat_array_13_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_13_V_address1;
wire    grp_dense_1_fu_1437_flat_array_13_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_14_V_address0;
wire    grp_dense_1_fu_1437_flat_array_14_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_14_V_address1;
wire    grp_dense_1_fu_1437_flat_array_14_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_15_V_address0;
wire    grp_dense_1_fu_1437_flat_array_15_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_15_V_address1;
wire    grp_dense_1_fu_1437_flat_array_15_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_16_V_address0;
wire    grp_dense_1_fu_1437_flat_array_16_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_16_V_address1;
wire    grp_dense_1_fu_1437_flat_array_16_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_17_V_address0;
wire    grp_dense_1_fu_1437_flat_array_17_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_17_V_address1;
wire    grp_dense_1_fu_1437_flat_array_17_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_18_V_address0;
wire    grp_dense_1_fu_1437_flat_array_18_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_18_V_address1;
wire    grp_dense_1_fu_1437_flat_array_18_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_19_V_address0;
wire    grp_dense_1_fu_1437_flat_array_19_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_19_V_address1;
wire    grp_dense_1_fu_1437_flat_array_19_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_20_V_address0;
wire    grp_dense_1_fu_1437_flat_array_20_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_20_V_address1;
wire    grp_dense_1_fu_1437_flat_array_20_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_21_V_address0;
wire    grp_dense_1_fu_1437_flat_array_21_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_21_V_address1;
wire    grp_dense_1_fu_1437_flat_array_21_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_22_V_address0;
wire    grp_dense_1_fu_1437_flat_array_22_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_22_V_address1;
wire    grp_dense_1_fu_1437_flat_array_22_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_23_V_address0;
wire    grp_dense_1_fu_1437_flat_array_23_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_23_V_address1;
wire    grp_dense_1_fu_1437_flat_array_23_V_ce1;
wire   [3:0] grp_dense_1_fu_1437_flat_array_24_V_address0;
wire    grp_dense_1_fu_1437_flat_array_24_V_ce0;
wire   [3:0] grp_dense_1_fu_1437_flat_array_24_V_address1;
wire    grp_dense_1_fu_1437_flat_array_24_V_ce1;
wire   [5:0] grp_dense_1_fu_1437_dense_1_out_V_address0;
wire    grp_dense_1_fu_1437_dense_1_out_V_ce0;
wire    grp_dense_1_fu_1437_dense_1_out_V_we0;
wire   [12:0] grp_dense_1_fu_1437_dense_1_out_V_d0;
wire    grp_soft_max_fu_1471_ap_start;
wire    grp_soft_max_fu_1471_ap_done;
wire    grp_soft_max_fu_1471_ap_idle;
wire    grp_soft_max_fu_1471_ap_ready;
wire   [3:0] grp_soft_max_fu_1471_dense_array_V_address0;
wire    grp_soft_max_fu_1471_dense_array_V_ce0;
wire   [3:0] grp_soft_max_fu_1471_dense_array_V_address1;
wire    grp_soft_max_fu_1471_dense_array_V_ce1;
wire    grp_soft_max_fu_1471_dense_array_V_we1;
wire   [13:0] grp_soft_max_fu_1471_dense_array_V_d1;
wire   [3:0] grp_soft_max_fu_1471_prediction_V_address0;
wire    grp_soft_max_fu_1471_prediction_V_ce0;
wire    grp_soft_max_fu_1471_prediction_V_we0;
wire   [13:0] grp_soft_max_fu_1471_prediction_V_d0;
wire    grp_max_pool_1_fu_1483_ap_start;
wire    grp_max_pool_1_fu_1483_ap_done;
wire    grp_max_pool_1_fu_1483_ap_idle;
wire    grp_max_pool_1_fu_1483_ap_ready;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_0_V_address0;
wire    grp_max_pool_1_fu_1483_conv_out_0_V_ce0;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_0_V_address1;
wire    grp_max_pool_1_fu_1483_conv_out_0_V_ce1;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_1_V_address0;
wire    grp_max_pool_1_fu_1483_conv_out_1_V_ce0;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_1_V_address1;
wire    grp_max_pool_1_fu_1483_conv_out_1_V_ce1;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_2_V_address0;
wire    grp_max_pool_1_fu_1483_conv_out_2_V_ce0;
wire   [10:0] grp_max_pool_1_fu_1483_conv_out_2_V_address1;
wire    grp_max_pool_1_fu_1483_conv_out_2_V_ce1;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_d0;
wire   [4:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_d0;
wire   [3:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_address0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_ce0;
wire    grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_d0;
wire    grp_flat_fu_1544_ap_start;
wire    grp_flat_fu_1544_ap_done;
wire    grp_flat_fu_1544_ap_idle;
wire    grp_flat_fu_1544_ap_ready;
wire   [8:0] grp_flat_fu_1544_max_pool_out_V_address0;
wire    grp_flat_fu_1544_max_pool_out_V_ce0;
wire   [3:0] grp_flat_fu_1544_flat_array_0_V_address0;
wire    grp_flat_fu_1544_flat_array_0_V_ce0;
wire    grp_flat_fu_1544_flat_array_0_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_0_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_1_V_address0;
wire    grp_flat_fu_1544_flat_array_1_V_ce0;
wire    grp_flat_fu_1544_flat_array_1_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_1_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_2_V_address0;
wire    grp_flat_fu_1544_flat_array_2_V_ce0;
wire    grp_flat_fu_1544_flat_array_2_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_2_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_3_V_address0;
wire    grp_flat_fu_1544_flat_array_3_V_ce0;
wire    grp_flat_fu_1544_flat_array_3_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_3_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_4_V_address0;
wire    grp_flat_fu_1544_flat_array_4_V_ce0;
wire    grp_flat_fu_1544_flat_array_4_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_4_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_5_V_address0;
wire    grp_flat_fu_1544_flat_array_5_V_ce0;
wire    grp_flat_fu_1544_flat_array_5_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_5_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_6_V_address0;
wire    grp_flat_fu_1544_flat_array_6_V_ce0;
wire    grp_flat_fu_1544_flat_array_6_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_6_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_7_V_address0;
wire    grp_flat_fu_1544_flat_array_7_V_ce0;
wire    grp_flat_fu_1544_flat_array_7_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_7_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_8_V_address0;
wire    grp_flat_fu_1544_flat_array_8_V_ce0;
wire    grp_flat_fu_1544_flat_array_8_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_8_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_9_V_address0;
wire    grp_flat_fu_1544_flat_array_9_V_ce0;
wire    grp_flat_fu_1544_flat_array_9_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_9_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_10_V_address0;
wire    grp_flat_fu_1544_flat_array_10_V_ce0;
wire    grp_flat_fu_1544_flat_array_10_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_10_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_11_V_address0;
wire    grp_flat_fu_1544_flat_array_11_V_ce0;
wire    grp_flat_fu_1544_flat_array_11_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_11_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_12_V_address0;
wire    grp_flat_fu_1544_flat_array_12_V_ce0;
wire    grp_flat_fu_1544_flat_array_12_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_12_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_13_V_address0;
wire    grp_flat_fu_1544_flat_array_13_V_ce0;
wire    grp_flat_fu_1544_flat_array_13_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_13_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_14_V_address0;
wire    grp_flat_fu_1544_flat_array_14_V_ce0;
wire    grp_flat_fu_1544_flat_array_14_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_14_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_15_V_address0;
wire    grp_flat_fu_1544_flat_array_15_V_ce0;
wire    grp_flat_fu_1544_flat_array_15_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_15_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_16_V_address0;
wire    grp_flat_fu_1544_flat_array_16_V_ce0;
wire    grp_flat_fu_1544_flat_array_16_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_16_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_17_V_address0;
wire    grp_flat_fu_1544_flat_array_17_V_ce0;
wire    grp_flat_fu_1544_flat_array_17_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_17_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_18_V_address0;
wire    grp_flat_fu_1544_flat_array_18_V_ce0;
wire    grp_flat_fu_1544_flat_array_18_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_18_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_19_V_address0;
wire    grp_flat_fu_1544_flat_array_19_V_ce0;
wire    grp_flat_fu_1544_flat_array_19_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_19_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_20_V_address0;
wire    grp_flat_fu_1544_flat_array_20_V_ce0;
wire    grp_flat_fu_1544_flat_array_20_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_20_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_21_V_address0;
wire    grp_flat_fu_1544_flat_array_21_V_ce0;
wire    grp_flat_fu_1544_flat_array_21_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_21_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_22_V_address0;
wire    grp_flat_fu_1544_flat_array_22_V_ce0;
wire    grp_flat_fu_1544_flat_array_22_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_22_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_23_V_address0;
wire    grp_flat_fu_1544_flat_array_23_V_ce0;
wire    grp_flat_fu_1544_flat_array_23_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_23_V_d0;
wire   [3:0] grp_flat_fu_1544_flat_array_24_V_address0;
wire    grp_flat_fu_1544_flat_array_24_V_ce0;
wire    grp_flat_fu_1544_flat_array_24_V_we0;
wire   [13:0] grp_flat_fu_1544_flat_array_24_V_d0;
wire    grp_max_pool_2_fu_1574_ap_start;
wire    grp_max_pool_2_fu_1574_ap_done;
wire    grp_max_pool_2_fu_1574_ap_idle;
wire    grp_max_pool_2_fu_1574_ap_ready;
wire   [10:0] grp_max_pool_2_fu_1574_conv_out_V_address0;
wire    grp_max_pool_2_fu_1574_conv_out_V_ce0;
wire   [10:0] grp_max_pool_2_fu_1574_conv_out_V_address1;
wire    grp_max_pool_2_fu_1574_conv_out_V_ce1;
wire   [8:0] grp_max_pool_2_fu_1574_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_1574_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_1574_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_2_fu_1574_max_pool_out_V_d0;
reg   [4:0] ap_phi_mux_i_0_phi_fu_1118_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_i_0_i_phi_fu_1162_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_j_0_i_phi_fu_1185_p4;
reg   [3:0] ap_phi_mux_d_0_i_phi_fu_1207_p4;
wire    ap_block_pp2_stage0;
reg   [4:0] ap_phi_mux_f_0_i_phi_fu_1230_p4;
reg   [3:0] i24_0_reg_1237;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg    grp_conv_2_fu_1248_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_conv_1_fu_1417_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_dense_1_fu_1437_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_soft_max_fu_1471_ap_start_reg;
wire    ap_CS_fsm_state29;
reg    grp_max_pool_1_fu_1483_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_flat_fu_1544_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_max_pool_2_fu_1574_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln27_fu_1670_p1;
wire   [63:0] zext_ln203_37_fu_2033_p1;
wire   [63:0] zext_ln203_38_fu_2046_p1;
wire  signed [63:0] sext_ln1117_fu_2146_p1;
wire   [63:0] zext_ln14_1_fu_2105_p1;
wire   [63:0] zext_ln1116_29_fu_2331_p1;
wire   [63:0] zext_ln48_1_fu_2290_p1;
wire   [2:0] trunc_ln28_fu_1889_p1;
wire   [2:0] trunc_ln203_fu_2000_p1;
wire   [13:0] select_ln603_fu_1984_p3;
wire    ap_CS_fsm_state11;
wire   [12:0] select_ln19_fu_2232_p3;
wire   [0:0] icmp_ln25_fu_1608_p2;
wire   [9:0] add_ln28_1_fu_1602_p2;
wire   [4:0] i_fu_1596_p2;
wire   [4:0] grp_fu_1638_p0;
wire   [2:0] grp_fu_1638_p1;
wire   [2:0] grp_fu_1652_p1;
wire   [63:0] grp_fu_1580_p1;
wire   [63:0] ireg_V_fu_1674_p1;
wire   [10:0] exp_tmp_V_fu_1690_p4;
wire   [51:0] trunc_ln565_fu_1704_p1;
wire   [52:0] tmp_s_fu_1708_p3;
wire   [53:0] p_Result_30_fu_1716_p1;
wire   [0:0] p_Result_29_fu_1682_p3;
wire   [53:0] man_V_1_fu_1720_p2;
wire   [62:0] trunc_ln556_fu_1678_p1;
wire   [11:0] zext_ln461_fu_1700_p1;
wire   [11:0] F2_fu_1740_p2;
wire   [0:0] icmp_ln581_fu_1746_p2;
wire   [11:0] add_ln581_fu_1752_p2;
wire   [11:0] sub_ln581_fu_1758_p2;
wire   [31:0] bitcast_ln696_fu_1794_p1;
wire   [0:0] tmp_41_fu_1797_p3;
wire   [0:0] icmp_ln571_fu_1734_p2;
wire   [0:0] icmp_ln582_fu_1772_p2;
wire   [0:0] xor_ln571_fu_1813_p2;
wire   [0:0] and_ln582_fu_1819_p2;
wire   [0:0] or_ln582_fu_1833_p2;
wire   [0:0] xor_ln582_fu_1839_p2;
wire   [0:0] xor_ln585_fu_1851_p2;
wire   [0:0] and_ln585_fu_1857_p2;
wire   [13:0] select_ln588_fu_1805_p3;
wire   [13:0] select_ln582_fu_1825_p3;
wire   [0:0] or_ln581_fu_1871_p2;
wire   [0:0] icmp_ln603_fu_1788_p2;
wire   [0:0] xor_ln581_fu_1877_p2;
wire   [2:0] grp_fu_1638_p2;
wire   [4:0] mul_ln28_fu_1896_p1;
wire   [11:0] mul_ln28_fu_1896_p2;
wire   [4:0] zext_ln203_mid2_v_fu_1902_p4;
wire   [5:0] tmp_143_fu_1924_p3;
wire   [7:0] zext_ln203_34_fu_1932_p1;
wire   [7:0] tmp_142_fu_1916_p3;
wire   [7:0] zext_ln203_fu_1912_p1;
wire  signed [31:0] sext_ln581_fu_1948_p1;
wire   [53:0] zext_ln586_fu_1951_p1;
wire   [53:0] ashr_ln586_fu_1955_p2;
wire   [13:0] sext_ln581cast_fu_1964_p1;
wire   [0:0] and_ln585_1_fu_1973_p2;
wire   [13:0] trunc_ln586_fu_1960_p1;
wire   [13:0] shl_ln604_fu_1968_p2;
wire   [13:0] select_ln585_1_fu_1977_p3;
wire   [2:0] grp_fu_1652_p2;
wire   [4:0] mul_ln203_fu_2007_p1;
wire   [11:0] mul_ln203_fu_2007_p2;
wire   [4:0] tmp_42_fu_2013_p4;
wire   [7:0] add_ln203_14_fu_1936_p2;
wire   [7:0] zext_ln203_36_fu_2023_p1;
wire   [7:0] add_ln203_16_fu_2027_p2;
wire   [7:0] add_ln203_15_fu_1942_p2;
wire   [7:0] add_ln203_17_fu_2040_p2;
wire   [4:0] i_1_fu_2068_p2;
wire   [5:0] select_ln14_fu_2080_p3;
wire   [10:0] tmp_144_fu_2110_p3;
wire   [6:0] tmp_145_fu_2122_p3;
wire   [11:0] zext_ln1117_fu_2118_p1;
wire   [11:0] zext_ln1117_158_fu_2130_p1;
wire   [11:0] sub_ln1117_fu_2134_p2;
wire   [11:0] zext_ln13_fu_2101_p1;
wire   [11:0] add_ln1117_fu_2140_p2;
wire   [13:0] select_ln14_2_fu_2171_p3;
wire  signed [21:0] grp_fu_2699_p3;
wire  signed [8:0] sext_ln1265_fu_2195_p0;
wire  signed [8:0] sext_ln703_fu_2208_p0;
wire  signed [13:0] sext_ln1265_fu_2195_p1;
wire   [12:0] trunc_ln_fu_2199_p4;
wire  signed [12:0] sext_ln703_fu_2208_p1;
wire   [13:0] add_ln703_fu_2212_p2;
wire   [0:0] tmp_43_fu_2224_p3;
wire   [12:0] add_ln203_fu_2218_p2;
wire   [3:0] d_fu_2253_p2;
wire   [4:0] select_ln48_fu_2265_p3;
wire   [7:0] tmp_146_fu_2295_p3;
wire   [5:0] tmp_147_fu_2307_p3;
wire   [8:0] zext_ln1116_28_fu_2315_p1;
wire   [8:0] zext_ln1116_fu_2303_p1;
wire   [8:0] add_ln1116_fu_2319_p2;
wire   [8:0] zext_ln47_fu_2286_p1;
wire   [8:0] add_ln1116_18_fu_2325_p2;
wire   [13:0] select_ln48_2_fu_2356_p3;
wire  signed [21:0] grp_fu_2709_p3;
wire  signed [13:0] sext_ln1265_3_fu_2380_p1;
wire   [13:0] tmp_V_fu_2422_p2;
reg   [13:0] p_Result_13_fu_2436_p4;
wire   [31:0] p_Result_32_fu_2446_p3;
reg   [31:0] l_fu_2454_p3;
wire   [31:0] lsb_index_fu_2472_p2;
wire   [30:0] tmp_45_fu_2478_p4;
wire   [3:0] trunc_ln947_fu_2494_p1;
wire   [3:0] sub_ln947_fu_2498_p2;
wire   [13:0] zext_ln947_fu_2504_p1;
wire   [13:0] lshr_ln947_fu_2508_p2;
wire   [13:0] p_Result_s_fu_2514_p2;
wire   [0:0] icmp_ln947_fu_2488_p2;
wire   [0:0] icmp_ln947_1_fu_2520_p2;
wire   [0:0] tmp_46_fu_2532_p3;
wire   [13:0] trunc_ln944_fu_2468_p1;
wire   [13:0] add_ln949_fu_2546_p2;
wire   [0:0] p_Result_27_fu_2552_p3;
wire   [0:0] xor_ln949_fu_2540_p2;
wire   [0:0] and_ln949_fu_2560_p2;
wire   [0:0] a_fu_2526_p2;
wire   [0:0] or_ln949_fu_2566_p2;
wire   [31:0] m_fu_2590_p1;
wire   [31:0] add_ln958_fu_2593_p2;
wire   [31:0] sub_ln958_fu_2604_p2;
wire   [31:0] lshr_ln958_fu_2598_p2;
wire   [31:0] shl_ln958_fu_2609_p2;
wire   [31:0] m_7_fu_2615_p3;
wire   [31:0] m_8_fu_2622_p2;
wire   [30:0] m_s_fu_2627_p4;
wire   [0:0] tmp_47_fu_2641_p3;
wire   [7:0] select_ln964_fu_2649_p3;
wire   [7:0] sub_ln964_fu_2657_p2;
wire   [7:0] add_ln964_fu_2662_p2;
wire   [31:0] m_11_fu_2637_p1;
wire   [8:0] tmp_3_fu_2668_p3;
wire   [31:0] p_Result_33_fu_2675_p5;
wire   [31:0] bitcast_ln739_fu_2687_p1;
wire   [12:0] grp_fu_2699_p1;
wire   [21:0] grp_fu_2699_p2;
wire   [12:0] grp_fu_2709_p0;
wire   [21:0] grp_fu_2709_p2;
reg   [22:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [21:0] grp_fu_2699_p10;
wire   [21:0] grp_fu_2709_p00;
wire   [11:0] mul_ln203_fu_2007_p10;
wire   [11:0] mul_ln28_fu_1896_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 grp_conv_2_fu_1248_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_1417_ap_start_reg = 1'b0;
#0 grp_dense_1_fu_1437_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_1471_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_1483_ap_start_reg = 1'b0;
#0 grp_flat_fu_1544_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_1574_ap_start_reg = 1'b0;
end

cnn_dense_2_bias_V #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_2_weighbtn #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_out_biabun #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_dense_out_weibvn #(
    .DataWidth( 9 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0),
    .address1(grp_soft_max_fu_1471_dense_array_V_address1),
    .ce1(dense_array_V_ce1),
    .we1(dense_array_V_we1),
    .d1(grp_soft_max_fu_1471_dense_array_V_d1),
    .q1(dense_array_V_q1)
);

cnn_conv_1_input_bwn #(
    .DataWidth( 14 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv_1_input_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_0_V_address0),
    .ce0(conv_1_input_0_0_V_ce0),
    .we0(conv_1_input_0_0_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_0_0_V_q0),
    .address1(grp_conv_1_fu_1417_input_0_0_V_address1),
    .ce1(conv_1_input_0_0_V_ce1),
    .q1(conv_1_input_0_0_V_q1)
);

cnn_conv_1_input_bxn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_1_V_address0),
    .ce0(conv_1_input_0_1_V_ce0),
    .we0(conv_1_input_0_1_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_0_1_V_q0),
    .address1(grp_conv_1_fu_1417_input_0_1_V_address1),
    .ce1(conv_1_input_0_1_V_ce1),
    .q1(conv_1_input_0_1_V_q1)
);

cnn_conv_1_input_bxn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_2_V_address0),
    .ce0(conv_1_input_0_2_V_ce0),
    .we0(conv_1_input_0_2_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_0_2_V_q0),
    .address1(grp_conv_1_fu_1417_input_0_2_V_address1),
    .ce1(conv_1_input_0_2_V_ce1),
    .q1(conv_1_input_0_2_V_q1)
);

cnn_conv_1_input_bxn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_0_V_address0),
    .ce0(conv_1_input_1_0_V_ce0),
    .we0(conv_1_input_1_0_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_1_0_V_q0),
    .address1(grp_conv_1_fu_1417_input_1_0_V_address1),
    .ce1(conv_1_input_1_0_V_ce1),
    .q1(conv_1_input_1_0_V_q1)
);

cnn_conv_1_input_bAo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_1_V_address0),
    .ce0(conv_1_input_1_1_V_ce0),
    .we0(conv_1_input_1_1_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_1_1_V_q0),
    .address1(grp_conv_1_fu_1417_input_1_1_V_address1),
    .ce1(conv_1_input_1_1_V_ce1),
    .q1(conv_1_input_1_1_V_q1)
);

cnn_conv_1_input_bAo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_2_V_address0),
    .ce0(conv_1_input_1_2_V_ce0),
    .we0(conv_1_input_1_2_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_1_2_V_q0),
    .address1(grp_conv_1_fu_1417_input_1_2_V_address1),
    .ce1(conv_1_input_1_2_V_ce1),
    .q1(conv_1_input_1_2_V_q1)
);

cnn_conv_1_input_bxn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_0_V_address0),
    .ce0(conv_1_input_2_0_V_ce0),
    .we0(conv_1_input_2_0_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_2_0_V_q0),
    .address1(grp_conv_1_fu_1417_input_2_0_V_address1),
    .ce1(conv_1_input_2_0_V_ce1),
    .q1(conv_1_input_2_0_V_q1)
);

cnn_conv_1_input_bAo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_1_V_address0),
    .ce0(conv_1_input_2_1_V_ce0),
    .we0(conv_1_input_2_1_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_2_1_V_q0),
    .address1(grp_conv_1_fu_1417_input_2_1_V_address1),
    .ce1(conv_1_input_2_1_V_ce1),
    .q1(conv_1_input_2_1_V_q1)
);

cnn_conv_1_input_bAo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_2_V_address0),
    .ce0(conv_1_input_2_2_V_ce0),
    .we0(conv_1_input_2_2_V_we0),
    .d0(select_ln603_fu_1984_p3),
    .q0(conv_1_input_2_2_V_q0),
    .address1(grp_conv_1_fu_1417_input_2_2_V_address1),
    .ce1(conv_1_input_2_2_V_ce1),
    .q1(conv_1_input_2_2_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_0_V_address0),
    .ce0(conv_1_out_0_V_ce0),
    .we0(conv_1_out_0_V_we0),
    .d0(conv_1_out_0_V_d0),
    .q0(conv_1_out_0_V_q0),
    .address1(grp_max_pool_1_fu_1483_conv_out_0_V_address1),
    .ce1(conv_1_out_0_V_ce1),
    .q1(conv_1_out_0_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_1_V_address0),
    .ce0(conv_1_out_1_V_ce0),
    .we0(conv_1_out_1_V_we0),
    .d0(grp_conv_1_fu_1417_conv_out_1_V_d0),
    .q0(conv_1_out_1_V_q0),
    .address1(grp_max_pool_1_fu_1483_conv_out_1_V_address1),
    .ce1(conv_1_out_1_V_ce1),
    .q1(conv_1_out_1_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_2_V_address0),
    .ce0(conv_1_out_2_V_ce0),
    .we0(conv_1_out_2_V_we0),
    .d0(grp_conv_1_fu_1417_conv_out_2_V_d0),
    .q0(conv_1_out_2_V_q0),
    .address1(grp_max_pool_1_fu_1483_conv_out_2_V_address1),
    .ce1(conv_1_out_2_V_ce1),
    .q1(conv_1_out_2_V_q1)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_address0),
    .ce0(max_pool_1_out_0_0_ce0),
    .we0(max_pool_1_out_0_0_we0),
    .d0(max_pool_1_out_0_0_d0),
    .q0(max_pool_1_out_0_0_q0)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_2_address0),
    .ce0(max_pool_1_out_0_0_2_ce0),
    .we0(max_pool_1_out_0_0_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_d0),
    .q0(max_pool_1_out_0_0_2_q0)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_3_address0),
    .ce0(max_pool_1_out_0_0_3_ce0),
    .we0(max_pool_1_out_0_0_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_d0),
    .q0(max_pool_1_out_0_0_3_q0)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_4_address0),
    .ce0(max_pool_1_out_0_0_4_ce0),
    .we0(max_pool_1_out_0_0_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_d0),
    .q0(max_pool_1_out_0_0_4_q0)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_5_address0),
    .ce0(max_pool_1_out_0_0_5_ce0),
    .we0(max_pool_1_out_0_0_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_d0),
    .q0(max_pool_1_out_0_0_5_q0)
);

cnn_max_pool_1_oubFp #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_0_6_address0),
    .ce0(max_pool_1_out_0_0_6_ce0),
    .we0(max_pool_1_out_0_0_6_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_d0),
    .q0(max_pool_1_out_0_0_6_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_address0),
    .ce0(max_pool_1_out_0_1_ce0),
    .we0(max_pool_1_out_0_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_d0),
    .q0(max_pool_1_out_0_1_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_1_address0),
    .ce0(max_pool_1_out_0_1_1_ce0),
    .we0(max_pool_1_out_0_1_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_d0),
    .q0(max_pool_1_out_0_1_1_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_2_address0),
    .ce0(max_pool_1_out_0_1_2_ce0),
    .we0(max_pool_1_out_0_1_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_d0),
    .q0(max_pool_1_out_0_1_2_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_3_address0),
    .ce0(max_pool_1_out_0_1_3_ce0),
    .we0(max_pool_1_out_0_1_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_d0),
    .q0(max_pool_1_out_0_1_3_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_4_address0),
    .ce0(max_pool_1_out_0_1_4_ce0),
    .we0(max_pool_1_out_0_1_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_d0),
    .q0(max_pool_1_out_0_1_4_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_1_5_address0),
    .ce0(max_pool_1_out_0_1_5_ce0),
    .we0(max_pool_1_out_0_1_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_d0),
    .q0(max_pool_1_out_0_1_5_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_address0),
    .ce0(max_pool_1_out_0_2_ce0),
    .we0(max_pool_1_out_0_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_d0),
    .q0(max_pool_1_out_0_2_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_1_address0),
    .ce0(max_pool_1_out_0_2_1_ce0),
    .we0(max_pool_1_out_0_2_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_d0),
    .q0(max_pool_1_out_0_2_1_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_2_address0),
    .ce0(max_pool_1_out_0_2_2_ce0),
    .we0(max_pool_1_out_0_2_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_d0),
    .q0(max_pool_1_out_0_2_2_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_3_address0),
    .ce0(max_pool_1_out_0_2_3_ce0),
    .we0(max_pool_1_out_0_2_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_d0),
    .q0(max_pool_1_out_0_2_3_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_4_address0),
    .ce0(max_pool_1_out_0_2_4_ce0),
    .we0(max_pool_1_out_0_2_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_d0),
    .q0(max_pool_1_out_0_2_4_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_0_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_2_5_address0),
    .ce0(max_pool_1_out_0_2_5_ce0),
    .we0(max_pool_1_out_0_2_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_d0),
    .q0(max_pool_1_out_0_2_5_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_address0),
    .ce0(max_pool_1_out_1_0_ce0),
    .we0(max_pool_1_out_1_0_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_d0),
    .q0(max_pool_1_out_1_0_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_1_address0),
    .ce0(max_pool_1_out_1_0_1_ce0),
    .we0(max_pool_1_out_1_0_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_d0),
    .q0(max_pool_1_out_1_0_1_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_2_address0),
    .ce0(max_pool_1_out_1_0_2_ce0),
    .we0(max_pool_1_out_1_0_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_d0),
    .q0(max_pool_1_out_1_0_2_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_3_address0),
    .ce0(max_pool_1_out_1_0_3_ce0),
    .we0(max_pool_1_out_1_0_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_d0),
    .q0(max_pool_1_out_1_0_3_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_4_address0),
    .ce0(max_pool_1_out_1_0_4_ce0),
    .we0(max_pool_1_out_1_0_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_d0),
    .q0(max_pool_1_out_1_0_4_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_1_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_0_5_address0),
    .ce0(max_pool_1_out_1_0_5_ce0),
    .we0(max_pool_1_out_1_0_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_d0),
    .q0(max_pool_1_out_1_0_5_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_address0),
    .ce0(max_pool_1_out_1_1_ce0),
    .we0(max_pool_1_out_1_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_d0),
    .q0(max_pool_1_out_1_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_1_address0),
    .ce0(max_pool_1_out_1_1_1_ce0),
    .we0(max_pool_1_out_1_1_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_d0),
    .q0(max_pool_1_out_1_1_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_2_address0),
    .ce0(max_pool_1_out_1_1_2_ce0),
    .we0(max_pool_1_out_1_1_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_d0),
    .q0(max_pool_1_out_1_1_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_3_address0),
    .ce0(max_pool_1_out_1_1_3_ce0),
    .we0(max_pool_1_out_1_1_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_d0),
    .q0(max_pool_1_out_1_1_3_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_4_address0),
    .ce0(max_pool_1_out_1_1_4_ce0),
    .we0(max_pool_1_out_1_1_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_d0),
    .q0(max_pool_1_out_1_1_4_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_1_5_address0),
    .ce0(max_pool_1_out_1_1_5_ce0),
    .we0(max_pool_1_out_1_1_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_d0),
    .q0(max_pool_1_out_1_1_5_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_address0),
    .ce0(max_pool_1_out_1_2_ce0),
    .we0(max_pool_1_out_1_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_d0),
    .q0(max_pool_1_out_1_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_1_address0),
    .ce0(max_pool_1_out_1_2_1_ce0),
    .we0(max_pool_1_out_1_2_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_d0),
    .q0(max_pool_1_out_1_2_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_2_address0),
    .ce0(max_pool_1_out_1_2_2_ce0),
    .we0(max_pool_1_out_1_2_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_d0),
    .q0(max_pool_1_out_1_2_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_3_address0),
    .ce0(max_pool_1_out_1_2_3_ce0),
    .we0(max_pool_1_out_1_2_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_d0),
    .q0(max_pool_1_out_1_2_3_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_4_address0),
    .ce0(max_pool_1_out_1_2_4_ce0),
    .we0(max_pool_1_out_1_2_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_d0),
    .q0(max_pool_1_out_1_2_4_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_1_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_2_5_address0),
    .ce0(max_pool_1_out_1_2_5_ce0),
    .we0(max_pool_1_out_1_2_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_d0),
    .q0(max_pool_1_out_1_2_5_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_address0),
    .ce0(max_pool_1_out_2_0_ce0),
    .we0(max_pool_1_out_2_0_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_d0),
    .q0(max_pool_1_out_2_0_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_1_address0),
    .ce0(max_pool_1_out_2_0_1_ce0),
    .we0(max_pool_1_out_2_0_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_d0),
    .q0(max_pool_1_out_2_0_1_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_2_address0),
    .ce0(max_pool_1_out_2_0_2_ce0),
    .we0(max_pool_1_out_2_0_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_d0),
    .q0(max_pool_1_out_2_0_2_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_3_address0),
    .ce0(max_pool_1_out_2_0_3_ce0),
    .we0(max_pool_1_out_2_0_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_d0),
    .q0(max_pool_1_out_2_0_3_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_4_address0),
    .ce0(max_pool_1_out_2_0_4_ce0),
    .we0(max_pool_1_out_2_0_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_d0),
    .q0(max_pool_1_out_2_0_4_q0)
);

cnn_max_pool_1_oubLp #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_0_5_address0),
    .ce0(max_pool_1_out_2_0_5_ce0),
    .we0(max_pool_1_out_2_0_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_d0),
    .q0(max_pool_1_out_2_0_5_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_address0),
    .ce0(max_pool_1_out_2_1_ce0),
    .we0(max_pool_1_out_2_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_d0),
    .q0(max_pool_1_out_2_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_1_address0),
    .ce0(max_pool_1_out_2_1_1_ce0),
    .we0(max_pool_1_out_2_1_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_d0),
    .q0(max_pool_1_out_2_1_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_2_address0),
    .ce0(max_pool_1_out_2_1_2_ce0),
    .we0(max_pool_1_out_2_1_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_d0),
    .q0(max_pool_1_out_2_1_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_3_address0),
    .ce0(max_pool_1_out_2_1_3_ce0),
    .we0(max_pool_1_out_2_1_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_d0),
    .q0(max_pool_1_out_2_1_3_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_4_address0),
    .ce0(max_pool_1_out_2_1_4_ce0),
    .we0(max_pool_1_out_2_1_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_d0),
    .q0(max_pool_1_out_2_1_4_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_1_5_address0),
    .ce0(max_pool_1_out_2_1_5_ce0),
    .we0(max_pool_1_out_2_1_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_d0),
    .q0(max_pool_1_out_2_1_5_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_address0),
    .ce0(max_pool_1_out_2_2_ce0),
    .we0(max_pool_1_out_2_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_d0),
    .q0(max_pool_1_out_2_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_1_address0),
    .ce0(max_pool_1_out_2_2_1_ce0),
    .we0(max_pool_1_out_2_2_1_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_d0),
    .q0(max_pool_1_out_2_2_1_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_2_address0),
    .ce0(max_pool_1_out_2_2_2_ce0),
    .we0(max_pool_1_out_2_2_2_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_d0),
    .q0(max_pool_1_out_2_2_2_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_3_address0),
    .ce0(max_pool_1_out_2_2_3_ce0),
    .we0(max_pool_1_out_2_2_3_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_d0),
    .q0(max_pool_1_out_2_2_3_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_4_address0),
    .ce0(max_pool_1_out_2_2_4_ce0),
    .we0(max_pool_1_out_2_2_4_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_d0),
    .q0(max_pool_1_out_2_2_4_q0)
);

cnn_max_pool_1_oub3s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_2_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_2_5_address0),
    .ce0(max_pool_1_out_2_2_5_ce0),
    .we0(max_pool_1_out_2_2_5_we0),
    .d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_d0),
    .q0(max_pool_1_out_2_2_5_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0),
    .address1(grp_max_pool_2_fu_1574_conv_out_V_address1),
    .ce1(conv_2_out_V_ce1),
    .q1(conv_2_out_V_q1)
);

cnn_max_pool_2_oucxx #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_0_V_address0),
    .ce0(flat_array_0_V_ce0),
    .we0(flat_array_0_V_we0),
    .d0(flat_array_0_V_d0),
    .q0(flat_array_0_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_0_V_address1),
    .ce1(flat_array_0_V_ce1),
    .q1(flat_array_0_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_1_V_address0),
    .ce0(flat_array_1_V_ce0),
    .we0(flat_array_1_V_we0),
    .d0(grp_flat_fu_1544_flat_array_1_V_d0),
    .q0(flat_array_1_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_1_V_address1),
    .ce1(flat_array_1_V_ce1),
    .q1(flat_array_1_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_2_V_address0),
    .ce0(flat_array_2_V_ce0),
    .we0(flat_array_2_V_we0),
    .d0(grp_flat_fu_1544_flat_array_2_V_d0),
    .q0(flat_array_2_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_2_V_address1),
    .ce1(flat_array_2_V_ce1),
    .q1(flat_array_2_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_3_V_address0),
    .ce0(flat_array_3_V_ce0),
    .we0(flat_array_3_V_we0),
    .d0(grp_flat_fu_1544_flat_array_3_V_d0),
    .q0(flat_array_3_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_3_V_address1),
    .ce1(flat_array_3_V_ce1),
    .q1(flat_array_3_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_4_V_address0),
    .ce0(flat_array_4_V_ce0),
    .we0(flat_array_4_V_we0),
    .d0(grp_flat_fu_1544_flat_array_4_V_d0),
    .q0(flat_array_4_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_4_V_address1),
    .ce1(flat_array_4_V_ce1),
    .q1(flat_array_4_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_5_V_address0),
    .ce0(flat_array_5_V_ce0),
    .we0(flat_array_5_V_we0),
    .d0(grp_flat_fu_1544_flat_array_5_V_d0),
    .q0(flat_array_5_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_5_V_address1),
    .ce1(flat_array_5_V_ce1),
    .q1(flat_array_5_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_6_V_address0),
    .ce0(flat_array_6_V_ce0),
    .we0(flat_array_6_V_we0),
    .d0(grp_flat_fu_1544_flat_array_6_V_d0),
    .q0(flat_array_6_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_6_V_address1),
    .ce1(flat_array_6_V_ce1),
    .q1(flat_array_6_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_7_V_address0),
    .ce0(flat_array_7_V_ce0),
    .we0(flat_array_7_V_we0),
    .d0(grp_flat_fu_1544_flat_array_7_V_d0),
    .q0(flat_array_7_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_7_V_address1),
    .ce1(flat_array_7_V_ce1),
    .q1(flat_array_7_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_8_V_address0),
    .ce0(flat_array_8_V_ce0),
    .we0(flat_array_8_V_we0),
    .d0(grp_flat_fu_1544_flat_array_8_V_d0),
    .q0(flat_array_8_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_8_V_address1),
    .ce1(flat_array_8_V_ce1),
    .q1(flat_array_8_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_9_V_address0),
    .ce0(flat_array_9_V_ce0),
    .we0(flat_array_9_V_we0),
    .d0(grp_flat_fu_1544_flat_array_9_V_d0),
    .q0(flat_array_9_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_9_V_address1),
    .ce1(flat_array_9_V_ce1),
    .q1(flat_array_9_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_10_V_address0),
    .ce0(flat_array_10_V_ce0),
    .we0(flat_array_10_V_we0),
    .d0(grp_flat_fu_1544_flat_array_10_V_d0),
    .q0(flat_array_10_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_10_V_address1),
    .ce1(flat_array_10_V_ce1),
    .q1(flat_array_10_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_11_V_address0),
    .ce0(flat_array_11_V_ce0),
    .we0(flat_array_11_V_we0),
    .d0(grp_flat_fu_1544_flat_array_11_V_d0),
    .q0(flat_array_11_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_11_V_address1),
    .ce1(flat_array_11_V_ce1),
    .q1(flat_array_11_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_12_V_address0),
    .ce0(flat_array_12_V_ce0),
    .we0(flat_array_12_V_we0),
    .d0(grp_flat_fu_1544_flat_array_12_V_d0),
    .q0(flat_array_12_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_12_V_address1),
    .ce1(flat_array_12_V_ce1),
    .q1(flat_array_12_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_13_V_address0),
    .ce0(flat_array_13_V_ce0),
    .we0(flat_array_13_V_we0),
    .d0(grp_flat_fu_1544_flat_array_13_V_d0),
    .q0(flat_array_13_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_13_V_address1),
    .ce1(flat_array_13_V_ce1),
    .q1(flat_array_13_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_14_V_address0),
    .ce0(flat_array_14_V_ce0),
    .we0(flat_array_14_V_we0),
    .d0(grp_flat_fu_1544_flat_array_14_V_d0),
    .q0(flat_array_14_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_14_V_address1),
    .ce1(flat_array_14_V_ce1),
    .q1(flat_array_14_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_15_V_address0),
    .ce0(flat_array_15_V_ce0),
    .we0(flat_array_15_V_we0),
    .d0(grp_flat_fu_1544_flat_array_15_V_d0),
    .q0(flat_array_15_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_15_V_address1),
    .ce1(flat_array_15_V_ce1),
    .q1(flat_array_15_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_16_V_address0),
    .ce0(flat_array_16_V_ce0),
    .we0(flat_array_16_V_we0),
    .d0(grp_flat_fu_1544_flat_array_16_V_d0),
    .q0(flat_array_16_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_16_V_address1),
    .ce1(flat_array_16_V_ce1),
    .q1(flat_array_16_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_17_V_address0),
    .ce0(flat_array_17_V_ce0),
    .we0(flat_array_17_V_we0),
    .d0(grp_flat_fu_1544_flat_array_17_V_d0),
    .q0(flat_array_17_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_17_V_address1),
    .ce1(flat_array_17_V_ce1),
    .q1(flat_array_17_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_18_V_address0),
    .ce0(flat_array_18_V_ce0),
    .we0(flat_array_18_V_we0),
    .d0(grp_flat_fu_1544_flat_array_18_V_d0),
    .q0(flat_array_18_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_18_V_address1),
    .ce1(flat_array_18_V_ce1),
    .q1(flat_array_18_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_19_V_address0),
    .ce0(flat_array_19_V_ce0),
    .we0(flat_array_19_V_we0),
    .d0(grp_flat_fu_1544_flat_array_19_V_d0),
    .q0(flat_array_19_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_19_V_address1),
    .ce1(flat_array_19_V_ce1),
    .q1(flat_array_19_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_20_V_address0),
    .ce0(flat_array_20_V_ce0),
    .we0(flat_array_20_V_we0),
    .d0(grp_flat_fu_1544_flat_array_20_V_d0),
    .q0(flat_array_20_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_20_V_address1),
    .ce1(flat_array_20_V_ce1),
    .q1(flat_array_20_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_21_V_address0),
    .ce0(flat_array_21_V_ce0),
    .we0(flat_array_21_V_we0),
    .d0(grp_flat_fu_1544_flat_array_21_V_d0),
    .q0(flat_array_21_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_21_V_address1),
    .ce1(flat_array_21_V_ce1),
    .q1(flat_array_21_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_22_V_address0),
    .ce0(flat_array_22_V_ce0),
    .we0(flat_array_22_V_we0),
    .d0(grp_flat_fu_1544_flat_array_22_V_d0),
    .q0(flat_array_22_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_22_V_address1),
    .ce1(flat_array_22_V_ce1),
    .q1(flat_array_22_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_23_V_address0),
    .ce0(flat_array_23_V_ce0),
    .we0(flat_array_23_V_we0),
    .d0(grp_flat_fu_1544_flat_array_23_V_d0),
    .q0(flat_array_23_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_23_V_address1),
    .ce1(flat_array_23_V_ce1),
    .q1(flat_array_23_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_24_V_address0),
    .ce0(flat_array_24_V_ce0),
    .we0(flat_array_24_V_we0),
    .d0(grp_flat_fu_1544_flat_array_24_V_d0),
    .q0(flat_array_24_V_q0),
    .address1(grp_dense_1_fu_1437_flat_array_24_V_address1),
    .ce1(flat_array_24_V_ce1),
    .q1(flat_array_24_V_q1)
);

cnn_dense_1_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_prediction_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_2 grp_conv_2_fu_1248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_2_fu_1248_ap_start),
    .ap_done(grp_conv_2_fu_1248_ap_done),
    .ap_idle(grp_conv_2_fu_1248_ap_idle),
    .ap_ready(grp_conv_2_fu_1248_ap_ready),
    .input_0_0_0_V_address0(grp_conv_2_fu_1248_input_0_0_0_V_address0),
    .input_0_0_0_V_ce0(grp_conv_2_fu_1248_input_0_0_0_V_ce0),
    .input_0_0_0_V_q0(max_pool_1_out_0_0_q0),
    .input_0_0_1_V_address0(grp_conv_2_fu_1248_input_0_0_1_V_address0),
    .input_0_0_1_V_ce0(grp_conv_2_fu_1248_input_0_0_1_V_ce0),
    .input_0_0_1_V_q0(max_pool_1_out_0_0_2_q0),
    .input_0_0_2_V_address0(grp_conv_2_fu_1248_input_0_0_2_V_address0),
    .input_0_0_2_V_ce0(grp_conv_2_fu_1248_input_0_0_2_V_ce0),
    .input_0_0_2_V_q0(max_pool_1_out_0_0_3_q0),
    .input_0_0_3_V_address0(grp_conv_2_fu_1248_input_0_0_3_V_address0),
    .input_0_0_3_V_ce0(grp_conv_2_fu_1248_input_0_0_3_V_ce0),
    .input_0_0_3_V_q0(max_pool_1_out_0_0_4_q0),
    .input_0_0_4_V_address0(grp_conv_2_fu_1248_input_0_0_4_V_address0),
    .input_0_0_4_V_ce0(grp_conv_2_fu_1248_input_0_0_4_V_ce0),
    .input_0_0_4_V_q0(max_pool_1_out_0_0_5_q0),
    .input_0_0_5_V_address0(grp_conv_2_fu_1248_input_0_0_5_V_address0),
    .input_0_0_5_V_ce0(grp_conv_2_fu_1248_input_0_0_5_V_ce0),
    .input_0_0_5_V_q0(max_pool_1_out_0_0_6_q0),
    .input_0_1_0_V_address0(grp_conv_2_fu_1248_input_0_1_0_V_address0),
    .input_0_1_0_V_ce0(grp_conv_2_fu_1248_input_0_1_0_V_ce0),
    .input_0_1_0_V_q0(max_pool_1_out_0_1_q0),
    .input_0_1_1_V_address0(grp_conv_2_fu_1248_input_0_1_1_V_address0),
    .input_0_1_1_V_ce0(grp_conv_2_fu_1248_input_0_1_1_V_ce0),
    .input_0_1_1_V_q0(max_pool_1_out_0_1_1_q0),
    .input_0_1_2_V_address0(grp_conv_2_fu_1248_input_0_1_2_V_address0),
    .input_0_1_2_V_ce0(grp_conv_2_fu_1248_input_0_1_2_V_ce0),
    .input_0_1_2_V_q0(max_pool_1_out_0_1_2_q0),
    .input_0_1_3_V_address0(grp_conv_2_fu_1248_input_0_1_3_V_address0),
    .input_0_1_3_V_ce0(grp_conv_2_fu_1248_input_0_1_3_V_ce0),
    .input_0_1_3_V_q0(max_pool_1_out_0_1_3_q0),
    .input_0_1_4_V_address0(grp_conv_2_fu_1248_input_0_1_4_V_address0),
    .input_0_1_4_V_ce0(grp_conv_2_fu_1248_input_0_1_4_V_ce0),
    .input_0_1_4_V_q0(max_pool_1_out_0_1_4_q0),
    .input_0_1_5_V_address0(grp_conv_2_fu_1248_input_0_1_5_V_address0),
    .input_0_1_5_V_ce0(grp_conv_2_fu_1248_input_0_1_5_V_ce0),
    .input_0_1_5_V_q0(max_pool_1_out_0_1_5_q0),
    .input_0_2_0_V_address0(grp_conv_2_fu_1248_input_0_2_0_V_address0),
    .input_0_2_0_V_ce0(grp_conv_2_fu_1248_input_0_2_0_V_ce0),
    .input_0_2_0_V_q0(max_pool_1_out_0_2_q0),
    .input_0_2_1_V_address0(grp_conv_2_fu_1248_input_0_2_1_V_address0),
    .input_0_2_1_V_ce0(grp_conv_2_fu_1248_input_0_2_1_V_ce0),
    .input_0_2_1_V_q0(max_pool_1_out_0_2_1_q0),
    .input_0_2_2_V_address0(grp_conv_2_fu_1248_input_0_2_2_V_address0),
    .input_0_2_2_V_ce0(grp_conv_2_fu_1248_input_0_2_2_V_ce0),
    .input_0_2_2_V_q0(max_pool_1_out_0_2_2_q0),
    .input_0_2_3_V_address0(grp_conv_2_fu_1248_input_0_2_3_V_address0),
    .input_0_2_3_V_ce0(grp_conv_2_fu_1248_input_0_2_3_V_ce0),
    .input_0_2_3_V_q0(max_pool_1_out_0_2_3_q0),
    .input_0_2_4_V_address0(grp_conv_2_fu_1248_input_0_2_4_V_address0),
    .input_0_2_4_V_ce0(grp_conv_2_fu_1248_input_0_2_4_V_ce0),
    .input_0_2_4_V_q0(max_pool_1_out_0_2_4_q0),
    .input_0_2_5_V_address0(grp_conv_2_fu_1248_input_0_2_5_V_address0),
    .input_0_2_5_V_ce0(grp_conv_2_fu_1248_input_0_2_5_V_ce0),
    .input_0_2_5_V_q0(max_pool_1_out_0_2_5_q0),
    .input_1_0_0_V_address0(grp_conv_2_fu_1248_input_1_0_0_V_address0),
    .input_1_0_0_V_ce0(grp_conv_2_fu_1248_input_1_0_0_V_ce0),
    .input_1_0_0_V_q0(max_pool_1_out_1_0_q0),
    .input_1_0_1_V_address0(grp_conv_2_fu_1248_input_1_0_1_V_address0),
    .input_1_0_1_V_ce0(grp_conv_2_fu_1248_input_1_0_1_V_ce0),
    .input_1_0_1_V_q0(max_pool_1_out_1_0_1_q0),
    .input_1_0_2_V_address0(grp_conv_2_fu_1248_input_1_0_2_V_address0),
    .input_1_0_2_V_ce0(grp_conv_2_fu_1248_input_1_0_2_V_ce0),
    .input_1_0_2_V_q0(max_pool_1_out_1_0_2_q0),
    .input_1_0_3_V_address0(grp_conv_2_fu_1248_input_1_0_3_V_address0),
    .input_1_0_3_V_ce0(grp_conv_2_fu_1248_input_1_0_3_V_ce0),
    .input_1_0_3_V_q0(max_pool_1_out_1_0_3_q0),
    .input_1_0_4_V_address0(grp_conv_2_fu_1248_input_1_0_4_V_address0),
    .input_1_0_4_V_ce0(grp_conv_2_fu_1248_input_1_0_4_V_ce0),
    .input_1_0_4_V_q0(max_pool_1_out_1_0_4_q0),
    .input_1_0_5_V_address0(grp_conv_2_fu_1248_input_1_0_5_V_address0),
    .input_1_0_5_V_ce0(grp_conv_2_fu_1248_input_1_0_5_V_ce0),
    .input_1_0_5_V_q0(max_pool_1_out_1_0_5_q0),
    .input_1_1_0_V_address0(grp_conv_2_fu_1248_input_1_1_0_V_address0),
    .input_1_1_0_V_ce0(grp_conv_2_fu_1248_input_1_1_0_V_ce0),
    .input_1_1_0_V_q0(max_pool_1_out_1_1_q0),
    .input_1_1_1_V_address0(grp_conv_2_fu_1248_input_1_1_1_V_address0),
    .input_1_1_1_V_ce0(grp_conv_2_fu_1248_input_1_1_1_V_ce0),
    .input_1_1_1_V_q0(max_pool_1_out_1_1_1_q0),
    .input_1_1_2_V_address0(grp_conv_2_fu_1248_input_1_1_2_V_address0),
    .input_1_1_2_V_ce0(grp_conv_2_fu_1248_input_1_1_2_V_ce0),
    .input_1_1_2_V_q0(max_pool_1_out_1_1_2_q0),
    .input_1_1_3_V_address0(grp_conv_2_fu_1248_input_1_1_3_V_address0),
    .input_1_1_3_V_ce0(grp_conv_2_fu_1248_input_1_1_3_V_ce0),
    .input_1_1_3_V_q0(max_pool_1_out_1_1_3_q0),
    .input_1_1_4_V_address0(grp_conv_2_fu_1248_input_1_1_4_V_address0),
    .input_1_1_4_V_ce0(grp_conv_2_fu_1248_input_1_1_4_V_ce0),
    .input_1_1_4_V_q0(max_pool_1_out_1_1_4_q0),
    .input_1_1_5_V_address0(grp_conv_2_fu_1248_input_1_1_5_V_address0),
    .input_1_1_5_V_ce0(grp_conv_2_fu_1248_input_1_1_5_V_ce0),
    .input_1_1_5_V_q0(max_pool_1_out_1_1_5_q0),
    .input_1_2_0_V_address0(grp_conv_2_fu_1248_input_1_2_0_V_address0),
    .input_1_2_0_V_ce0(grp_conv_2_fu_1248_input_1_2_0_V_ce0),
    .input_1_2_0_V_q0(max_pool_1_out_1_2_q0),
    .input_1_2_1_V_address0(grp_conv_2_fu_1248_input_1_2_1_V_address0),
    .input_1_2_1_V_ce0(grp_conv_2_fu_1248_input_1_2_1_V_ce0),
    .input_1_2_1_V_q0(max_pool_1_out_1_2_1_q0),
    .input_1_2_2_V_address0(grp_conv_2_fu_1248_input_1_2_2_V_address0),
    .input_1_2_2_V_ce0(grp_conv_2_fu_1248_input_1_2_2_V_ce0),
    .input_1_2_2_V_q0(max_pool_1_out_1_2_2_q0),
    .input_1_2_3_V_address0(grp_conv_2_fu_1248_input_1_2_3_V_address0),
    .input_1_2_3_V_ce0(grp_conv_2_fu_1248_input_1_2_3_V_ce0),
    .input_1_2_3_V_q0(max_pool_1_out_1_2_3_q0),
    .input_1_2_4_V_address0(grp_conv_2_fu_1248_input_1_2_4_V_address0),
    .input_1_2_4_V_ce0(grp_conv_2_fu_1248_input_1_2_4_V_ce0),
    .input_1_2_4_V_q0(max_pool_1_out_1_2_4_q0),
    .input_1_2_5_V_address0(grp_conv_2_fu_1248_input_1_2_5_V_address0),
    .input_1_2_5_V_ce0(grp_conv_2_fu_1248_input_1_2_5_V_ce0),
    .input_1_2_5_V_q0(max_pool_1_out_1_2_5_q0),
    .input_2_0_0_V_address0(grp_conv_2_fu_1248_input_2_0_0_V_address0),
    .input_2_0_0_V_ce0(grp_conv_2_fu_1248_input_2_0_0_V_ce0),
    .input_2_0_0_V_q0(max_pool_1_out_2_0_q0),
    .input_2_0_1_V_address0(grp_conv_2_fu_1248_input_2_0_1_V_address0),
    .input_2_0_1_V_ce0(grp_conv_2_fu_1248_input_2_0_1_V_ce0),
    .input_2_0_1_V_q0(max_pool_1_out_2_0_1_q0),
    .input_2_0_2_V_address0(grp_conv_2_fu_1248_input_2_0_2_V_address0),
    .input_2_0_2_V_ce0(grp_conv_2_fu_1248_input_2_0_2_V_ce0),
    .input_2_0_2_V_q0(max_pool_1_out_2_0_2_q0),
    .input_2_0_3_V_address0(grp_conv_2_fu_1248_input_2_0_3_V_address0),
    .input_2_0_3_V_ce0(grp_conv_2_fu_1248_input_2_0_3_V_ce0),
    .input_2_0_3_V_q0(max_pool_1_out_2_0_3_q0),
    .input_2_0_4_V_address0(grp_conv_2_fu_1248_input_2_0_4_V_address0),
    .input_2_0_4_V_ce0(grp_conv_2_fu_1248_input_2_0_4_V_ce0),
    .input_2_0_4_V_q0(max_pool_1_out_2_0_4_q0),
    .input_2_0_5_V_address0(grp_conv_2_fu_1248_input_2_0_5_V_address0),
    .input_2_0_5_V_ce0(grp_conv_2_fu_1248_input_2_0_5_V_ce0),
    .input_2_0_5_V_q0(max_pool_1_out_2_0_5_q0),
    .input_2_1_0_V_address0(grp_conv_2_fu_1248_input_2_1_0_V_address0),
    .input_2_1_0_V_ce0(grp_conv_2_fu_1248_input_2_1_0_V_ce0),
    .input_2_1_0_V_q0(max_pool_1_out_2_1_q0),
    .input_2_1_1_V_address0(grp_conv_2_fu_1248_input_2_1_1_V_address0),
    .input_2_1_1_V_ce0(grp_conv_2_fu_1248_input_2_1_1_V_ce0),
    .input_2_1_1_V_q0(max_pool_1_out_2_1_1_q0),
    .input_2_1_2_V_address0(grp_conv_2_fu_1248_input_2_1_2_V_address0),
    .input_2_1_2_V_ce0(grp_conv_2_fu_1248_input_2_1_2_V_ce0),
    .input_2_1_2_V_q0(max_pool_1_out_2_1_2_q0),
    .input_2_1_3_V_address0(grp_conv_2_fu_1248_input_2_1_3_V_address0),
    .input_2_1_3_V_ce0(grp_conv_2_fu_1248_input_2_1_3_V_ce0),
    .input_2_1_3_V_q0(max_pool_1_out_2_1_3_q0),
    .input_2_1_4_V_address0(grp_conv_2_fu_1248_input_2_1_4_V_address0),
    .input_2_1_4_V_ce0(grp_conv_2_fu_1248_input_2_1_4_V_ce0),
    .input_2_1_4_V_q0(max_pool_1_out_2_1_4_q0),
    .input_2_1_5_V_address0(grp_conv_2_fu_1248_input_2_1_5_V_address0),
    .input_2_1_5_V_ce0(grp_conv_2_fu_1248_input_2_1_5_V_ce0),
    .input_2_1_5_V_q0(max_pool_1_out_2_1_5_q0),
    .input_2_2_0_V_address0(grp_conv_2_fu_1248_input_2_2_0_V_address0),
    .input_2_2_0_V_ce0(grp_conv_2_fu_1248_input_2_2_0_V_ce0),
    .input_2_2_0_V_q0(max_pool_1_out_2_2_q0),
    .input_2_2_1_V_address0(grp_conv_2_fu_1248_input_2_2_1_V_address0),
    .input_2_2_1_V_ce0(grp_conv_2_fu_1248_input_2_2_1_V_ce0),
    .input_2_2_1_V_q0(max_pool_1_out_2_2_1_q0),
    .input_2_2_2_V_address0(grp_conv_2_fu_1248_input_2_2_2_V_address0),
    .input_2_2_2_V_ce0(grp_conv_2_fu_1248_input_2_2_2_V_ce0),
    .input_2_2_2_V_q0(max_pool_1_out_2_2_2_q0),
    .input_2_2_3_V_address0(grp_conv_2_fu_1248_input_2_2_3_V_address0),
    .input_2_2_3_V_ce0(grp_conv_2_fu_1248_input_2_2_3_V_ce0),
    .input_2_2_3_V_q0(max_pool_1_out_2_2_3_q0),
    .input_2_2_4_V_address0(grp_conv_2_fu_1248_input_2_2_4_V_address0),
    .input_2_2_4_V_ce0(grp_conv_2_fu_1248_input_2_2_4_V_ce0),
    .input_2_2_4_V_q0(max_pool_1_out_2_2_4_q0),
    .input_2_2_5_V_address0(grp_conv_2_fu_1248_input_2_2_5_V_address0),
    .input_2_2_5_V_ce0(grp_conv_2_fu_1248_input_2_2_5_V_ce0),
    .input_2_2_5_V_q0(max_pool_1_out_2_2_5_q0),
    .conv_out_V_address0(grp_conv_2_fu_1248_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_1248_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_1248_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_1248_conv_out_V_d0)
);

conv_1 grp_conv_1_fu_1417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1_fu_1417_ap_start),
    .ap_done(grp_conv_1_fu_1417_ap_done),
    .ap_idle(grp_conv_1_fu_1417_ap_idle),
    .ap_ready(grp_conv_1_fu_1417_ap_ready),
    .input_0_0_V_address0(grp_conv_1_fu_1417_input_0_0_V_address0),
    .input_0_0_V_ce0(grp_conv_1_fu_1417_input_0_0_V_ce0),
    .input_0_0_V_q0(conv_1_input_0_0_V_q0),
    .input_0_0_V_address1(grp_conv_1_fu_1417_input_0_0_V_address1),
    .input_0_0_V_ce1(grp_conv_1_fu_1417_input_0_0_V_ce1),
    .input_0_0_V_q1(conv_1_input_0_0_V_q1),
    .input_0_1_V_address0(grp_conv_1_fu_1417_input_0_1_V_address0),
    .input_0_1_V_ce0(grp_conv_1_fu_1417_input_0_1_V_ce0),
    .input_0_1_V_q0(conv_1_input_0_1_V_q0),
    .input_0_1_V_address1(grp_conv_1_fu_1417_input_0_1_V_address1),
    .input_0_1_V_ce1(grp_conv_1_fu_1417_input_0_1_V_ce1),
    .input_0_1_V_q1(conv_1_input_0_1_V_q1),
    .input_0_2_V_address0(grp_conv_1_fu_1417_input_0_2_V_address0),
    .input_0_2_V_ce0(grp_conv_1_fu_1417_input_0_2_V_ce0),
    .input_0_2_V_q0(conv_1_input_0_2_V_q0),
    .input_0_2_V_address1(grp_conv_1_fu_1417_input_0_2_V_address1),
    .input_0_2_V_ce1(grp_conv_1_fu_1417_input_0_2_V_ce1),
    .input_0_2_V_q1(conv_1_input_0_2_V_q1),
    .input_1_0_V_address0(grp_conv_1_fu_1417_input_1_0_V_address0),
    .input_1_0_V_ce0(grp_conv_1_fu_1417_input_1_0_V_ce0),
    .input_1_0_V_q0(conv_1_input_1_0_V_q0),
    .input_1_0_V_address1(grp_conv_1_fu_1417_input_1_0_V_address1),
    .input_1_0_V_ce1(grp_conv_1_fu_1417_input_1_0_V_ce1),
    .input_1_0_V_q1(conv_1_input_1_0_V_q1),
    .input_1_1_V_address0(grp_conv_1_fu_1417_input_1_1_V_address0),
    .input_1_1_V_ce0(grp_conv_1_fu_1417_input_1_1_V_ce0),
    .input_1_1_V_q0(conv_1_input_1_1_V_q0),
    .input_1_1_V_address1(grp_conv_1_fu_1417_input_1_1_V_address1),
    .input_1_1_V_ce1(grp_conv_1_fu_1417_input_1_1_V_ce1),
    .input_1_1_V_q1(conv_1_input_1_1_V_q1),
    .input_1_2_V_address0(grp_conv_1_fu_1417_input_1_2_V_address0),
    .input_1_2_V_ce0(grp_conv_1_fu_1417_input_1_2_V_ce0),
    .input_1_2_V_q0(conv_1_input_1_2_V_q0),
    .input_1_2_V_address1(grp_conv_1_fu_1417_input_1_2_V_address1),
    .input_1_2_V_ce1(grp_conv_1_fu_1417_input_1_2_V_ce1),
    .input_1_2_V_q1(conv_1_input_1_2_V_q1),
    .input_2_0_V_address0(grp_conv_1_fu_1417_input_2_0_V_address0),
    .input_2_0_V_ce0(grp_conv_1_fu_1417_input_2_0_V_ce0),
    .input_2_0_V_q0(conv_1_input_2_0_V_q0),
    .input_2_0_V_address1(grp_conv_1_fu_1417_input_2_0_V_address1),
    .input_2_0_V_ce1(grp_conv_1_fu_1417_input_2_0_V_ce1),
    .input_2_0_V_q1(conv_1_input_2_0_V_q1),
    .input_2_1_V_address0(grp_conv_1_fu_1417_input_2_1_V_address0),
    .input_2_1_V_ce0(grp_conv_1_fu_1417_input_2_1_V_ce0),
    .input_2_1_V_q0(conv_1_input_2_1_V_q0),
    .input_2_1_V_address1(grp_conv_1_fu_1417_input_2_1_V_address1),
    .input_2_1_V_ce1(grp_conv_1_fu_1417_input_2_1_V_ce1),
    .input_2_1_V_q1(conv_1_input_2_1_V_q1),
    .input_2_2_V_address0(grp_conv_1_fu_1417_input_2_2_V_address0),
    .input_2_2_V_ce0(grp_conv_1_fu_1417_input_2_2_V_ce0),
    .input_2_2_V_q0(conv_1_input_2_2_V_q0),
    .input_2_2_V_address1(grp_conv_1_fu_1417_input_2_2_V_address1),
    .input_2_2_V_ce1(grp_conv_1_fu_1417_input_2_2_V_ce1),
    .input_2_2_V_q1(conv_1_input_2_2_V_q1),
    .conv_out_0_V_address0(grp_conv_1_fu_1417_conv_out_0_V_address0),
    .conv_out_0_V_ce0(grp_conv_1_fu_1417_conv_out_0_V_ce0),
    .conv_out_0_V_we0(grp_conv_1_fu_1417_conv_out_0_V_we0),
    .conv_out_0_V_d0(grp_conv_1_fu_1417_conv_out_0_V_d0),
    .conv_out_1_V_address0(grp_conv_1_fu_1417_conv_out_1_V_address0),
    .conv_out_1_V_ce0(grp_conv_1_fu_1417_conv_out_1_V_ce0),
    .conv_out_1_V_we0(grp_conv_1_fu_1417_conv_out_1_V_we0),
    .conv_out_1_V_d0(grp_conv_1_fu_1417_conv_out_1_V_d0),
    .conv_out_2_V_address0(grp_conv_1_fu_1417_conv_out_2_V_address0),
    .conv_out_2_V_ce0(grp_conv_1_fu_1417_conv_out_2_V_ce0),
    .conv_out_2_V_we0(grp_conv_1_fu_1417_conv_out_2_V_we0),
    .conv_out_2_V_d0(grp_conv_1_fu_1417_conv_out_2_V_d0)
);

dense_1 grp_dense_1_fu_1437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_1_fu_1437_ap_start),
    .ap_done(grp_dense_1_fu_1437_ap_done),
    .ap_idle(grp_dense_1_fu_1437_ap_idle),
    .ap_ready(grp_dense_1_fu_1437_ap_ready),
    .flat_array_0_V_address0(grp_dense_1_fu_1437_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_dense_1_fu_1437_flat_array_0_V_ce0),
    .flat_array_0_V_q0(flat_array_0_V_q0),
    .flat_array_0_V_address1(grp_dense_1_fu_1437_flat_array_0_V_address1),
    .flat_array_0_V_ce1(grp_dense_1_fu_1437_flat_array_0_V_ce1),
    .flat_array_0_V_q1(flat_array_0_V_q1),
    .flat_array_1_V_address0(grp_dense_1_fu_1437_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_dense_1_fu_1437_flat_array_1_V_ce0),
    .flat_array_1_V_q0(flat_array_1_V_q0),
    .flat_array_1_V_address1(grp_dense_1_fu_1437_flat_array_1_V_address1),
    .flat_array_1_V_ce1(grp_dense_1_fu_1437_flat_array_1_V_ce1),
    .flat_array_1_V_q1(flat_array_1_V_q1),
    .flat_array_2_V_address0(grp_dense_1_fu_1437_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_dense_1_fu_1437_flat_array_2_V_ce0),
    .flat_array_2_V_q0(flat_array_2_V_q0),
    .flat_array_2_V_address1(grp_dense_1_fu_1437_flat_array_2_V_address1),
    .flat_array_2_V_ce1(grp_dense_1_fu_1437_flat_array_2_V_ce1),
    .flat_array_2_V_q1(flat_array_2_V_q1),
    .flat_array_3_V_address0(grp_dense_1_fu_1437_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_dense_1_fu_1437_flat_array_3_V_ce0),
    .flat_array_3_V_q0(flat_array_3_V_q0),
    .flat_array_3_V_address1(grp_dense_1_fu_1437_flat_array_3_V_address1),
    .flat_array_3_V_ce1(grp_dense_1_fu_1437_flat_array_3_V_ce1),
    .flat_array_3_V_q1(flat_array_3_V_q1),
    .flat_array_4_V_address0(grp_dense_1_fu_1437_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_dense_1_fu_1437_flat_array_4_V_ce0),
    .flat_array_4_V_q0(flat_array_4_V_q0),
    .flat_array_4_V_address1(grp_dense_1_fu_1437_flat_array_4_V_address1),
    .flat_array_4_V_ce1(grp_dense_1_fu_1437_flat_array_4_V_ce1),
    .flat_array_4_V_q1(flat_array_4_V_q1),
    .flat_array_5_V_address0(grp_dense_1_fu_1437_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_dense_1_fu_1437_flat_array_5_V_ce0),
    .flat_array_5_V_q0(flat_array_5_V_q0),
    .flat_array_5_V_address1(grp_dense_1_fu_1437_flat_array_5_V_address1),
    .flat_array_5_V_ce1(grp_dense_1_fu_1437_flat_array_5_V_ce1),
    .flat_array_5_V_q1(flat_array_5_V_q1),
    .flat_array_6_V_address0(grp_dense_1_fu_1437_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_dense_1_fu_1437_flat_array_6_V_ce0),
    .flat_array_6_V_q0(flat_array_6_V_q0),
    .flat_array_6_V_address1(grp_dense_1_fu_1437_flat_array_6_V_address1),
    .flat_array_6_V_ce1(grp_dense_1_fu_1437_flat_array_6_V_ce1),
    .flat_array_6_V_q1(flat_array_6_V_q1),
    .flat_array_7_V_address0(grp_dense_1_fu_1437_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_dense_1_fu_1437_flat_array_7_V_ce0),
    .flat_array_7_V_q0(flat_array_7_V_q0),
    .flat_array_7_V_address1(grp_dense_1_fu_1437_flat_array_7_V_address1),
    .flat_array_7_V_ce1(grp_dense_1_fu_1437_flat_array_7_V_ce1),
    .flat_array_7_V_q1(flat_array_7_V_q1),
    .flat_array_8_V_address0(grp_dense_1_fu_1437_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_dense_1_fu_1437_flat_array_8_V_ce0),
    .flat_array_8_V_q0(flat_array_8_V_q0),
    .flat_array_8_V_address1(grp_dense_1_fu_1437_flat_array_8_V_address1),
    .flat_array_8_V_ce1(grp_dense_1_fu_1437_flat_array_8_V_ce1),
    .flat_array_8_V_q1(flat_array_8_V_q1),
    .flat_array_9_V_address0(grp_dense_1_fu_1437_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_dense_1_fu_1437_flat_array_9_V_ce0),
    .flat_array_9_V_q0(flat_array_9_V_q0),
    .flat_array_9_V_address1(grp_dense_1_fu_1437_flat_array_9_V_address1),
    .flat_array_9_V_ce1(grp_dense_1_fu_1437_flat_array_9_V_ce1),
    .flat_array_9_V_q1(flat_array_9_V_q1),
    .flat_array_10_V_address0(grp_dense_1_fu_1437_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_dense_1_fu_1437_flat_array_10_V_ce0),
    .flat_array_10_V_q0(flat_array_10_V_q0),
    .flat_array_10_V_address1(grp_dense_1_fu_1437_flat_array_10_V_address1),
    .flat_array_10_V_ce1(grp_dense_1_fu_1437_flat_array_10_V_ce1),
    .flat_array_10_V_q1(flat_array_10_V_q1),
    .flat_array_11_V_address0(grp_dense_1_fu_1437_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_dense_1_fu_1437_flat_array_11_V_ce0),
    .flat_array_11_V_q0(flat_array_11_V_q0),
    .flat_array_11_V_address1(grp_dense_1_fu_1437_flat_array_11_V_address1),
    .flat_array_11_V_ce1(grp_dense_1_fu_1437_flat_array_11_V_ce1),
    .flat_array_11_V_q1(flat_array_11_V_q1),
    .flat_array_12_V_address0(grp_dense_1_fu_1437_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_dense_1_fu_1437_flat_array_12_V_ce0),
    .flat_array_12_V_q0(flat_array_12_V_q0),
    .flat_array_12_V_address1(grp_dense_1_fu_1437_flat_array_12_V_address1),
    .flat_array_12_V_ce1(grp_dense_1_fu_1437_flat_array_12_V_ce1),
    .flat_array_12_V_q1(flat_array_12_V_q1),
    .flat_array_13_V_address0(grp_dense_1_fu_1437_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_dense_1_fu_1437_flat_array_13_V_ce0),
    .flat_array_13_V_q0(flat_array_13_V_q0),
    .flat_array_13_V_address1(grp_dense_1_fu_1437_flat_array_13_V_address1),
    .flat_array_13_V_ce1(grp_dense_1_fu_1437_flat_array_13_V_ce1),
    .flat_array_13_V_q1(flat_array_13_V_q1),
    .flat_array_14_V_address0(grp_dense_1_fu_1437_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_dense_1_fu_1437_flat_array_14_V_ce0),
    .flat_array_14_V_q0(flat_array_14_V_q0),
    .flat_array_14_V_address1(grp_dense_1_fu_1437_flat_array_14_V_address1),
    .flat_array_14_V_ce1(grp_dense_1_fu_1437_flat_array_14_V_ce1),
    .flat_array_14_V_q1(flat_array_14_V_q1),
    .flat_array_15_V_address0(grp_dense_1_fu_1437_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_dense_1_fu_1437_flat_array_15_V_ce0),
    .flat_array_15_V_q0(flat_array_15_V_q0),
    .flat_array_15_V_address1(grp_dense_1_fu_1437_flat_array_15_V_address1),
    .flat_array_15_V_ce1(grp_dense_1_fu_1437_flat_array_15_V_ce1),
    .flat_array_15_V_q1(flat_array_15_V_q1),
    .flat_array_16_V_address0(grp_dense_1_fu_1437_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_dense_1_fu_1437_flat_array_16_V_ce0),
    .flat_array_16_V_q0(flat_array_16_V_q0),
    .flat_array_16_V_address1(grp_dense_1_fu_1437_flat_array_16_V_address1),
    .flat_array_16_V_ce1(grp_dense_1_fu_1437_flat_array_16_V_ce1),
    .flat_array_16_V_q1(flat_array_16_V_q1),
    .flat_array_17_V_address0(grp_dense_1_fu_1437_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_dense_1_fu_1437_flat_array_17_V_ce0),
    .flat_array_17_V_q0(flat_array_17_V_q0),
    .flat_array_17_V_address1(grp_dense_1_fu_1437_flat_array_17_V_address1),
    .flat_array_17_V_ce1(grp_dense_1_fu_1437_flat_array_17_V_ce1),
    .flat_array_17_V_q1(flat_array_17_V_q1),
    .flat_array_18_V_address0(grp_dense_1_fu_1437_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_dense_1_fu_1437_flat_array_18_V_ce0),
    .flat_array_18_V_q0(flat_array_18_V_q0),
    .flat_array_18_V_address1(grp_dense_1_fu_1437_flat_array_18_V_address1),
    .flat_array_18_V_ce1(grp_dense_1_fu_1437_flat_array_18_V_ce1),
    .flat_array_18_V_q1(flat_array_18_V_q1),
    .flat_array_19_V_address0(grp_dense_1_fu_1437_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_dense_1_fu_1437_flat_array_19_V_ce0),
    .flat_array_19_V_q0(flat_array_19_V_q0),
    .flat_array_19_V_address1(grp_dense_1_fu_1437_flat_array_19_V_address1),
    .flat_array_19_V_ce1(grp_dense_1_fu_1437_flat_array_19_V_ce1),
    .flat_array_19_V_q1(flat_array_19_V_q1),
    .flat_array_20_V_address0(grp_dense_1_fu_1437_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_dense_1_fu_1437_flat_array_20_V_ce0),
    .flat_array_20_V_q0(flat_array_20_V_q0),
    .flat_array_20_V_address1(grp_dense_1_fu_1437_flat_array_20_V_address1),
    .flat_array_20_V_ce1(grp_dense_1_fu_1437_flat_array_20_V_ce1),
    .flat_array_20_V_q1(flat_array_20_V_q1),
    .flat_array_21_V_address0(grp_dense_1_fu_1437_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_dense_1_fu_1437_flat_array_21_V_ce0),
    .flat_array_21_V_q0(flat_array_21_V_q0),
    .flat_array_21_V_address1(grp_dense_1_fu_1437_flat_array_21_V_address1),
    .flat_array_21_V_ce1(grp_dense_1_fu_1437_flat_array_21_V_ce1),
    .flat_array_21_V_q1(flat_array_21_V_q1),
    .flat_array_22_V_address0(grp_dense_1_fu_1437_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_dense_1_fu_1437_flat_array_22_V_ce0),
    .flat_array_22_V_q0(flat_array_22_V_q0),
    .flat_array_22_V_address1(grp_dense_1_fu_1437_flat_array_22_V_address1),
    .flat_array_22_V_ce1(grp_dense_1_fu_1437_flat_array_22_V_ce1),
    .flat_array_22_V_q1(flat_array_22_V_q1),
    .flat_array_23_V_address0(grp_dense_1_fu_1437_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_dense_1_fu_1437_flat_array_23_V_ce0),
    .flat_array_23_V_q0(flat_array_23_V_q0),
    .flat_array_23_V_address1(grp_dense_1_fu_1437_flat_array_23_V_address1),
    .flat_array_23_V_ce1(grp_dense_1_fu_1437_flat_array_23_V_ce1),
    .flat_array_23_V_q1(flat_array_23_V_q1),
    .flat_array_24_V_address0(grp_dense_1_fu_1437_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_dense_1_fu_1437_flat_array_24_V_ce0),
    .flat_array_24_V_q0(flat_array_24_V_q0),
    .flat_array_24_V_address1(grp_dense_1_fu_1437_flat_array_24_V_address1),
    .flat_array_24_V_ce1(grp_dense_1_fu_1437_flat_array_24_V_ce1),
    .flat_array_24_V_q1(flat_array_24_V_q1),
    .dense_1_out_V_address0(grp_dense_1_fu_1437_dense_1_out_V_address0),
    .dense_1_out_V_ce0(grp_dense_1_fu_1437_dense_1_out_V_ce0),
    .dense_1_out_V_we0(grp_dense_1_fu_1437_dense_1_out_V_we0),
    .dense_1_out_V_d0(grp_dense_1_fu_1437_dense_1_out_V_d0)
);

soft_max grp_soft_max_fu_1471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_soft_max_fu_1471_ap_start),
    .ap_done(grp_soft_max_fu_1471_ap_done),
    .ap_idle(grp_soft_max_fu_1471_ap_idle),
    .ap_ready(grp_soft_max_fu_1471_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_1471_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_1471_dense_array_V_ce0),
    .dense_array_V_q0(dense_array_V_q0),
    .dense_array_V_address1(grp_soft_max_fu_1471_dense_array_V_address1),
    .dense_array_V_ce1(grp_soft_max_fu_1471_dense_array_V_ce1),
    .dense_array_V_we1(grp_soft_max_fu_1471_dense_array_V_we1),
    .dense_array_V_d1(grp_soft_max_fu_1471_dense_array_V_d1),
    .dense_array_V_q1(dense_array_V_q1),
    .prediction_V_address0(grp_soft_max_fu_1471_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_1471_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_1471_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_1471_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_1483(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_1_fu_1483_ap_start),
    .ap_done(grp_max_pool_1_fu_1483_ap_done),
    .ap_idle(grp_max_pool_1_fu_1483_ap_idle),
    .ap_ready(grp_max_pool_1_fu_1483_ap_ready),
    .conv_out_0_V_address0(grp_max_pool_1_fu_1483_conv_out_0_V_address0),
    .conv_out_0_V_ce0(grp_max_pool_1_fu_1483_conv_out_0_V_ce0),
    .conv_out_0_V_q0(conv_1_out_0_V_q0),
    .conv_out_0_V_address1(grp_max_pool_1_fu_1483_conv_out_0_V_address1),
    .conv_out_0_V_ce1(grp_max_pool_1_fu_1483_conv_out_0_V_ce1),
    .conv_out_0_V_q1(conv_1_out_0_V_q1),
    .conv_out_1_V_address0(grp_max_pool_1_fu_1483_conv_out_1_V_address0),
    .conv_out_1_V_ce0(grp_max_pool_1_fu_1483_conv_out_1_V_ce0),
    .conv_out_1_V_q0(conv_1_out_1_V_q0),
    .conv_out_1_V_address1(grp_max_pool_1_fu_1483_conv_out_1_V_address1),
    .conv_out_1_V_ce1(grp_max_pool_1_fu_1483_conv_out_1_V_ce1),
    .conv_out_1_V_q1(conv_1_out_1_V_q1),
    .conv_out_2_V_address0(grp_max_pool_1_fu_1483_conv_out_2_V_address0),
    .conv_out_2_V_ce0(grp_max_pool_1_fu_1483_conv_out_2_V_ce0),
    .conv_out_2_V_q0(conv_1_out_2_V_q0),
    .conv_out_2_V_address1(grp_max_pool_1_fu_1483_conv_out_2_V_address1),
    .conv_out_2_V_ce1(grp_max_pool_1_fu_1483_conv_out_2_V_ce1),
    .conv_out_2_V_q1(conv_1_out_2_V_q1),
    .max_pool_out_0_0_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_address0),
    .max_pool_out_0_0_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_ce0),
    .max_pool_out_0_0_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_we0),
    .max_pool_out_0_0_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_d0),
    .max_pool_out_0_0_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_address0),
    .max_pool_out_0_0_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_ce0),
    .max_pool_out_0_0_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_we0),
    .max_pool_out_0_0_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_d0),
    .max_pool_out_0_0_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_address0),
    .max_pool_out_0_0_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_ce0),
    .max_pool_out_0_0_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_we0),
    .max_pool_out_0_0_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_d0),
    .max_pool_out_0_0_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_address0),
    .max_pool_out_0_0_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_ce0),
    .max_pool_out_0_0_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_we0),
    .max_pool_out_0_0_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_d0),
    .max_pool_out_0_0_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_address0),
    .max_pool_out_0_0_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_ce0),
    .max_pool_out_0_0_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_we0),
    .max_pool_out_0_0_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_d0),
    .max_pool_out_0_0_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_address0),
    .max_pool_out_0_0_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_ce0),
    .max_pool_out_0_0_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_we0),
    .max_pool_out_0_0_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_d0),
    .max_pool_out_0_1_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_address0),
    .max_pool_out_0_1_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_ce0),
    .max_pool_out_0_1_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_we0),
    .max_pool_out_0_1_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_d0),
    .max_pool_out_0_1_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_address0),
    .max_pool_out_0_1_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_ce0),
    .max_pool_out_0_1_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_we0),
    .max_pool_out_0_1_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_d0),
    .max_pool_out_0_1_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_address0),
    .max_pool_out_0_1_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_ce0),
    .max_pool_out_0_1_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_we0),
    .max_pool_out_0_1_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_d0),
    .max_pool_out_0_1_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_address0),
    .max_pool_out_0_1_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_ce0),
    .max_pool_out_0_1_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_we0),
    .max_pool_out_0_1_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_d0),
    .max_pool_out_0_1_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_address0),
    .max_pool_out_0_1_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_ce0),
    .max_pool_out_0_1_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_we0),
    .max_pool_out_0_1_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_d0),
    .max_pool_out_0_1_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_address0),
    .max_pool_out_0_1_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_ce0),
    .max_pool_out_0_1_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_we0),
    .max_pool_out_0_1_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_d0),
    .max_pool_out_0_2_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_address0),
    .max_pool_out_0_2_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_ce0),
    .max_pool_out_0_2_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_we0),
    .max_pool_out_0_2_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_d0),
    .max_pool_out_0_2_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_address0),
    .max_pool_out_0_2_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_ce0),
    .max_pool_out_0_2_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_we0),
    .max_pool_out_0_2_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_d0),
    .max_pool_out_0_2_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_address0),
    .max_pool_out_0_2_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_ce0),
    .max_pool_out_0_2_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_we0),
    .max_pool_out_0_2_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_d0),
    .max_pool_out_0_2_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_address0),
    .max_pool_out_0_2_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_ce0),
    .max_pool_out_0_2_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_we0),
    .max_pool_out_0_2_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_d0),
    .max_pool_out_0_2_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_address0),
    .max_pool_out_0_2_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_ce0),
    .max_pool_out_0_2_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_we0),
    .max_pool_out_0_2_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_d0),
    .max_pool_out_0_2_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_address0),
    .max_pool_out_0_2_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_ce0),
    .max_pool_out_0_2_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_we0),
    .max_pool_out_0_2_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_d0),
    .max_pool_out_1_0_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_address0),
    .max_pool_out_1_0_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_ce0),
    .max_pool_out_1_0_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_we0),
    .max_pool_out_1_0_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_d0),
    .max_pool_out_1_0_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_address0),
    .max_pool_out_1_0_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_ce0),
    .max_pool_out_1_0_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_we0),
    .max_pool_out_1_0_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_d0),
    .max_pool_out_1_0_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_address0),
    .max_pool_out_1_0_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_ce0),
    .max_pool_out_1_0_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_we0),
    .max_pool_out_1_0_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_d0),
    .max_pool_out_1_0_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_address0),
    .max_pool_out_1_0_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_ce0),
    .max_pool_out_1_0_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_we0),
    .max_pool_out_1_0_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_d0),
    .max_pool_out_1_0_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_address0),
    .max_pool_out_1_0_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_ce0),
    .max_pool_out_1_0_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_we0),
    .max_pool_out_1_0_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_d0),
    .max_pool_out_1_0_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_address0),
    .max_pool_out_1_0_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_ce0),
    .max_pool_out_1_0_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_we0),
    .max_pool_out_1_0_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_d0),
    .max_pool_out_1_1_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_address0),
    .max_pool_out_1_1_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_ce0),
    .max_pool_out_1_1_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_we0),
    .max_pool_out_1_1_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_d0),
    .max_pool_out_1_1_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_address0),
    .max_pool_out_1_1_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_ce0),
    .max_pool_out_1_1_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_we0),
    .max_pool_out_1_1_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_d0),
    .max_pool_out_1_1_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_address0),
    .max_pool_out_1_1_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_ce0),
    .max_pool_out_1_1_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_we0),
    .max_pool_out_1_1_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_d0),
    .max_pool_out_1_1_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_address0),
    .max_pool_out_1_1_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_ce0),
    .max_pool_out_1_1_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_we0),
    .max_pool_out_1_1_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_d0),
    .max_pool_out_1_1_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_address0),
    .max_pool_out_1_1_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_ce0),
    .max_pool_out_1_1_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_we0),
    .max_pool_out_1_1_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_d0),
    .max_pool_out_1_1_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_address0),
    .max_pool_out_1_1_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_ce0),
    .max_pool_out_1_1_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_we0),
    .max_pool_out_1_1_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_d0),
    .max_pool_out_1_2_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_address0),
    .max_pool_out_1_2_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_ce0),
    .max_pool_out_1_2_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_we0),
    .max_pool_out_1_2_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_d0),
    .max_pool_out_1_2_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_address0),
    .max_pool_out_1_2_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_ce0),
    .max_pool_out_1_2_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_we0),
    .max_pool_out_1_2_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_d0),
    .max_pool_out_1_2_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_address0),
    .max_pool_out_1_2_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_ce0),
    .max_pool_out_1_2_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_we0),
    .max_pool_out_1_2_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_d0),
    .max_pool_out_1_2_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_address0),
    .max_pool_out_1_2_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_ce0),
    .max_pool_out_1_2_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_we0),
    .max_pool_out_1_2_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_d0),
    .max_pool_out_1_2_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_address0),
    .max_pool_out_1_2_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_ce0),
    .max_pool_out_1_2_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_we0),
    .max_pool_out_1_2_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_d0),
    .max_pool_out_1_2_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_address0),
    .max_pool_out_1_2_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_ce0),
    .max_pool_out_1_2_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_we0),
    .max_pool_out_1_2_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_d0),
    .max_pool_out_2_0_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_address0),
    .max_pool_out_2_0_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_ce0),
    .max_pool_out_2_0_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_we0),
    .max_pool_out_2_0_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_d0),
    .max_pool_out_2_0_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_address0),
    .max_pool_out_2_0_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_ce0),
    .max_pool_out_2_0_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_we0),
    .max_pool_out_2_0_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_d0),
    .max_pool_out_2_0_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_address0),
    .max_pool_out_2_0_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_ce0),
    .max_pool_out_2_0_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_we0),
    .max_pool_out_2_0_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_d0),
    .max_pool_out_2_0_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_address0),
    .max_pool_out_2_0_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_ce0),
    .max_pool_out_2_0_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_we0),
    .max_pool_out_2_0_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_d0),
    .max_pool_out_2_0_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_address0),
    .max_pool_out_2_0_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_ce0),
    .max_pool_out_2_0_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_we0),
    .max_pool_out_2_0_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_d0),
    .max_pool_out_2_0_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_address0),
    .max_pool_out_2_0_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_ce0),
    .max_pool_out_2_0_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_we0),
    .max_pool_out_2_0_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_d0),
    .max_pool_out_2_1_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_address0),
    .max_pool_out_2_1_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_ce0),
    .max_pool_out_2_1_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_we0),
    .max_pool_out_2_1_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_d0),
    .max_pool_out_2_1_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_address0),
    .max_pool_out_2_1_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_ce0),
    .max_pool_out_2_1_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_we0),
    .max_pool_out_2_1_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_d0),
    .max_pool_out_2_1_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_address0),
    .max_pool_out_2_1_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_ce0),
    .max_pool_out_2_1_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_we0),
    .max_pool_out_2_1_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_d0),
    .max_pool_out_2_1_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_address0),
    .max_pool_out_2_1_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_ce0),
    .max_pool_out_2_1_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_we0),
    .max_pool_out_2_1_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_d0),
    .max_pool_out_2_1_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_address0),
    .max_pool_out_2_1_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_ce0),
    .max_pool_out_2_1_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_we0),
    .max_pool_out_2_1_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_d0),
    .max_pool_out_2_1_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_address0),
    .max_pool_out_2_1_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_ce0),
    .max_pool_out_2_1_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_we0),
    .max_pool_out_2_1_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_d0),
    .max_pool_out_2_2_0_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_address0),
    .max_pool_out_2_2_0_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_ce0),
    .max_pool_out_2_2_0_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_we0),
    .max_pool_out_2_2_0_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_d0),
    .max_pool_out_2_2_1_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_address0),
    .max_pool_out_2_2_1_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_ce0),
    .max_pool_out_2_2_1_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_we0),
    .max_pool_out_2_2_1_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_d0),
    .max_pool_out_2_2_2_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_address0),
    .max_pool_out_2_2_2_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_ce0),
    .max_pool_out_2_2_2_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_we0),
    .max_pool_out_2_2_2_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_d0),
    .max_pool_out_2_2_3_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_address0),
    .max_pool_out_2_2_3_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_ce0),
    .max_pool_out_2_2_3_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_we0),
    .max_pool_out_2_2_3_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_d0),
    .max_pool_out_2_2_4_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_address0),
    .max_pool_out_2_2_4_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_ce0),
    .max_pool_out_2_2_4_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_we0),
    .max_pool_out_2_2_4_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_d0),
    .max_pool_out_2_2_5_V_address0(grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_address0),
    .max_pool_out_2_2_5_V_ce0(grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_ce0),
    .max_pool_out_2_2_5_V_we0(grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_we0),
    .max_pool_out_2_2_5_V_d0(grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_d0)
);

flat grp_flat_fu_1544(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_flat_fu_1544_ap_start),
    .ap_done(grp_flat_fu_1544_ap_done),
    .ap_idle(grp_flat_fu_1544_ap_idle),
    .ap_ready(grp_flat_fu_1544_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_1544_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_1544_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_V_q0),
    .flat_array_0_V_address0(grp_flat_fu_1544_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_flat_fu_1544_flat_array_0_V_ce0),
    .flat_array_0_V_we0(grp_flat_fu_1544_flat_array_0_V_we0),
    .flat_array_0_V_d0(grp_flat_fu_1544_flat_array_0_V_d0),
    .flat_array_1_V_address0(grp_flat_fu_1544_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_flat_fu_1544_flat_array_1_V_ce0),
    .flat_array_1_V_we0(grp_flat_fu_1544_flat_array_1_V_we0),
    .flat_array_1_V_d0(grp_flat_fu_1544_flat_array_1_V_d0),
    .flat_array_2_V_address0(grp_flat_fu_1544_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_flat_fu_1544_flat_array_2_V_ce0),
    .flat_array_2_V_we0(grp_flat_fu_1544_flat_array_2_V_we0),
    .flat_array_2_V_d0(grp_flat_fu_1544_flat_array_2_V_d0),
    .flat_array_3_V_address0(grp_flat_fu_1544_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_flat_fu_1544_flat_array_3_V_ce0),
    .flat_array_3_V_we0(grp_flat_fu_1544_flat_array_3_V_we0),
    .flat_array_3_V_d0(grp_flat_fu_1544_flat_array_3_V_d0),
    .flat_array_4_V_address0(grp_flat_fu_1544_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_flat_fu_1544_flat_array_4_V_ce0),
    .flat_array_4_V_we0(grp_flat_fu_1544_flat_array_4_V_we0),
    .flat_array_4_V_d0(grp_flat_fu_1544_flat_array_4_V_d0),
    .flat_array_5_V_address0(grp_flat_fu_1544_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_flat_fu_1544_flat_array_5_V_ce0),
    .flat_array_5_V_we0(grp_flat_fu_1544_flat_array_5_V_we0),
    .flat_array_5_V_d0(grp_flat_fu_1544_flat_array_5_V_d0),
    .flat_array_6_V_address0(grp_flat_fu_1544_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_flat_fu_1544_flat_array_6_V_ce0),
    .flat_array_6_V_we0(grp_flat_fu_1544_flat_array_6_V_we0),
    .flat_array_6_V_d0(grp_flat_fu_1544_flat_array_6_V_d0),
    .flat_array_7_V_address0(grp_flat_fu_1544_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_flat_fu_1544_flat_array_7_V_ce0),
    .flat_array_7_V_we0(grp_flat_fu_1544_flat_array_7_V_we0),
    .flat_array_7_V_d0(grp_flat_fu_1544_flat_array_7_V_d0),
    .flat_array_8_V_address0(grp_flat_fu_1544_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_flat_fu_1544_flat_array_8_V_ce0),
    .flat_array_8_V_we0(grp_flat_fu_1544_flat_array_8_V_we0),
    .flat_array_8_V_d0(grp_flat_fu_1544_flat_array_8_V_d0),
    .flat_array_9_V_address0(grp_flat_fu_1544_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_flat_fu_1544_flat_array_9_V_ce0),
    .flat_array_9_V_we0(grp_flat_fu_1544_flat_array_9_V_we0),
    .flat_array_9_V_d0(grp_flat_fu_1544_flat_array_9_V_d0),
    .flat_array_10_V_address0(grp_flat_fu_1544_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_flat_fu_1544_flat_array_10_V_ce0),
    .flat_array_10_V_we0(grp_flat_fu_1544_flat_array_10_V_we0),
    .flat_array_10_V_d0(grp_flat_fu_1544_flat_array_10_V_d0),
    .flat_array_11_V_address0(grp_flat_fu_1544_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_flat_fu_1544_flat_array_11_V_ce0),
    .flat_array_11_V_we0(grp_flat_fu_1544_flat_array_11_V_we0),
    .flat_array_11_V_d0(grp_flat_fu_1544_flat_array_11_V_d0),
    .flat_array_12_V_address0(grp_flat_fu_1544_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_flat_fu_1544_flat_array_12_V_ce0),
    .flat_array_12_V_we0(grp_flat_fu_1544_flat_array_12_V_we0),
    .flat_array_12_V_d0(grp_flat_fu_1544_flat_array_12_V_d0),
    .flat_array_13_V_address0(grp_flat_fu_1544_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_flat_fu_1544_flat_array_13_V_ce0),
    .flat_array_13_V_we0(grp_flat_fu_1544_flat_array_13_V_we0),
    .flat_array_13_V_d0(grp_flat_fu_1544_flat_array_13_V_d0),
    .flat_array_14_V_address0(grp_flat_fu_1544_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_flat_fu_1544_flat_array_14_V_ce0),
    .flat_array_14_V_we0(grp_flat_fu_1544_flat_array_14_V_we0),
    .flat_array_14_V_d0(grp_flat_fu_1544_flat_array_14_V_d0),
    .flat_array_15_V_address0(grp_flat_fu_1544_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_flat_fu_1544_flat_array_15_V_ce0),
    .flat_array_15_V_we0(grp_flat_fu_1544_flat_array_15_V_we0),
    .flat_array_15_V_d0(grp_flat_fu_1544_flat_array_15_V_d0),
    .flat_array_16_V_address0(grp_flat_fu_1544_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_flat_fu_1544_flat_array_16_V_ce0),
    .flat_array_16_V_we0(grp_flat_fu_1544_flat_array_16_V_we0),
    .flat_array_16_V_d0(grp_flat_fu_1544_flat_array_16_V_d0),
    .flat_array_17_V_address0(grp_flat_fu_1544_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_flat_fu_1544_flat_array_17_V_ce0),
    .flat_array_17_V_we0(grp_flat_fu_1544_flat_array_17_V_we0),
    .flat_array_17_V_d0(grp_flat_fu_1544_flat_array_17_V_d0),
    .flat_array_18_V_address0(grp_flat_fu_1544_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_flat_fu_1544_flat_array_18_V_ce0),
    .flat_array_18_V_we0(grp_flat_fu_1544_flat_array_18_V_we0),
    .flat_array_18_V_d0(grp_flat_fu_1544_flat_array_18_V_d0),
    .flat_array_19_V_address0(grp_flat_fu_1544_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_flat_fu_1544_flat_array_19_V_ce0),
    .flat_array_19_V_we0(grp_flat_fu_1544_flat_array_19_V_we0),
    .flat_array_19_V_d0(grp_flat_fu_1544_flat_array_19_V_d0),
    .flat_array_20_V_address0(grp_flat_fu_1544_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_flat_fu_1544_flat_array_20_V_ce0),
    .flat_array_20_V_we0(grp_flat_fu_1544_flat_array_20_V_we0),
    .flat_array_20_V_d0(grp_flat_fu_1544_flat_array_20_V_d0),
    .flat_array_21_V_address0(grp_flat_fu_1544_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_flat_fu_1544_flat_array_21_V_ce0),
    .flat_array_21_V_we0(grp_flat_fu_1544_flat_array_21_V_we0),
    .flat_array_21_V_d0(grp_flat_fu_1544_flat_array_21_V_d0),
    .flat_array_22_V_address0(grp_flat_fu_1544_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_flat_fu_1544_flat_array_22_V_ce0),
    .flat_array_22_V_we0(grp_flat_fu_1544_flat_array_22_V_we0),
    .flat_array_22_V_d0(grp_flat_fu_1544_flat_array_22_V_d0),
    .flat_array_23_V_address0(grp_flat_fu_1544_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_flat_fu_1544_flat_array_23_V_ce0),
    .flat_array_23_V_we0(grp_flat_fu_1544_flat_array_23_V_we0),
    .flat_array_23_V_d0(grp_flat_fu_1544_flat_array_23_V_d0),
    .flat_array_24_V_address0(grp_flat_fu_1544_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_flat_fu_1544_flat_array_24_V_ce0),
    .flat_array_24_V_we0(grp_flat_fu_1544_flat_array_24_V_we0),
    .flat_array_24_V_d0(grp_flat_fu_1544_flat_array_24_V_d0)
);

max_pool_2 grp_max_pool_2_fu_1574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_2_fu_1574_ap_start),
    .ap_done(grp_max_pool_2_fu_1574_ap_done),
    .ap_idle(grp_max_pool_2_fu_1574_ap_idle),
    .ap_ready(grp_max_pool_2_fu_1574_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_1574_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_1574_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_V_q0),
    .conv_out_V_address1(grp_max_pool_2_fu_1574_conv_out_V_address1),
    .conv_out_V_ce1(grp_max_pool_2_fu_1574_conv_out_V_ce1),
    .conv_out_V_q1(conv_2_out_V_q1),
    .max_pool_out_V_address0(grp_max_pool_2_fu_1574_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_1574_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_1574_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_1574_max_pool_out_V_d0)
);

cnn_fpext_32ns_64cyx #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64cyx_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cnn_input_q0),
    .ce(1'b1),
    .dout(grp_fu_1580_p1)
);

cnn_urem_5ns_3ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_eOg_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1638_p0),
    .din1(grp_fu_1638_p1),
    .ce(1'b1),
    .dout(grp_fu_1638_p2)
);

cnn_urem_5ns_3ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_eOg_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln28_1_fu_1622_p3),
    .din1(grp_fu_1652_p1),
    .ce(1'b1),
    .dout(grp_fu_1652_p2)
);

cnn_mac_muladd_9sczy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sczy_U469(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_2699_p1),
    .din2(grp_fu_2699_p2),
    .dout(grp_fu_2699_p3)
);

cnn_mac_muladd_13cAy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_13cAy_U470(
    .din0(grp_fu_2709_p0),
    .din1(dense_out_weights_V_q0),
    .din2(grp_fu_2709_p2),
    .dout(grp_fu_2709_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state24) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state24))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state24);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state27))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state27);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1_fu_1417_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_conv_1_fu_1417_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_1417_ap_ready == 1'b1)) begin
            grp_conv_1_fu_1417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_2_fu_1248_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_conv_2_fu_1248_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_1248_ap_ready == 1'b1)) begin
            grp_conv_2_fu_1248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_1_fu_1437_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_dense_1_fu_1437_ap_start_reg <= 1'b1;
        end else if ((grp_dense_1_fu_1437_ap_ready == 1'b1)) begin
            grp_dense_1_fu_1437_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_flat_fu_1544_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_flat_fu_1544_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_1544_ap_ready == 1'b1)) begin
            grp_flat_fu_1544_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_1_fu_1483_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_max_pool_1_fu_1483_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_1483_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_1483_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_2_fu_1574_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_max_pool_2_fu_1574_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_1574_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_1574_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_soft_max_fu_1471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_soft_max_fu_1471_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_1471_ap_ready == 1'b1)) begin
            grp_soft_max_fu_1471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_reg_2885 == 1'd0))) begin
        d_0_i_reg_1203 <= select_ln48_1_reg_2899;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        d_0_i_reg_1203 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_reg_2885 == 1'd0))) begin
        f_0_i_reg_1226 <= f_reg_2919;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        f_0_i_reg_1226 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i24_0_reg_1237 <= i_2_reg_2941;
    end else if (((1'b1 == ap_CS_fsm_state30) & (grp_soft_max_fu_1471_ap_done == 1'b1))) begin
        i24_0_reg_1237 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2832 == 1'd0))) begin
        i_0_i_reg_1158 <= select_ln14_1_reg_2846;
    end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        i_0_i_reg_1158 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_reg_2738 == 1'd0))) begin
        i_0_reg_1114 <= select_ln28_2_reg_2758;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1114 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_fu_2241_p2 == 1'd0))) begin
        indvar_flatten19_reg_1192 <= add_ln41_fu_2247_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvar_flatten19_reg_1192 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_fu_2056_p2 == 1'd0))) begin
        indvar_flatten7_reg_1147 <= add_ln9_fu_2062_p2;
    end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        indvar_flatten7_reg_1147 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        indvar_flatten_reg_1092 <= add_ln23_fu_1590_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1092 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        ix_in_0_reg_1103 <= select_ln23_fu_1644_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_1103 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        ix_in_1_reg_1125 <= add_ln28_fu_1658_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_1_reg_1125 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2832 == 1'd0))) begin
        j_0_i_reg_1181 <= j_1_reg_2866;
    end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        j_0_i_reg_1181 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        j_0_reg_1136 <= j_fu_1664_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_reg_1136 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2832 == 1'd0))) begin
        p_Val2_18_reg_1169 <= {{grp_fu_2699_p3[21:8]}};
    end else if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        p_Val2_18_reg_1169 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_reg_2885 == 1'd0))) begin
        p_Val2_21_reg_1214 <= {{grp_fu_2709_p3[21:8]}};
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        p_Val2_21_reg_1214 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_2738_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln581_reg_2811 <= and_ln581_fu_1845_p2;
        and_ln603_reg_2821 <= and_ln603_fu_1883_p2;
        icmp_ln585_reg_2806 <= icmp_ln585_fu_1782_p2;
        man_V_2_reg_2791 <= man_V_2_fu_1726_p3;
        select_ln585_reg_2816 <= select_ln585_fu_1863_p3;
        sh_amt_reg_2796 <= sh_amt_fu_1764_p3;
        trunc_ln583_reg_2801 <= trunc_ln583_fu_1778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_2738_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_input_load_reg_2785 <= cnn_input_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_fu_2241_p2 == 1'd0))) begin
        f_reg_2919 <= f_fu_2336_p2;
        select_ln48_1_reg_2899 <= select_ln48_1_fu_2273_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i_2_reg_2941 <= i_2_fu_2397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_fu_2056_p2 == 1'd0))) begin
        icmp_ln13_1_reg_2871 <= icmp_ln13_1_fu_2157_p2;
        icmp_ln13_reg_2841 <= icmp_ln13_fu_2074_p2;
        zext_ln14_reg_2851[4 : 0] <= zext_ln14_fu_2096_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln23_reg_2738 <= icmp_ln23_fu_1584_p2;
        icmp_ln23_reg_2738_pp0_iter1_reg <= icmp_ln23_reg_2738;
        select_ln28_1_reg_2752_pp0_iter1_reg <= select_ln28_1_reg_2752;
        select_ln28_2_reg_2758_pp0_iter1_reg <= select_ln28_2_reg_2758;
        select_ln28_reg_2747_pp0_iter1_reg <= select_ln28_reg_2747;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln23_reg_2738_pp0_iter2_reg <= icmp_ln23_reg_2738_pp0_iter1_reg;
        icmp_ln23_reg_2738_pp0_iter3_reg <= icmp_ln23_reg_2738_pp0_iter2_reg;
        icmp_ln23_reg_2738_pp0_iter4_reg <= icmp_ln23_reg_2738_pp0_iter3_reg;
        icmp_ln23_reg_2738_pp0_iter5_reg <= icmp_ln23_reg_2738_pp0_iter4_reg;
        icmp_ln23_reg_2738_pp0_iter6_reg <= icmp_ln23_reg_2738_pp0_iter5_reg;
        select_ln28_1_reg_2752_pp0_iter2_reg <= select_ln28_1_reg_2752_pp0_iter1_reg;
        select_ln28_1_reg_2752_pp0_iter3_reg <= select_ln28_1_reg_2752_pp0_iter2_reg;
        select_ln28_1_reg_2752_pp0_iter4_reg <= select_ln28_1_reg_2752_pp0_iter3_reg;
        select_ln28_1_reg_2752_pp0_iter5_reg <= select_ln28_1_reg_2752_pp0_iter4_reg;
        select_ln28_1_reg_2752_pp0_iter6_reg <= select_ln28_1_reg_2752_pp0_iter5_reg;
        select_ln28_1_reg_2752_pp0_iter7_reg <= select_ln28_1_reg_2752_pp0_iter6_reg;
        select_ln28_2_reg_2758_pp0_iter2_reg <= select_ln28_2_reg_2758_pp0_iter1_reg;
        select_ln28_2_reg_2758_pp0_iter3_reg <= select_ln28_2_reg_2758_pp0_iter2_reg;
        select_ln28_2_reg_2758_pp0_iter4_reg <= select_ln28_2_reg_2758_pp0_iter3_reg;
        select_ln28_2_reg_2758_pp0_iter5_reg <= select_ln28_2_reg_2758_pp0_iter4_reg;
        select_ln28_2_reg_2758_pp0_iter6_reg <= select_ln28_2_reg_2758_pp0_iter5_reg;
        select_ln28_2_reg_2758_pp0_iter7_reg <= select_ln28_2_reg_2758_pp0_iter6_reg;
        select_ln28_reg_2747_pp0_iter2_reg <= select_ln28_reg_2747_pp0_iter1_reg;
        select_ln28_reg_2747_pp0_iter3_reg <= select_ln28_reg_2747_pp0_iter2_reg;
        select_ln28_reg_2747_pp0_iter4_reg <= select_ln28_reg_2747_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln41_reg_2885 <= icmp_ln41_fu_2241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_fu_2241_p2 == 1'd0))) begin
        icmp_ln46_1_reg_2924 <= icmp_ln46_1_fu_2342_p2;
        icmp_ln46_reg_2894 <= icmp_ln46_fu_2259_p2;
        zext_ln48_reg_2904[3 : 0] <= zext_ln48_fu_2281_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        icmp_ln935_reg_2956 <= icmp_ln935_fu_2408_p2;
        icmp_ln958_reg_2982 <= icmp_ln958_fu_2580_p2;
        or_ln_reg_2977[0] <= or_ln_fu_2572_p3[0];
        p_Result_31_reg_2961 <= prediction_V_q0[32'd13];
        sub_ln944_reg_2971 <= sub_ln944_fu_2462_p2;
        tmp_V_9_reg_2966 <= tmp_V_9_fu_2428_p3;
        trunc_ln943_reg_2987 <= trunc_ln943_fu_2586_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln9_reg_2832 <= icmp_ln9_fu_2056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_fu_2056_p2 == 1'd0))) begin
        j_1_reg_2866 <= j_1_fu_2151_p2;
        select_ln14_1_reg_2846 <= select_ln14_1_fu_2088_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        select_ln28_1_reg_2752 <= select_ln28_1_fu_1622_p3;
        select_ln28_reg_2747 <= select_ln28_fu_1614_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1584_p2 == 1'd0))) begin
        select_ln28_2_reg_2758 <= select_ln28_2_fu_1630_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln119_fu_2391_p2 == 1'd0))) begin
        zext_ln120_reg_2946[3 : 0] <= zext_ln120_fu_2403_p1[3 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln23_fu_1584_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_2056_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln41_fu_2241_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_2391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_reg_2885 == 1'd0))) begin
        ap_phi_mux_d_0_i_phi_fu_1207_p4 = select_ln48_1_reg_2899;
    end else begin
        ap_phi_mux_d_0_i_phi_fu_1207_p4 = d_0_i_reg_1203;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln41_reg_2885 == 1'd0))) begin
        ap_phi_mux_f_0_i_phi_fu_1230_p4 = f_reg_2919;
    end else begin
        ap_phi_mux_f_0_i_phi_fu_1230_p4 = f_0_i_reg_1226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2832 == 1'd0))) begin
        ap_phi_mux_i_0_i_phi_fu_1162_p4 = select_ln14_1_reg_2846;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_1162_p4 = i_0_i_reg_1158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln23_reg_2738 == 1'd0))) begin
        ap_phi_mux_i_0_phi_fu_1118_p4 = select_ln28_2_reg_2758;
    end else begin
        ap_phi_mux_i_0_phi_fu_1118_p4 = i_0_reg_1114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2832 == 1'd0))) begin
        ap_phi_mux_j_0_i_phi_fu_1185_p4 = j_1_reg_2866;
    end else begin
        ap_phi_mux_j_0_i_phi_fu_1185_p4 = j_0_i_reg_1181;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_2391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_input_ce0 = 1'b1;
    end else begin
        cnn_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_0_V_address0 = zext_ln203_37_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_address0 = grp_conv_1_fu_1417_input_0_0_V_address0;
    end else begin
        conv_1_input_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_ce0 = grp_conv_1_fu_1417_input_0_0_V_ce0;
    end else begin
        conv_1_input_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_ce1 = grp_conv_1_fu_1417_input_0_0_V_ce1;
    end else begin
        conv_1_input_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_2000_p1 == 3'd0) & (trunc_ln28_fu_1889_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_1_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_address0 = grp_conv_1_fu_1417_input_0_1_V_address0;
    end else begin
        conv_1_input_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_ce0 = grp_conv_1_fu_1417_input_0_1_V_ce0;
    end else begin
        conv_1_input_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_ce1 = grp_conv_1_fu_1417_input_0_1_V_ce1;
    end else begin
        conv_1_input_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_2000_p1 == 3'd1) & (trunc_ln28_fu_1889_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_2_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_address0 = grp_conv_1_fu_1417_input_0_2_V_address0;
    end else begin
        conv_1_input_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_ce0 = grp_conv_1_fu_1417_input_0_2_V_ce0;
    end else begin
        conv_1_input_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_ce1 = grp_conv_1_fu_1417_input_0_2_V_ce1;
    end else begin
        conv_1_input_0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_fu_2000_p1 == 3'd0) & ~(trunc_ln203_fu_2000_p1 == 3'd1) & (trunc_ln28_fu_1889_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_0_V_address0 = zext_ln203_37_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_address0 = grp_conv_1_fu_1417_input_1_0_V_address0;
    end else begin
        conv_1_input_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_ce0 = grp_conv_1_fu_1417_input_1_0_V_ce0;
    end else begin
        conv_1_input_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_ce1 = grp_conv_1_fu_1417_input_1_0_V_ce1;
    end else begin
        conv_1_input_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_2000_p1 == 3'd0) & (trunc_ln28_fu_1889_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_1_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_address0 = grp_conv_1_fu_1417_input_1_1_V_address0;
    end else begin
        conv_1_input_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_ce0 = grp_conv_1_fu_1417_input_1_1_V_ce0;
    end else begin
        conv_1_input_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_ce1 = grp_conv_1_fu_1417_input_1_1_V_ce1;
    end else begin
        conv_1_input_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_2000_p1 == 3'd1) & (trunc_ln28_fu_1889_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_2_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_address0 = grp_conv_1_fu_1417_input_1_2_V_address0;
    end else begin
        conv_1_input_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_ce0 = grp_conv_1_fu_1417_input_1_2_V_ce0;
    end else begin
        conv_1_input_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_ce1 = grp_conv_1_fu_1417_input_1_2_V_ce1;
    end else begin
        conv_1_input_1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_fu_2000_p1 == 3'd0) & ~(trunc_ln203_fu_2000_p1 == 3'd1) & (trunc_ln28_fu_1889_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_0_V_address0 = zext_ln203_37_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_address0 = grp_conv_1_fu_1417_input_2_0_V_address0;
    end else begin
        conv_1_input_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_ce0 = grp_conv_1_fu_1417_input_2_0_V_ce0;
    end else begin
        conv_1_input_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_ce1 = grp_conv_1_fu_1417_input_2_0_V_ce1;
    end else begin
        conv_1_input_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_1889_p1 == 3'd0) & ~(trunc_ln28_fu_1889_p1 == 3'd1) & (trunc_ln203_fu_2000_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_1_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_address0 = grp_conv_1_fu_1417_input_2_1_V_address0;
    end else begin
        conv_1_input_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_ce0 = grp_conv_1_fu_1417_input_2_1_V_ce0;
    end else begin
        conv_1_input_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_ce1 = grp_conv_1_fu_1417_input_2_1_V_ce1;
    end else begin
        conv_1_input_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_1889_p1 == 3'd0) & ~(trunc_ln28_fu_1889_p1 == 3'd1) & (trunc_ln203_fu_2000_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_2_V_address0 = zext_ln203_38_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_address0 = grp_conv_1_fu_1417_input_2_2_V_address0;
    end else begin
        conv_1_input_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_ce0 = grp_conv_1_fu_1417_input_2_2_V_ce0;
    end else begin
        conv_1_input_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_ce1 = grp_conv_1_fu_1417_input_2_2_V_ce1;
    end else begin
        conv_1_input_2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_1889_p1 == 3'd0) & ~(trunc_ln203_fu_2000_p1 == 3'd0) & ~(trunc_ln203_fu_2000_p1 == 3'd1) & ~(trunc_ln28_fu_1889_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_0_V_address0 = grp_max_pool_1_fu_1483_conv_out_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_address0 = grp_conv_1_fu_1417_conv_out_0_V_address0;
    end else begin
        conv_1_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_0_V_ce0 = grp_max_pool_1_fu_1483_conv_out_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_ce0 = grp_conv_1_fu_1417_conv_out_0_V_ce0;
    end else begin
        conv_1_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_0_V_ce1 = grp_max_pool_1_fu_1483_conv_out_0_V_ce1;
    end else begin
        conv_1_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_d0 = grp_conv_1_fu_1417_conv_out_0_V_d0;
    end else begin
        conv_1_out_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_we0 = grp_conv_1_fu_1417_conv_out_0_V_we0;
    end else begin
        conv_1_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_1_V_address0 = grp_max_pool_1_fu_1483_conv_out_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_address0 = grp_conv_1_fu_1417_conv_out_1_V_address0;
    end else begin
        conv_1_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_1_V_ce0 = grp_max_pool_1_fu_1483_conv_out_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_ce0 = grp_conv_1_fu_1417_conv_out_1_V_ce0;
    end else begin
        conv_1_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_1_V_ce1 = grp_max_pool_1_fu_1483_conv_out_1_V_ce1;
    end else begin
        conv_1_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_we0 = grp_conv_1_fu_1417_conv_out_1_V_we0;
    end else begin
        conv_1_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_2_V_address0 = grp_max_pool_1_fu_1483_conv_out_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_address0 = grp_conv_1_fu_1417_conv_out_2_V_address0;
    end else begin
        conv_1_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_2_V_ce0 = grp_max_pool_1_fu_1483_conv_out_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_ce0 = grp_conv_1_fu_1417_conv_out_2_V_ce0;
    end else begin
        conv_1_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_1_out_2_V_ce1 = grp_max_pool_1_fu_1483_conv_out_2_V_ce1;
    end else begin
        conv_1_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_we0 = grp_conv_1_fu_1417_conv_out_2_V_we0;
    end else begin
        conv_1_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_2_out_V_address0 = grp_max_pool_2_fu_1574_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_1248_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_2_out_V_ce0 = grp_max_pool_2_fu_1574_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_1248_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_2_out_V_ce1 = grp_max_pool_2_fu_1574_conv_out_V_ce1;
    end else begin
        conv_2_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_1248_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_1248_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dense_1_out_V_address0 = zext_ln14_1_fu_2105_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_1_out_V_address0 = grp_dense_1_fu_1437_dense_1_out_V_address0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_flat_fu_1544_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_1_out_V_ce0 = grp_dense_1_fu_1437_dense_1_out_V_ce0;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_1_out_V_d0 = 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_1_out_V_d0 = grp_dense_1_fu_1437_dense_1_out_V_d0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_flat_fu_1544_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        dense_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_1_out_V_we0 = grp_dense_1_fu_1437_dense_1_out_V_we0;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_2_out_V_address0 = zext_ln48_1_fu_2290_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dense_2_out_V_address0 = zext_ln14_reg_2851;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dense_2_out_V_d0 = select_ln19_fu_2232_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_2_out_V_d0 = 13'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln13_1_reg_2871 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_array_V_address0 = zext_ln48_reg_2904;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dense_array_V_address0 = grp_soft_max_fu_1471_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dense_array_V_ce0 = grp_soft_max_fu_1471_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        dense_array_V_ce1 = grp_soft_max_fu_1471_dense_array_V_ce1;
    end else begin
        dense_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln46_1_reg_2924 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_array_V_we0 = 1'b1;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        dense_array_V_we1 = grp_soft_max_fu_1471_dense_array_V_we1;
    end else begin
        dense_array_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_0_V_address0 = grp_flat_fu_1544_flat_array_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_0_V_address0 = grp_dense_1_fu_1437_flat_array_0_V_address0;
    end else begin
        flat_array_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_1574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        flat_array_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_0_V_ce0 = grp_flat_fu_1544_flat_array_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_0_V_ce0 = grp_dense_1_fu_1437_flat_array_0_V_ce0;
    end else begin
        flat_array_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_0_V_ce1 = grp_dense_1_fu_1437_flat_array_0_V_ce1;
    end else begin
        flat_array_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        flat_array_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_0_V_d0 = grp_flat_fu_1544_flat_array_0_V_d0;
    end else begin
        flat_array_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_1574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        flat_array_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_0_V_we0 = grp_flat_fu_1544_flat_array_0_V_we0;
    end else begin
        flat_array_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_10_V_address0 = grp_flat_fu_1544_flat_array_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_10_V_address0 = grp_dense_1_fu_1437_flat_array_10_V_address0;
    end else begin
        flat_array_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_10_V_ce0 = grp_flat_fu_1544_flat_array_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_10_V_ce0 = grp_dense_1_fu_1437_flat_array_10_V_ce0;
    end else begin
        flat_array_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_10_V_ce1 = grp_dense_1_fu_1437_flat_array_10_V_ce1;
    end else begin
        flat_array_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_10_V_we0 = grp_flat_fu_1544_flat_array_10_V_we0;
    end else begin
        flat_array_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_11_V_address0 = grp_flat_fu_1544_flat_array_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_11_V_address0 = grp_dense_1_fu_1437_flat_array_11_V_address0;
    end else begin
        flat_array_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_11_V_ce0 = grp_flat_fu_1544_flat_array_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_11_V_ce0 = grp_dense_1_fu_1437_flat_array_11_V_ce0;
    end else begin
        flat_array_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_11_V_ce1 = grp_dense_1_fu_1437_flat_array_11_V_ce1;
    end else begin
        flat_array_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_11_V_we0 = grp_flat_fu_1544_flat_array_11_V_we0;
    end else begin
        flat_array_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_12_V_address0 = grp_flat_fu_1544_flat_array_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_12_V_address0 = grp_dense_1_fu_1437_flat_array_12_V_address0;
    end else begin
        flat_array_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_12_V_ce0 = grp_flat_fu_1544_flat_array_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_12_V_ce0 = grp_dense_1_fu_1437_flat_array_12_V_ce0;
    end else begin
        flat_array_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_12_V_ce1 = grp_dense_1_fu_1437_flat_array_12_V_ce1;
    end else begin
        flat_array_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_12_V_we0 = grp_flat_fu_1544_flat_array_12_V_we0;
    end else begin
        flat_array_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_13_V_address0 = grp_flat_fu_1544_flat_array_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_13_V_address0 = grp_dense_1_fu_1437_flat_array_13_V_address0;
    end else begin
        flat_array_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_13_V_ce0 = grp_flat_fu_1544_flat_array_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_13_V_ce0 = grp_dense_1_fu_1437_flat_array_13_V_ce0;
    end else begin
        flat_array_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_13_V_ce1 = grp_dense_1_fu_1437_flat_array_13_V_ce1;
    end else begin
        flat_array_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_13_V_we0 = grp_flat_fu_1544_flat_array_13_V_we0;
    end else begin
        flat_array_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_14_V_address0 = grp_flat_fu_1544_flat_array_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_14_V_address0 = grp_dense_1_fu_1437_flat_array_14_V_address0;
    end else begin
        flat_array_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_14_V_ce0 = grp_flat_fu_1544_flat_array_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_14_V_ce0 = grp_dense_1_fu_1437_flat_array_14_V_ce0;
    end else begin
        flat_array_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_14_V_ce1 = grp_dense_1_fu_1437_flat_array_14_V_ce1;
    end else begin
        flat_array_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_14_V_we0 = grp_flat_fu_1544_flat_array_14_V_we0;
    end else begin
        flat_array_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_15_V_address0 = grp_flat_fu_1544_flat_array_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_15_V_address0 = grp_dense_1_fu_1437_flat_array_15_V_address0;
    end else begin
        flat_array_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_15_V_ce0 = grp_flat_fu_1544_flat_array_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_15_V_ce0 = grp_dense_1_fu_1437_flat_array_15_V_ce0;
    end else begin
        flat_array_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_15_V_ce1 = grp_dense_1_fu_1437_flat_array_15_V_ce1;
    end else begin
        flat_array_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_15_V_we0 = grp_flat_fu_1544_flat_array_15_V_we0;
    end else begin
        flat_array_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_16_V_address0 = grp_flat_fu_1544_flat_array_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_16_V_address0 = grp_dense_1_fu_1437_flat_array_16_V_address0;
    end else begin
        flat_array_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_16_V_ce0 = grp_flat_fu_1544_flat_array_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_16_V_ce0 = grp_dense_1_fu_1437_flat_array_16_V_ce0;
    end else begin
        flat_array_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_16_V_ce1 = grp_dense_1_fu_1437_flat_array_16_V_ce1;
    end else begin
        flat_array_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_16_V_we0 = grp_flat_fu_1544_flat_array_16_V_we0;
    end else begin
        flat_array_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_17_V_address0 = grp_flat_fu_1544_flat_array_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_17_V_address0 = grp_dense_1_fu_1437_flat_array_17_V_address0;
    end else begin
        flat_array_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_17_V_ce0 = grp_flat_fu_1544_flat_array_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_17_V_ce0 = grp_dense_1_fu_1437_flat_array_17_V_ce0;
    end else begin
        flat_array_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_17_V_ce1 = grp_dense_1_fu_1437_flat_array_17_V_ce1;
    end else begin
        flat_array_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_17_V_we0 = grp_flat_fu_1544_flat_array_17_V_we0;
    end else begin
        flat_array_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_18_V_address0 = grp_flat_fu_1544_flat_array_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_18_V_address0 = grp_dense_1_fu_1437_flat_array_18_V_address0;
    end else begin
        flat_array_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_18_V_ce0 = grp_flat_fu_1544_flat_array_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_18_V_ce0 = grp_dense_1_fu_1437_flat_array_18_V_ce0;
    end else begin
        flat_array_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_18_V_ce1 = grp_dense_1_fu_1437_flat_array_18_V_ce1;
    end else begin
        flat_array_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_18_V_we0 = grp_flat_fu_1544_flat_array_18_V_we0;
    end else begin
        flat_array_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_19_V_address0 = grp_flat_fu_1544_flat_array_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_19_V_address0 = grp_dense_1_fu_1437_flat_array_19_V_address0;
    end else begin
        flat_array_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_19_V_ce0 = grp_flat_fu_1544_flat_array_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_19_V_ce0 = grp_dense_1_fu_1437_flat_array_19_V_ce0;
    end else begin
        flat_array_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_19_V_ce1 = grp_dense_1_fu_1437_flat_array_19_V_ce1;
    end else begin
        flat_array_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_19_V_we0 = grp_flat_fu_1544_flat_array_19_V_we0;
    end else begin
        flat_array_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_1_V_address0 = grp_flat_fu_1544_flat_array_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_1_V_address0 = grp_dense_1_fu_1437_flat_array_1_V_address0;
    end else begin
        flat_array_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_1_V_ce0 = grp_flat_fu_1544_flat_array_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_1_V_ce0 = grp_dense_1_fu_1437_flat_array_1_V_ce0;
    end else begin
        flat_array_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_1_V_ce1 = grp_dense_1_fu_1437_flat_array_1_V_ce1;
    end else begin
        flat_array_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_1_V_we0 = grp_flat_fu_1544_flat_array_1_V_we0;
    end else begin
        flat_array_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_20_V_address0 = grp_flat_fu_1544_flat_array_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_20_V_address0 = grp_dense_1_fu_1437_flat_array_20_V_address0;
    end else begin
        flat_array_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_20_V_ce0 = grp_flat_fu_1544_flat_array_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_20_V_ce0 = grp_dense_1_fu_1437_flat_array_20_V_ce0;
    end else begin
        flat_array_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_20_V_ce1 = grp_dense_1_fu_1437_flat_array_20_V_ce1;
    end else begin
        flat_array_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_20_V_we0 = grp_flat_fu_1544_flat_array_20_V_we0;
    end else begin
        flat_array_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_21_V_address0 = grp_flat_fu_1544_flat_array_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_21_V_address0 = grp_dense_1_fu_1437_flat_array_21_V_address0;
    end else begin
        flat_array_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_21_V_ce0 = grp_flat_fu_1544_flat_array_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_21_V_ce0 = grp_dense_1_fu_1437_flat_array_21_V_ce0;
    end else begin
        flat_array_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_21_V_ce1 = grp_dense_1_fu_1437_flat_array_21_V_ce1;
    end else begin
        flat_array_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_21_V_we0 = grp_flat_fu_1544_flat_array_21_V_we0;
    end else begin
        flat_array_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_22_V_address0 = grp_flat_fu_1544_flat_array_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_22_V_address0 = grp_dense_1_fu_1437_flat_array_22_V_address0;
    end else begin
        flat_array_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_22_V_ce0 = grp_flat_fu_1544_flat_array_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_22_V_ce0 = grp_dense_1_fu_1437_flat_array_22_V_ce0;
    end else begin
        flat_array_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_22_V_ce1 = grp_dense_1_fu_1437_flat_array_22_V_ce1;
    end else begin
        flat_array_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_22_V_we0 = grp_flat_fu_1544_flat_array_22_V_we0;
    end else begin
        flat_array_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_23_V_address0 = grp_flat_fu_1544_flat_array_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_23_V_address0 = grp_dense_1_fu_1437_flat_array_23_V_address0;
    end else begin
        flat_array_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_23_V_ce0 = grp_flat_fu_1544_flat_array_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_23_V_ce0 = grp_dense_1_fu_1437_flat_array_23_V_ce0;
    end else begin
        flat_array_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_23_V_ce1 = grp_dense_1_fu_1437_flat_array_23_V_ce1;
    end else begin
        flat_array_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_23_V_we0 = grp_flat_fu_1544_flat_array_23_V_we0;
    end else begin
        flat_array_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_24_V_address0 = grp_flat_fu_1544_flat_array_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_24_V_address0 = grp_dense_1_fu_1437_flat_array_24_V_address0;
    end else begin
        flat_array_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_24_V_ce0 = grp_flat_fu_1544_flat_array_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_24_V_ce0 = grp_dense_1_fu_1437_flat_array_24_V_ce0;
    end else begin
        flat_array_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_24_V_ce1 = grp_dense_1_fu_1437_flat_array_24_V_ce1;
    end else begin
        flat_array_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_24_V_we0 = grp_flat_fu_1544_flat_array_24_V_we0;
    end else begin
        flat_array_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_2_V_address0 = grp_flat_fu_1544_flat_array_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_2_V_address0 = grp_dense_1_fu_1437_flat_array_2_V_address0;
    end else begin
        flat_array_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_2_V_ce0 = grp_flat_fu_1544_flat_array_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_2_V_ce0 = grp_dense_1_fu_1437_flat_array_2_V_ce0;
    end else begin
        flat_array_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_2_V_ce1 = grp_dense_1_fu_1437_flat_array_2_V_ce1;
    end else begin
        flat_array_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_2_V_we0 = grp_flat_fu_1544_flat_array_2_V_we0;
    end else begin
        flat_array_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_3_V_address0 = grp_flat_fu_1544_flat_array_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_3_V_address0 = grp_dense_1_fu_1437_flat_array_3_V_address0;
    end else begin
        flat_array_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_3_V_ce0 = grp_flat_fu_1544_flat_array_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_3_V_ce0 = grp_dense_1_fu_1437_flat_array_3_V_ce0;
    end else begin
        flat_array_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_3_V_ce1 = grp_dense_1_fu_1437_flat_array_3_V_ce1;
    end else begin
        flat_array_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_3_V_we0 = grp_flat_fu_1544_flat_array_3_V_we0;
    end else begin
        flat_array_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_4_V_address0 = grp_flat_fu_1544_flat_array_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_4_V_address0 = grp_dense_1_fu_1437_flat_array_4_V_address0;
    end else begin
        flat_array_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_4_V_ce0 = grp_flat_fu_1544_flat_array_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_4_V_ce0 = grp_dense_1_fu_1437_flat_array_4_V_ce0;
    end else begin
        flat_array_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_4_V_ce1 = grp_dense_1_fu_1437_flat_array_4_V_ce1;
    end else begin
        flat_array_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_4_V_we0 = grp_flat_fu_1544_flat_array_4_V_we0;
    end else begin
        flat_array_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_5_V_address0 = grp_flat_fu_1544_flat_array_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_5_V_address0 = grp_dense_1_fu_1437_flat_array_5_V_address0;
    end else begin
        flat_array_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_5_V_ce0 = grp_flat_fu_1544_flat_array_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_5_V_ce0 = grp_dense_1_fu_1437_flat_array_5_V_ce0;
    end else begin
        flat_array_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_5_V_ce1 = grp_dense_1_fu_1437_flat_array_5_V_ce1;
    end else begin
        flat_array_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_5_V_we0 = grp_flat_fu_1544_flat_array_5_V_we0;
    end else begin
        flat_array_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_6_V_address0 = grp_flat_fu_1544_flat_array_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_6_V_address0 = grp_dense_1_fu_1437_flat_array_6_V_address0;
    end else begin
        flat_array_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_6_V_ce0 = grp_flat_fu_1544_flat_array_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_6_V_ce0 = grp_dense_1_fu_1437_flat_array_6_V_ce0;
    end else begin
        flat_array_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_6_V_ce1 = grp_dense_1_fu_1437_flat_array_6_V_ce1;
    end else begin
        flat_array_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_6_V_we0 = grp_flat_fu_1544_flat_array_6_V_we0;
    end else begin
        flat_array_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_7_V_address0 = grp_flat_fu_1544_flat_array_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_7_V_address0 = grp_dense_1_fu_1437_flat_array_7_V_address0;
    end else begin
        flat_array_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_7_V_ce0 = grp_flat_fu_1544_flat_array_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_7_V_ce0 = grp_dense_1_fu_1437_flat_array_7_V_ce0;
    end else begin
        flat_array_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_7_V_ce1 = grp_dense_1_fu_1437_flat_array_7_V_ce1;
    end else begin
        flat_array_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_7_V_we0 = grp_flat_fu_1544_flat_array_7_V_we0;
    end else begin
        flat_array_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_8_V_address0 = grp_flat_fu_1544_flat_array_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_8_V_address0 = grp_dense_1_fu_1437_flat_array_8_V_address0;
    end else begin
        flat_array_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_8_V_ce0 = grp_flat_fu_1544_flat_array_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_8_V_ce0 = grp_dense_1_fu_1437_flat_array_8_V_ce0;
    end else begin
        flat_array_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_8_V_ce1 = grp_dense_1_fu_1437_flat_array_8_V_ce1;
    end else begin
        flat_array_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_8_V_we0 = grp_flat_fu_1544_flat_array_8_V_we0;
    end else begin
        flat_array_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_9_V_address0 = grp_flat_fu_1544_flat_array_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_9_V_address0 = grp_dense_1_fu_1437_flat_array_9_V_address0;
    end else begin
        flat_array_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_9_V_ce0 = grp_flat_fu_1544_flat_array_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_9_V_ce0 = grp_dense_1_fu_1437_flat_array_9_V_ce0;
    end else begin
        flat_array_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        flat_array_9_V_ce1 = grp_dense_1_fu_1437_flat_array_9_V_ce1;
    end else begin
        flat_array_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        flat_array_9_V_we0 = grp_flat_fu_1544_flat_array_9_V_we0;
    end else begin
        flat_array_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_2_address0 = grp_conv_2_fu_1248_input_0_0_1_V_address0;
    end else begin
        max_pool_1_out_0_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_2_ce0 = grp_conv_2_fu_1248_input_0_0_1_V_ce0;
    end else begin
        max_pool_1_out_0_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_1_V_we0;
    end else begin
        max_pool_1_out_0_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_3_address0 = grp_conv_2_fu_1248_input_0_0_2_V_address0;
    end else begin
        max_pool_1_out_0_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_3_ce0 = grp_conv_2_fu_1248_input_0_0_2_V_ce0;
    end else begin
        max_pool_1_out_0_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_2_V_we0;
    end else begin
        max_pool_1_out_0_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_4_address0 = grp_conv_2_fu_1248_input_0_0_3_V_address0;
    end else begin
        max_pool_1_out_0_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_4_ce0 = grp_conv_2_fu_1248_input_0_0_3_V_ce0;
    end else begin
        max_pool_1_out_0_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_3_V_we0;
    end else begin
        max_pool_1_out_0_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_5_address0 = grp_conv_2_fu_1248_input_0_0_4_V_address0;
    end else begin
        max_pool_1_out_0_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_5_ce0 = grp_conv_2_fu_1248_input_0_0_4_V_ce0;
    end else begin
        max_pool_1_out_0_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_4_V_we0;
    end else begin
        max_pool_1_out_0_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_6_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_6_address0 = grp_conv_2_fu_1248_input_0_0_5_V_address0;
    end else begin
        max_pool_1_out_0_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_6_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_6_ce0 = grp_conv_2_fu_1248_input_0_0_5_V_ce0;
    end else begin
        max_pool_1_out_0_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_6_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_5_V_we0;
    end else begin
        max_pool_1_out_0_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_address0 = grp_conv_2_fu_1248_input_0_0_0_V_address0;
    end else begin
        max_pool_1_out_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_0_ce0 = grp_conv_2_fu_1248_input_0_0_0_V_ce0;
    end else begin
        max_pool_1_out_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_0_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_d0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_d0;
    end else begin
        max_pool_1_out_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_1_out_0_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_0_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_0_0_V_we0;
    end else begin
        max_pool_1_out_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_1_address0 = grp_conv_2_fu_1248_input_0_1_1_V_address0;
    end else begin
        max_pool_1_out_0_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_1_ce0 = grp_conv_2_fu_1248_input_0_1_1_V_ce0;
    end else begin
        max_pool_1_out_0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_1_V_we0;
    end else begin
        max_pool_1_out_0_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_2_address0 = grp_conv_2_fu_1248_input_0_1_2_V_address0;
    end else begin
        max_pool_1_out_0_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_2_ce0 = grp_conv_2_fu_1248_input_0_1_2_V_ce0;
    end else begin
        max_pool_1_out_0_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_2_V_we0;
    end else begin
        max_pool_1_out_0_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_3_address0 = grp_conv_2_fu_1248_input_0_1_3_V_address0;
    end else begin
        max_pool_1_out_0_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_3_ce0 = grp_conv_2_fu_1248_input_0_1_3_V_ce0;
    end else begin
        max_pool_1_out_0_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_3_V_we0;
    end else begin
        max_pool_1_out_0_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_4_address0 = grp_conv_2_fu_1248_input_0_1_4_V_address0;
    end else begin
        max_pool_1_out_0_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_4_ce0 = grp_conv_2_fu_1248_input_0_1_4_V_ce0;
    end else begin
        max_pool_1_out_0_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_4_V_we0;
    end else begin
        max_pool_1_out_0_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_5_address0 = grp_conv_2_fu_1248_input_0_1_5_V_address0;
    end else begin
        max_pool_1_out_0_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_5_ce0 = grp_conv_2_fu_1248_input_0_1_5_V_ce0;
    end else begin
        max_pool_1_out_0_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_5_V_we0;
    end else begin
        max_pool_1_out_0_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_address0 = grp_conv_2_fu_1248_input_0_1_0_V_address0;
    end else begin
        max_pool_1_out_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_1_ce0 = grp_conv_2_fu_1248_input_0_1_0_V_ce0;
    end else begin
        max_pool_1_out_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_1_0_V_we0;
    end else begin
        max_pool_1_out_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_1_address0 = grp_conv_2_fu_1248_input_0_2_1_V_address0;
    end else begin
        max_pool_1_out_0_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_1_ce0 = grp_conv_2_fu_1248_input_0_2_1_V_ce0;
    end else begin
        max_pool_1_out_0_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_1_V_we0;
    end else begin
        max_pool_1_out_0_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_2_address0 = grp_conv_2_fu_1248_input_0_2_2_V_address0;
    end else begin
        max_pool_1_out_0_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_2_ce0 = grp_conv_2_fu_1248_input_0_2_2_V_ce0;
    end else begin
        max_pool_1_out_0_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_2_V_we0;
    end else begin
        max_pool_1_out_0_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_3_address0 = grp_conv_2_fu_1248_input_0_2_3_V_address0;
    end else begin
        max_pool_1_out_0_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_3_ce0 = grp_conv_2_fu_1248_input_0_2_3_V_ce0;
    end else begin
        max_pool_1_out_0_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_3_V_we0;
    end else begin
        max_pool_1_out_0_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_4_address0 = grp_conv_2_fu_1248_input_0_2_4_V_address0;
    end else begin
        max_pool_1_out_0_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_4_ce0 = grp_conv_2_fu_1248_input_0_2_4_V_ce0;
    end else begin
        max_pool_1_out_0_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_4_V_we0;
    end else begin
        max_pool_1_out_0_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_5_address0 = grp_conv_2_fu_1248_input_0_2_5_V_address0;
    end else begin
        max_pool_1_out_0_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_5_ce0 = grp_conv_2_fu_1248_input_0_2_5_V_ce0;
    end else begin
        max_pool_1_out_0_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_5_V_we0;
    end else begin
        max_pool_1_out_0_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_address0 = grp_conv_2_fu_1248_input_0_2_0_V_address0;
    end else begin
        max_pool_1_out_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_0_2_ce0 = grp_conv_2_fu_1248_input_0_2_0_V_ce0;
    end else begin
        max_pool_1_out_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_0_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_0_2_0_V_we0;
    end else begin
        max_pool_1_out_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_1_address0 = grp_conv_2_fu_1248_input_1_0_1_V_address0;
    end else begin
        max_pool_1_out_1_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_1_ce0 = grp_conv_2_fu_1248_input_1_0_1_V_ce0;
    end else begin
        max_pool_1_out_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_1_V_we0;
    end else begin
        max_pool_1_out_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_2_address0 = grp_conv_2_fu_1248_input_1_0_2_V_address0;
    end else begin
        max_pool_1_out_1_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_2_ce0 = grp_conv_2_fu_1248_input_1_0_2_V_ce0;
    end else begin
        max_pool_1_out_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_2_V_we0;
    end else begin
        max_pool_1_out_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_3_address0 = grp_conv_2_fu_1248_input_1_0_3_V_address0;
    end else begin
        max_pool_1_out_1_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_3_ce0 = grp_conv_2_fu_1248_input_1_0_3_V_ce0;
    end else begin
        max_pool_1_out_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_3_V_we0;
    end else begin
        max_pool_1_out_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_4_address0 = grp_conv_2_fu_1248_input_1_0_4_V_address0;
    end else begin
        max_pool_1_out_1_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_4_ce0 = grp_conv_2_fu_1248_input_1_0_4_V_ce0;
    end else begin
        max_pool_1_out_1_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_4_V_we0;
    end else begin
        max_pool_1_out_1_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_5_address0 = grp_conv_2_fu_1248_input_1_0_5_V_address0;
    end else begin
        max_pool_1_out_1_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_5_ce0 = grp_conv_2_fu_1248_input_1_0_5_V_ce0;
    end else begin
        max_pool_1_out_1_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_5_V_we0;
    end else begin
        max_pool_1_out_1_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_address0 = grp_conv_2_fu_1248_input_1_0_0_V_address0;
    end else begin
        max_pool_1_out_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_0_ce0 = grp_conv_2_fu_1248_input_1_0_0_V_ce0;
    end else begin
        max_pool_1_out_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_0_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_0_0_V_we0;
    end else begin
        max_pool_1_out_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_1_address0 = grp_conv_2_fu_1248_input_1_1_1_V_address0;
    end else begin
        max_pool_1_out_1_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_1_ce0 = grp_conv_2_fu_1248_input_1_1_1_V_ce0;
    end else begin
        max_pool_1_out_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_1_V_we0;
    end else begin
        max_pool_1_out_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_2_address0 = grp_conv_2_fu_1248_input_1_1_2_V_address0;
    end else begin
        max_pool_1_out_1_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_2_ce0 = grp_conv_2_fu_1248_input_1_1_2_V_ce0;
    end else begin
        max_pool_1_out_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_2_V_we0;
    end else begin
        max_pool_1_out_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_3_address0 = grp_conv_2_fu_1248_input_1_1_3_V_address0;
    end else begin
        max_pool_1_out_1_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_3_ce0 = grp_conv_2_fu_1248_input_1_1_3_V_ce0;
    end else begin
        max_pool_1_out_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_3_V_we0;
    end else begin
        max_pool_1_out_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_4_address0 = grp_conv_2_fu_1248_input_1_1_4_V_address0;
    end else begin
        max_pool_1_out_1_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_4_ce0 = grp_conv_2_fu_1248_input_1_1_4_V_ce0;
    end else begin
        max_pool_1_out_1_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_4_V_we0;
    end else begin
        max_pool_1_out_1_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_5_address0 = grp_conv_2_fu_1248_input_1_1_5_V_address0;
    end else begin
        max_pool_1_out_1_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_5_ce0 = grp_conv_2_fu_1248_input_1_1_5_V_ce0;
    end else begin
        max_pool_1_out_1_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_5_V_we0;
    end else begin
        max_pool_1_out_1_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_address0 = grp_conv_2_fu_1248_input_1_1_0_V_address0;
    end else begin
        max_pool_1_out_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_1_ce0 = grp_conv_2_fu_1248_input_1_1_0_V_ce0;
    end else begin
        max_pool_1_out_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_1_0_V_we0;
    end else begin
        max_pool_1_out_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_1_address0 = grp_conv_2_fu_1248_input_1_2_1_V_address0;
    end else begin
        max_pool_1_out_1_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_1_ce0 = grp_conv_2_fu_1248_input_1_2_1_V_ce0;
    end else begin
        max_pool_1_out_1_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_1_V_we0;
    end else begin
        max_pool_1_out_1_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_2_address0 = grp_conv_2_fu_1248_input_1_2_2_V_address0;
    end else begin
        max_pool_1_out_1_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_2_ce0 = grp_conv_2_fu_1248_input_1_2_2_V_ce0;
    end else begin
        max_pool_1_out_1_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_2_V_we0;
    end else begin
        max_pool_1_out_1_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_3_address0 = grp_conv_2_fu_1248_input_1_2_3_V_address0;
    end else begin
        max_pool_1_out_1_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_3_ce0 = grp_conv_2_fu_1248_input_1_2_3_V_ce0;
    end else begin
        max_pool_1_out_1_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_3_V_we0;
    end else begin
        max_pool_1_out_1_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_4_address0 = grp_conv_2_fu_1248_input_1_2_4_V_address0;
    end else begin
        max_pool_1_out_1_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_4_ce0 = grp_conv_2_fu_1248_input_1_2_4_V_ce0;
    end else begin
        max_pool_1_out_1_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_4_V_we0;
    end else begin
        max_pool_1_out_1_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_5_address0 = grp_conv_2_fu_1248_input_1_2_5_V_address0;
    end else begin
        max_pool_1_out_1_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_5_ce0 = grp_conv_2_fu_1248_input_1_2_5_V_ce0;
    end else begin
        max_pool_1_out_1_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_5_V_we0;
    end else begin
        max_pool_1_out_1_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_address0 = grp_conv_2_fu_1248_input_1_2_0_V_address0;
    end else begin
        max_pool_1_out_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_1_2_ce0 = grp_conv_2_fu_1248_input_1_2_0_V_ce0;
    end else begin
        max_pool_1_out_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_1_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_1_2_0_V_we0;
    end else begin
        max_pool_1_out_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_1_address0 = grp_conv_2_fu_1248_input_2_0_1_V_address0;
    end else begin
        max_pool_1_out_2_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_1_ce0 = grp_conv_2_fu_1248_input_2_0_1_V_ce0;
    end else begin
        max_pool_1_out_2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_1_V_we0;
    end else begin
        max_pool_1_out_2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_2_address0 = grp_conv_2_fu_1248_input_2_0_2_V_address0;
    end else begin
        max_pool_1_out_2_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_2_ce0 = grp_conv_2_fu_1248_input_2_0_2_V_ce0;
    end else begin
        max_pool_1_out_2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_2_V_we0;
    end else begin
        max_pool_1_out_2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_3_address0 = grp_conv_2_fu_1248_input_2_0_3_V_address0;
    end else begin
        max_pool_1_out_2_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_3_ce0 = grp_conv_2_fu_1248_input_2_0_3_V_ce0;
    end else begin
        max_pool_1_out_2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_3_V_we0;
    end else begin
        max_pool_1_out_2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_4_address0 = grp_conv_2_fu_1248_input_2_0_4_V_address0;
    end else begin
        max_pool_1_out_2_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_4_ce0 = grp_conv_2_fu_1248_input_2_0_4_V_ce0;
    end else begin
        max_pool_1_out_2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_4_V_we0;
    end else begin
        max_pool_1_out_2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_5_address0 = grp_conv_2_fu_1248_input_2_0_5_V_address0;
    end else begin
        max_pool_1_out_2_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_5_ce0 = grp_conv_2_fu_1248_input_2_0_5_V_ce0;
    end else begin
        max_pool_1_out_2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_5_V_we0;
    end else begin
        max_pool_1_out_2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_address0 = grp_conv_2_fu_1248_input_2_0_0_V_address0;
    end else begin
        max_pool_1_out_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_0_ce0 = grp_conv_2_fu_1248_input_2_0_0_V_ce0;
    end else begin
        max_pool_1_out_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_0_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_0_0_V_we0;
    end else begin
        max_pool_1_out_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_1_address0 = grp_conv_2_fu_1248_input_2_1_1_V_address0;
    end else begin
        max_pool_1_out_2_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_1_ce0 = grp_conv_2_fu_1248_input_2_1_1_V_ce0;
    end else begin
        max_pool_1_out_2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_1_V_we0;
    end else begin
        max_pool_1_out_2_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_2_address0 = grp_conv_2_fu_1248_input_2_1_2_V_address0;
    end else begin
        max_pool_1_out_2_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_2_ce0 = grp_conv_2_fu_1248_input_2_1_2_V_ce0;
    end else begin
        max_pool_1_out_2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_2_V_we0;
    end else begin
        max_pool_1_out_2_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_3_address0 = grp_conv_2_fu_1248_input_2_1_3_V_address0;
    end else begin
        max_pool_1_out_2_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_3_ce0 = grp_conv_2_fu_1248_input_2_1_3_V_ce0;
    end else begin
        max_pool_1_out_2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_3_V_we0;
    end else begin
        max_pool_1_out_2_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_4_address0 = grp_conv_2_fu_1248_input_2_1_4_V_address0;
    end else begin
        max_pool_1_out_2_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_4_ce0 = grp_conv_2_fu_1248_input_2_1_4_V_ce0;
    end else begin
        max_pool_1_out_2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_4_V_we0;
    end else begin
        max_pool_1_out_2_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_5_address0 = grp_conv_2_fu_1248_input_2_1_5_V_address0;
    end else begin
        max_pool_1_out_2_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_5_ce0 = grp_conv_2_fu_1248_input_2_1_5_V_ce0;
    end else begin
        max_pool_1_out_2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_5_V_we0;
    end else begin
        max_pool_1_out_2_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_address0 = grp_conv_2_fu_1248_input_2_1_0_V_address0;
    end else begin
        max_pool_1_out_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_1_ce0 = grp_conv_2_fu_1248_input_2_1_0_V_ce0;
    end else begin
        max_pool_1_out_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_1_0_V_we0;
    end else begin
        max_pool_1_out_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_1_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_1_address0 = grp_conv_2_fu_1248_input_2_2_1_V_address0;
    end else begin
        max_pool_1_out_2_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_1_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_1_ce0 = grp_conv_2_fu_1248_input_2_2_1_V_ce0;
    end else begin
        max_pool_1_out_2_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_1_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_1_V_we0;
    end else begin
        max_pool_1_out_2_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_2_address0 = grp_conv_2_fu_1248_input_2_2_2_V_address0;
    end else begin
        max_pool_1_out_2_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_2_ce0 = grp_conv_2_fu_1248_input_2_2_2_V_ce0;
    end else begin
        max_pool_1_out_2_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_2_V_we0;
    end else begin
        max_pool_1_out_2_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_3_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_3_address0 = grp_conv_2_fu_1248_input_2_2_3_V_address0;
    end else begin
        max_pool_1_out_2_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_3_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_3_ce0 = grp_conv_2_fu_1248_input_2_2_3_V_ce0;
    end else begin
        max_pool_1_out_2_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_3_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_3_V_we0;
    end else begin
        max_pool_1_out_2_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_4_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_4_address0 = grp_conv_2_fu_1248_input_2_2_4_V_address0;
    end else begin
        max_pool_1_out_2_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_4_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_4_ce0 = grp_conv_2_fu_1248_input_2_2_4_V_ce0;
    end else begin
        max_pool_1_out_2_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_4_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_4_V_we0;
    end else begin
        max_pool_1_out_2_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_5_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_5_address0 = grp_conv_2_fu_1248_input_2_2_5_V_address0;
    end else begin
        max_pool_1_out_2_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_5_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_5_ce0 = grp_conv_2_fu_1248_input_2_2_5_V_ce0;
    end else begin
        max_pool_1_out_2_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_5_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_5_V_we0;
    end else begin
        max_pool_1_out_2_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_address0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_address0 = grp_conv_2_fu_1248_input_2_2_0_V_address0;
    end else begin
        max_pool_1_out_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_ce0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pool_1_out_2_2_ce0 = grp_conv_2_fu_1248_input_2_2_0_V_ce0;
    end else begin
        max_pool_1_out_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_pool_1_out_2_2_we0 = grp_max_pool_1_fu_1483_max_pool_out_2_2_0_V_we0;
    end else begin
        max_pool_1_out_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_1574_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_V_address0 = grp_flat_fu_1544_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_1574_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        max_pool_2_out_V_ce0 = grp_flat_fu_1544_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_1574_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_1574_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        prediction_V_address0 = zext_ln120_fu_2403_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_address0 = grp_soft_max_fu_1471_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state31))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_ce0 = grp_soft_max_fu_1471_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        prediction_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_d0 = grp_soft_max_fu_1471_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_we0 = grp_soft_max_fu_1471_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        prediction_output_ce0 = 1'b1;
    end else begin
        prediction_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        prediction_output_we0 = 1'b1;
    end else begin
        prediction_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln23_fu_1584_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln23_fu_1584_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_conv_1_fu_1417_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_max_pool_1_fu_1483_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_conv_2_fu_1248_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_max_pool_2_fu_1574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_flat_fu_1544_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_dense_1_fu_1437_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln9_fu_2056_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln9_fu_2056_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln41_fu_2241_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln41_fu_2241_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (grp_soft_max_fu_1471_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln119_fu_2391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1740_p2 = (12'd1075 - zext_ln461_fu_1700_p1);

assign a_fu_2526_p2 = (icmp_ln947_fu_2488_p2 & icmp_ln947_1_fu_2520_p2);

assign add_ln1116_18_fu_2325_p2 = (add_ln1116_fu_2319_p2 + zext_ln47_fu_2286_p1);

assign add_ln1116_fu_2319_p2 = (zext_ln1116_28_fu_2315_p1 + zext_ln1116_fu_2303_p1);

assign add_ln1117_fu_2140_p2 = (sub_ln1117_fu_2134_p2 + zext_ln13_fu_2101_p1);

assign add_ln203_14_fu_1936_p2 = (zext_ln203_34_fu_1932_p1 + tmp_142_fu_1916_p3);

assign add_ln203_15_fu_1942_p2 = (zext_ln203_fu_1912_p1 + tmp_142_fu_1916_p3);

assign add_ln203_16_fu_2027_p2 = (add_ln203_14_fu_1936_p2 + zext_ln203_36_fu_2023_p1);

assign add_ln203_17_fu_2040_p2 = (add_ln203_15_fu_1942_p2 + zext_ln203_36_fu_2023_p1);

assign add_ln203_fu_2218_p2 = ($signed(trunc_ln_fu_2199_p4) + $signed(sext_ln703_fu_2208_p1));

assign add_ln23_fu_1590_p2 = (indvar_flatten_reg_1092 + 10'd1);

assign add_ln28_1_fu_1602_p2 = (10'd28 + ix_in_0_reg_1103);

assign add_ln28_fu_1658_p2 = (select_ln28_fu_1614_p3 + 10'd1);

assign add_ln41_fu_2247_p2 = (indvar_flatten19_reg_1192 + 9'd1);

assign add_ln581_fu_1752_p2 = ($signed(12'd4088) + $signed(F2_fu_1740_p2));

assign add_ln703_fu_2212_p2 = ($signed(sext_ln1265_fu_2195_p1) + $signed(sum_V_fu_2186_p4));

assign add_ln949_fu_2546_p2 = ($signed(14'd16360) + $signed(trunc_ln944_fu_2468_p1));

assign add_ln958_fu_2593_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_2971));

assign add_ln964_fu_2662_p2 = (select_ln964_fu_2649_p3 + sub_ln964_fu_2657_p2);

assign add_ln9_fu_2062_p2 = (indvar_flatten7_reg_1147 + 11'd1);

assign and_ln581_fu_1845_p2 = (xor_ln582_fu_1839_p2 & icmp_ln581_fu_1746_p2);

assign and_ln582_fu_1819_p2 = (xor_ln571_fu_1813_p2 & icmp_ln582_fu_1772_p2);

assign and_ln585_1_fu_1973_p2 = (icmp_ln585_reg_2806 & and_ln581_reg_2811);

assign and_ln585_fu_1857_p2 = (xor_ln585_fu_1851_p2 & and_ln581_fu_1845_p2);

assign and_ln603_fu_1883_p2 = (xor_ln581_fu_1877_p2 & icmp_ln603_fu_1788_p2);

assign and_ln949_fu_2560_p2 = (xor_ln949_fu_2540_p2 & p_Result_27_fu_2552_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd22];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ashr_ln586_fu_1955_p2 = $signed(man_V_2_reg_2791) >>> zext_ln586_fu_1951_p1;

assign bitcast_ln696_fu_1794_p1 = cnn_input_load_reg_2785;

assign bitcast_ln739_fu_2687_p1 = p_Result_33_fu_2675_p5;

assign cnn_input_address0 = zext_ln27_fu_1670_p1;

assign d_fu_2253_p2 = (ap_phi_mux_d_0_i_phi_fu_1207_p4 + 4'd1);

assign dense_2_bias_V_address0 = zext_ln14_fu_2096_p1;

assign dense_2_weights_V_address0 = sext_ln1117_fu_2146_p1;

assign dense_array_V_d0 = ($signed(sext_ln1265_3_fu_2380_p1) + $signed(w_sum_V_fu_2371_p4));

assign dense_out_bias_V_address0 = zext_ln48_fu_2281_p1;

assign dense_out_weights_V_address0 = zext_ln1116_29_fu_2331_p1;

assign exp_tmp_V_fu_1690_p4 = {{ireg_V_fu_1674_p1[62:52]}};

assign f_fu_2336_p2 = (select_ln48_fu_2265_p3 + 5'd1);

assign grp_conv_1_fu_1417_ap_start = grp_conv_1_fu_1417_ap_start_reg;

assign grp_conv_2_fu_1248_ap_start = grp_conv_2_fu_1248_ap_start_reg;

assign grp_dense_1_fu_1437_ap_start = grp_dense_1_fu_1437_ap_start_reg;

assign grp_flat_fu_1544_ap_start = grp_flat_fu_1544_ap_start_reg;

assign grp_fu_1638_p0 = ((icmp_ln25_fu_1608_p2[0:0] === 1'b1) ? i_fu_1596_p2 : ap_phi_mux_i_0_phi_fu_1118_p4);

assign grp_fu_1638_p1 = 5'd3;

assign grp_fu_1652_p1 = 5'd3;

assign grp_fu_2699_p1 = grp_fu_2699_p10;

assign grp_fu_2699_p10 = dense_1_out_V_q0;

assign grp_fu_2699_p2 = {{select_ln14_2_fu_2171_p3}, {8'd0}};

assign grp_fu_2709_p0 = grp_fu_2709_p00;

assign grp_fu_2709_p00 = dense_2_out_V_q0;

assign grp_fu_2709_p2 = {{select_ln48_2_fu_2356_p3}, {8'd0}};

assign grp_max_pool_1_fu_1483_ap_start = grp_max_pool_1_fu_1483_ap_start_reg;

assign grp_max_pool_2_fu_1574_ap_start = grp_max_pool_2_fu_1574_ap_start_reg;

assign grp_soft_max_fu_1471_ap_start = grp_soft_max_fu_1471_ap_start_reg;

assign i_1_fu_2068_p2 = (ap_phi_mux_i_0_i_phi_fu_1162_p4 + 5'd1);

assign i_2_fu_2397_p2 = (i24_0_reg_1237 + 4'd1);

assign i_fu_1596_p2 = (5'd1 + ap_phi_mux_i_0_phi_fu_1118_p4);

assign icmp_ln119_fu_2391_p2 = ((i24_0_reg_1237 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_2157_p2 = ((j_1_fu_2151_p2 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_2074_p2 = ((ap_phi_mux_j_0_i_phi_fu_1185_p4 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1584_p2 = ((indvar_flatten_reg_1092 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1608_p2 = ((j_0_reg_1136 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_2241_p2 = ((indvar_flatten19_reg_1192 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_2342_p2 = ((f_fu_2336_p2 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2259_p2 = ((ap_phi_mux_f_0_i_phi_fu_1230_p4 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1734_p2 = ((trunc_ln556_fu_1678_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_1746_p2 = (($signed(F2_fu_1740_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_1772_p2 = ((F2_fu_1740_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1782_p2 = ((sh_amt_fu_1764_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_1788_p2 = ((sh_amt_fu_1764_p3 < 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_2408_p2 = ((prediction_V_q0 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_2520_p2 = ((p_Result_s_fu_2514_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_2488_p2 = (($signed(tmp_45_fu_2478_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_2580_p2 = (($signed(lsb_index_fu_2472_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2056_p2 = ((indvar_flatten7_reg_1147 == 11'd1500) ? 1'b1 : 1'b0);

assign ireg_V_fu_1674_p1 = grp_fu_1580_p1;

assign j_1_fu_2151_p2 = (select_ln14_fu_2080_p3 + 6'd1);

assign j_fu_1664_p2 = (select_ln28_1_fu_1622_p3 + 5'd1);


always @ (p_Result_32_fu_2446_p3) begin
    if (p_Result_32_fu_2446_p3[0] == 1'b1) begin
        l_fu_2454_p3 = 32'd0;
    end else if (p_Result_32_fu_2446_p3[1] == 1'b1) begin
        l_fu_2454_p3 = 32'd1;
    end else if (p_Result_32_fu_2446_p3[2] == 1'b1) begin
        l_fu_2454_p3 = 32'd2;
    end else if (p_Result_32_fu_2446_p3[3] == 1'b1) begin
        l_fu_2454_p3 = 32'd3;
    end else if (p_Result_32_fu_2446_p3[4] == 1'b1) begin
        l_fu_2454_p3 = 32'd4;
    end else if (p_Result_32_fu_2446_p3[5] == 1'b1) begin
        l_fu_2454_p3 = 32'd5;
    end else if (p_Result_32_fu_2446_p3[6] == 1'b1) begin
        l_fu_2454_p3 = 32'd6;
    end else if (p_Result_32_fu_2446_p3[7] == 1'b1) begin
        l_fu_2454_p3 = 32'd7;
    end else if (p_Result_32_fu_2446_p3[8] == 1'b1) begin
        l_fu_2454_p3 = 32'd8;
    end else if (p_Result_32_fu_2446_p3[9] == 1'b1) begin
        l_fu_2454_p3 = 32'd9;
    end else if (p_Result_32_fu_2446_p3[10] == 1'b1) begin
        l_fu_2454_p3 = 32'd10;
    end else if (p_Result_32_fu_2446_p3[11] == 1'b1) begin
        l_fu_2454_p3 = 32'd11;
    end else if (p_Result_32_fu_2446_p3[12] == 1'b1) begin
        l_fu_2454_p3 = 32'd12;
    end else if (p_Result_32_fu_2446_p3[13] == 1'b1) begin
        l_fu_2454_p3 = 32'd13;
    end else if (p_Result_32_fu_2446_p3[14] == 1'b1) begin
        l_fu_2454_p3 = 32'd14;
    end else if (p_Result_32_fu_2446_p3[15] == 1'b1) begin
        l_fu_2454_p3 = 32'd15;
    end else if (p_Result_32_fu_2446_p3[16] == 1'b1) begin
        l_fu_2454_p3 = 32'd16;
    end else if (p_Result_32_fu_2446_p3[17] == 1'b1) begin
        l_fu_2454_p3 = 32'd17;
    end else if (p_Result_32_fu_2446_p3[18] == 1'b1) begin
        l_fu_2454_p3 = 32'd18;
    end else if (p_Result_32_fu_2446_p3[19] == 1'b1) begin
        l_fu_2454_p3 = 32'd19;
    end else if (p_Result_32_fu_2446_p3[20] == 1'b1) begin
        l_fu_2454_p3 = 32'd20;
    end else if (p_Result_32_fu_2446_p3[21] == 1'b1) begin
        l_fu_2454_p3 = 32'd21;
    end else if (p_Result_32_fu_2446_p3[22] == 1'b1) begin
        l_fu_2454_p3 = 32'd22;
    end else if (p_Result_32_fu_2446_p3[23] == 1'b1) begin
        l_fu_2454_p3 = 32'd23;
    end else if (p_Result_32_fu_2446_p3[24] == 1'b1) begin
        l_fu_2454_p3 = 32'd24;
    end else if (p_Result_32_fu_2446_p3[25] == 1'b1) begin
        l_fu_2454_p3 = 32'd25;
    end else if (p_Result_32_fu_2446_p3[26] == 1'b1) begin
        l_fu_2454_p3 = 32'd26;
    end else if (p_Result_32_fu_2446_p3[27] == 1'b1) begin
        l_fu_2454_p3 = 32'd27;
    end else if (p_Result_32_fu_2446_p3[28] == 1'b1) begin
        l_fu_2454_p3 = 32'd28;
    end else if (p_Result_32_fu_2446_p3[29] == 1'b1) begin
        l_fu_2454_p3 = 32'd29;
    end else if (p_Result_32_fu_2446_p3[30] == 1'b1) begin
        l_fu_2454_p3 = 32'd30;
    end else if (p_Result_32_fu_2446_p3[31] == 1'b1) begin
        l_fu_2454_p3 = 32'd31;
    end else begin
        l_fu_2454_p3 = 32'd32;
    end
end

assign lsb_index_fu_2472_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_2462_p2));

assign lshr_ln947_fu_2508_p2 = 14'd16383 >> zext_ln947_fu_2504_p1;

assign lshr_ln958_fu_2598_p2 = m_fu_2590_p1 >> add_ln958_fu_2593_p2;

assign m_11_fu_2637_p1 = m_s_fu_2627_p4;

assign m_7_fu_2615_p3 = ((icmp_ln958_reg_2982[0:0] === 1'b1) ? lshr_ln958_fu_2598_p2 : shl_ln958_fu_2609_p2);

assign m_8_fu_2622_p2 = (m_7_fu_2615_p3 + or_ln_reg_2977);

assign m_fu_2590_p1 = tmp_V_9_reg_2966;

assign m_s_fu_2627_p4 = {{m_8_fu_2622_p2[31:1]}};

assign man_V_1_fu_1720_p2 = (54'd0 - p_Result_30_fu_1716_p1);

assign man_V_2_fu_1726_p3 = ((p_Result_29_fu_1682_p3[0:0] === 1'b1) ? man_V_1_fu_1720_p2 : p_Result_30_fu_1716_p1);

assign mul_ln203_fu_2007_p1 = mul_ln203_fu_2007_p10;

assign mul_ln203_fu_2007_p10 = select_ln28_1_reg_2752_pp0_iter7_reg;

assign mul_ln203_fu_2007_p2 = (12'd43 * mul_ln203_fu_2007_p1);

assign mul_ln28_fu_1896_p1 = mul_ln28_fu_1896_p10;

assign mul_ln28_fu_1896_p10 = select_ln28_2_reg_2758_pp0_iter7_reg;

assign mul_ln28_fu_1896_p2 = (12'd43 * mul_ln28_fu_1896_p1);

assign or_ln581_fu_1871_p2 = (or_ln582_fu_1833_p2 | icmp_ln581_fu_1746_p2);

assign or_ln582_fu_1833_p2 = (icmp_ln582_fu_1772_p2 | icmp_ln571_fu_1734_p2);

assign or_ln949_fu_2566_p2 = (and_ln949_fu_2560_p2 | a_fu_2526_p2);

assign or_ln_fu_2572_p3 = {{31'd0}, {or_ln949_fu_2566_p2}};

integer ap_tvar_int_0;

always @ (tmp_V_9_fu_2428_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_13_fu_2436_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_13_fu_2436_p4[ap_tvar_int_0] = tmp_V_9_fu_2428_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_Result_27_fu_2552_p3 = tmp_V_9_fu_2428_p3[add_ln949_fu_2546_p2];

assign p_Result_29_fu_1682_p3 = ireg_V_fu_1674_p1[32'd63];

assign p_Result_30_fu_1716_p1 = tmp_s_fu_1708_p3;

assign p_Result_31_fu_2414_p3 = prediction_V_q0[32'd13];

assign p_Result_32_fu_2446_p3 = {{18'd262143}, {p_Result_13_fu_2436_p4}};

assign p_Result_33_fu_2675_p5 = {{tmp_3_fu_2668_p3}, {m_11_fu_2637_p1[22:0]}};

assign p_Result_s_fu_2514_p2 = (tmp_V_9_fu_2428_p3 & lshr_ln947_fu_2508_p2);

assign prediction_output_address0 = zext_ln120_reg_2946;

assign prediction_output_d0 = ((icmp_ln935_reg_2956[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_2687_p1);

assign select_ln14_1_fu_2088_p3 = ((icmp_ln13_fu_2074_p2[0:0] === 1'b1) ? i_1_fu_2068_p2 : ap_phi_mux_i_0_i_phi_fu_1162_p4);

assign select_ln14_2_fu_2171_p3 = ((icmp_ln13_reg_2841[0:0] === 1'b1) ? 14'd0 : p_Val2_18_reg_1169);

assign select_ln14_fu_2080_p3 = ((icmp_ln13_fu_2074_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j_0_i_phi_fu_1185_p4);

assign select_ln19_fu_2232_p3 = ((tmp_43_fu_2224_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_2218_p2);

assign select_ln23_fu_1644_p3 = ((icmp_ln25_fu_1608_p2[0:0] === 1'b1) ? add_ln28_1_fu_1602_p2 : ix_in_0_reg_1103);

assign select_ln28_1_fu_1622_p3 = ((icmp_ln25_fu_1608_p2[0:0] === 1'b1) ? 5'd0 : j_0_reg_1136);

assign select_ln28_2_fu_1630_p3 = ((icmp_ln25_fu_1608_p2[0:0] === 1'b1) ? i_fu_1596_p2 : ap_phi_mux_i_0_phi_fu_1118_p4);

assign select_ln28_fu_1614_p3 = ((icmp_ln25_fu_1608_p2[0:0] === 1'b1) ? add_ln28_1_fu_1602_p2 : ix_in_1_reg_1125);

assign select_ln48_1_fu_2273_p3 = ((icmp_ln46_fu_2259_p2[0:0] === 1'b1) ? d_fu_2253_p2 : ap_phi_mux_d_0_i_phi_fu_1207_p4);

assign select_ln48_2_fu_2356_p3 = ((icmp_ln46_reg_2894[0:0] === 1'b1) ? 14'd0 : p_Val2_21_reg_1214);

assign select_ln48_fu_2265_p3 = ((icmp_ln46_fu_2259_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_f_0_i_phi_fu_1230_p4);

assign select_ln582_fu_1825_p3 = ((and_ln582_fu_1819_p2[0:0] === 1'b1) ? trunc_ln583_fu_1778_p1 : 14'd0);

assign select_ln585_1_fu_1977_p3 = ((and_ln585_1_fu_1973_p2[0:0] === 1'b1) ? trunc_ln586_fu_1960_p1 : select_ln585_reg_2816);

assign select_ln585_fu_1863_p3 = ((and_ln585_fu_1857_p2[0:0] === 1'b1) ? select_ln588_fu_1805_p3 : select_ln582_fu_1825_p3);

assign select_ln588_fu_1805_p3 = ((tmp_41_fu_1797_p3[0:0] === 1'b1) ? 14'd16383 : 14'd0);

assign select_ln603_fu_1984_p3 = ((and_ln603_reg_2821[0:0] === 1'b1) ? shl_ln604_fu_1968_p2 : select_ln585_1_fu_1977_p3);

assign select_ln964_fu_2649_p3 = ((tmp_47_fu_2641_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_2146_p1 = $signed(add_ln1117_fu_2140_p2);

assign sext_ln1265_3_fu_2380_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_2195_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_2195_p1 = sext_ln1265_fu_2195_p0;

assign sext_ln581_fu_1948_p1 = sh_amt_reg_2796;

assign sext_ln581cast_fu_1964_p1 = sext_ln581_fu_1948_p1[13:0];

assign sext_ln703_fu_2208_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_2208_p1 = sext_ln703_fu_2208_p0;

assign sh_amt_fu_1764_p3 = ((icmp_ln581_fu_1746_p2[0:0] === 1'b1) ? add_ln581_fu_1752_p2 : sub_ln581_fu_1758_p2);

assign shl_ln604_fu_1968_p2 = trunc_ln583_reg_2801 << sext_ln581cast_fu_1964_p1;

assign shl_ln958_fu_2609_p2 = m_fu_2590_p1 << sub_ln958_fu_2604_p2;

assign sub_ln1117_fu_2134_p2 = (zext_ln1117_fu_2118_p1 - zext_ln1117_158_fu_2130_p1);

assign sub_ln581_fu_1758_p2 = (12'd8 - F2_fu_1740_p2);

assign sub_ln944_fu_2462_p2 = (32'd14 - l_fu_2454_p3);

assign sub_ln947_fu_2498_p2 = (4'd7 - trunc_ln947_fu_2494_p1);

assign sub_ln958_fu_2604_p2 = (32'd25 - sub_ln944_reg_2971);

assign sub_ln964_fu_2657_p2 = (8'd6 - trunc_ln943_reg_2987);

assign sum_V_fu_2186_p4 = {{grp_fu_2699_p3[21:8]}};

assign tmp_142_fu_1916_p3 = {{zext_ln203_mid2_v_fu_1902_p4}, {3'd0}};

assign tmp_143_fu_1924_p3 = {{zext_ln203_mid2_v_fu_1902_p4}, {1'd0}};

assign tmp_144_fu_2110_p3 = {{select_ln14_fu_2080_p3}, {5'd0}};

assign tmp_145_fu_2122_p3 = {{select_ln14_fu_2080_p3}, {1'd0}};

assign tmp_146_fu_2295_p3 = {{select_ln48_fu_2265_p3}, {3'd0}};

assign tmp_147_fu_2307_p3 = {{select_ln48_fu_2265_p3}, {1'd0}};

assign tmp_3_fu_2668_p3 = {{p_Result_31_reg_2961}, {add_ln964_fu_2662_p2}};

assign tmp_41_fu_1797_p3 = bitcast_ln696_fu_1794_p1[32'd31];

assign tmp_42_fu_2013_p4 = {{mul_ln203_fu_2007_p2[11:7]}};

assign tmp_43_fu_2224_p3 = add_ln703_fu_2212_p2[32'd13];

assign tmp_45_fu_2478_p4 = {{lsb_index_fu_2472_p2[31:1]}};

assign tmp_46_fu_2532_p3 = lsb_index_fu_2472_p2[32'd31];

assign tmp_47_fu_2641_p3 = m_8_fu_2622_p2[32'd25];

assign tmp_V_9_fu_2428_p3 = ((p_Result_31_fu_2414_p3[0:0] === 1'b1) ? tmp_V_fu_2422_p2 : prediction_V_q0);

assign tmp_V_fu_2422_p2 = (14'd0 - prediction_V_q0);

assign tmp_s_fu_1708_p3 = {{1'd1}, {trunc_ln565_fu_1704_p1}};

assign trunc_ln203_fu_2000_p1 = grp_fu_1652_p2[2:0];

assign trunc_ln28_fu_1889_p1 = grp_fu_1638_p2[2:0];

assign trunc_ln556_fu_1678_p1 = ireg_V_fu_1674_p1[62:0];

assign trunc_ln565_fu_1704_p1 = ireg_V_fu_1674_p1[51:0];

assign trunc_ln583_fu_1778_p1 = man_V_2_fu_1726_p3[13:0];

assign trunc_ln586_fu_1960_p1 = ashr_ln586_fu_1955_p2[13:0];

assign trunc_ln943_fu_2586_p1 = l_fu_2454_p3[7:0];

assign trunc_ln944_fu_2468_p1 = sub_ln944_fu_2462_p2[13:0];

assign trunc_ln947_fu_2494_p1 = sub_ln944_fu_2462_p2[3:0];

assign trunc_ln_fu_2199_p4 = {{grp_fu_2699_p3[20:8]}};

assign w_sum_V_fu_2371_p4 = {{grp_fu_2709_p3[21:8]}};

assign xor_ln571_fu_1813_p2 = (icmp_ln571_fu_1734_p2 ^ 1'd1);

assign xor_ln581_fu_1877_p2 = (or_ln581_fu_1871_p2 ^ 1'd1);

assign xor_ln582_fu_1839_p2 = (or_ln582_fu_1833_p2 ^ 1'd1);

assign xor_ln585_fu_1851_p2 = (icmp_ln585_fu_1782_p2 ^ 1'd1);

assign xor_ln949_fu_2540_p2 = (tmp_46_fu_2532_p3 ^ 1'd1);

assign zext_ln1116_28_fu_2315_p1 = tmp_147_fu_2307_p3;

assign zext_ln1116_29_fu_2331_p1 = add_ln1116_18_fu_2325_p2;

assign zext_ln1116_fu_2303_p1 = tmp_146_fu_2295_p3;

assign zext_ln1117_158_fu_2130_p1 = tmp_145_fu_2122_p3;

assign zext_ln1117_fu_2118_p1 = tmp_144_fu_2110_p3;

assign zext_ln120_fu_2403_p1 = i24_0_reg_1237;

assign zext_ln13_fu_2101_p1 = select_ln14_1_fu_2088_p3;

assign zext_ln14_1_fu_2105_p1 = select_ln14_fu_2080_p3;

assign zext_ln14_fu_2096_p1 = select_ln14_1_fu_2088_p3;

assign zext_ln203_34_fu_1932_p1 = tmp_143_fu_1924_p3;

assign zext_ln203_36_fu_2023_p1 = tmp_42_fu_2013_p4;

assign zext_ln203_37_fu_2033_p1 = add_ln203_16_fu_2027_p2;

assign zext_ln203_38_fu_2046_p1 = add_ln203_17_fu_2040_p2;

assign zext_ln203_fu_1912_p1 = zext_ln203_mid2_v_fu_1902_p4;

assign zext_ln203_mid2_v_fu_1902_p4 = {{mul_ln28_fu_1896_p2[11:7]}};

assign zext_ln27_fu_1670_p1 = select_ln28_reg_2747_pp0_iter4_reg;

assign zext_ln461_fu_1700_p1 = exp_tmp_V_fu_1690_p4;

assign zext_ln47_fu_2286_p1 = select_ln48_1_fu_2273_p3;

assign zext_ln48_1_fu_2290_p1 = select_ln48_fu_2265_p3;

assign zext_ln48_fu_2281_p1 = select_ln48_1_fu_2273_p3;

assign zext_ln586_fu_1951_p1 = $unsigned(sext_ln581_fu_1948_p1);

assign zext_ln947_fu_2504_p1 = sub_ln947_fu_2498_p2;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2851[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln48_reg_2904[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln120_reg_2946[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_2977[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
