Determining the location of the ModelSim executable...

Using: /home/lucas/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Sistema_Elevador -c Sistema_Elevador --vector_source="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/Waveform3.vwf" --testbench_file="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/Waveform3.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Fri Nov 29 10:11:18 2024Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Sistema_Elevador -c Sistema_Elevador --vector_source="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/Waveform3.vwf" --testbench_file="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/Waveform3.vwf.vt"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/" Sistema_Elevador -c Sistema_Elevador

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Fri Nov 29 10:11:20 2024Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/" Sistema_Elevador -c Sistema_ElevadorWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file Sistema_Elevador.vo in folder "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 585 megabytes    Info: Processing ended: Fri Nov 29 10:11:21 2024    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/Sistema_Elevador.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/lucas/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do Sistema_Elevador.do

Reading pref.tcl
# 2020.1
# do Sistema_Elevador.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:11:22 on Nov 29,2024# vlog -work work Sistema_Elevador.vo 
# -- Compiling module main
# 
# Top level modules:# 	main# End time: 10:11:22 on Nov 29,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020# Start time: 10:11:22 on Nov 29,2024# vlog -work work Waveform3.vwf.vt 
# -- Compiling module main_vlg_vec_tst
# # Top level modules:# 	main_vlg_vec_tst# End time: 10:11:22 on Nov 29,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst # Start time: 10:11:22 on Nov 29,2024# Loading work.main_vlg_vec_tst# Loading work.main# Loading maxii_ver.maxii_io# Loading maxii_ver.maxii_lcell# Loading maxii_ver.maxii_asynch_lcell# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(97)#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst
# End time: 10:11:23 on Nov 29,2024, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/Waveform3.vwf...

Reading /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/Sistema_Elevador.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/qsim/Sistema_Elevador_20241129101123.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.