module SIPO #(parameter N = 10) (input logic in, clk, res,
										   output logic [N-1:0] out);
											
				logic [3:0] count;
				logic [N-1: 0] inter;
				
				always_ff @ (posedge clk)
				begin 
				if (count == N)
				begin
				out <= inter;
				count <=0;
				end
				else
				begin
				inter[count] <= in;
				count = count + 1;
				end
				end
endmodule
				
				