@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF238 :"e:\lwd_nmr\code\test_clk\test\hdl\clk_out.v":32:11:32:20|Found 4-bit incrementor, 'un3_count[3:0]'
@N: FP130 |Promoting Net clk_in_c on CLKBUF  clk_in_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
