#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-48-gfd7029a29)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5773dabbe410 .scope module, "alu_register_bank_tb" "alu_register_bank_tb" 2 3;
 .timescale -9 -12;
P_0x5773dab93e80 .param/l "T" 1 2 5, +C4<00000000000000000000000000010100>;
v0x5773dac0b6f0_0 .var "acc_sel", 0 0;
v0x5773dac0b7e0_0 .net "alu_a", 7 0, L_0x5773dac0d0d0;  1 drivers
v0x5773dac0b880_0 .net "alu_b", 7 0, v0x5773dac0a150_0;  1 drivers
v0x5773dac0b920_0 .var "alu_b_sel", 1 0;
v0x5773dac0b9e0_0 .net "alu_out", 7 0, v0x5773dabc6a10_0;  1 drivers
v0x5773dac0bad0_0 .var "bank_data_in", 7 0;
v0x5773dac0bb90_0 .net "bank_data_out", 7 0, v0x5773dac0a650_0;  1 drivers
v0x5773dac0bc30_0 .var "bank_out_sel", 1 0;
v0x5773dac0bd00_0 .var "clk", 0 0;
v0x5773dac0bda0_0 .var "destination_sel", 3 0;
v0x5773dac0be70_0 .var "operation_select", 2 0;
v0x5773dac0bf40_0 .var "reset", 0 0;
v0x5773dac0bfe0_0 .var "source_sel", 2 0;
E_0x5773dabd3d40 .event negedge, v0x5773dac07b80_0;
S_0x5773dabe70f0 .scope module, "module1" "alu" 2 23, 3 1 0, S_0x5773dabbe410;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "alu_out";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x5773dabec510 .functor BUFZ 1, v0x5773dabc6940_0, C4<0>, C4<0>, C4<0>;
v0x5773dabec620_0 .net "A", 7 0, L_0x5773dac0d0d0;  alias, 1 drivers
v0x5773dabc87f0_0 .net "B", 7 0, v0x5773dac0a150_0;  alias, 1 drivers
v0x5773dabc88c0_0 .net "alu_out", 7 0, v0x5773dabc6a10_0;  alias, 1 drivers
v0x5773dabc7850_0 .net "carry_out", 0 0, L_0x5773dabec510;  1 drivers
v0x5773dabc7920_0 .net "select", 2 0, v0x5773dac0be70_0;  1 drivers
v0x5773dabc6940_0 .var "temp_carry", 0 0;
v0x5773dabc6a10_0 .var "temp_out", 7 0;
E_0x5773dabd4a30 .event anyedge, v0x5773dabc7920_0, v0x5773dabec620_0, v0x5773dabc87f0_0;
S_0x5773dac07480 .scope module, "module2" "register_bank" 2 29, 4 1 0, S_0x5773dabbe410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "acc_sel";
    .port_info 3 /INPUT 2 "alu_b_sel";
    .port_info 4 /INPUT 2 "bank_out_sel";
    .port_info 5 /INPUT 4 "destination_sel";
    .port_info 6 /INPUT 3 "source_sel";
    .port_info 7 /INPUT 8 "bank_data_in";
    .port_info 8 /INPUT 8 "acc_data_in";
    .port_info 9 /OUTPUT 8 "bank_data_out";
    .port_info 10 /OUTPUT 8 "alu_acc_out";
    .port_info 11 /OUTPUT 8 "alu_B_out";
L_0x5773dac0c980 .functor BUFZ 8, L_0x5773dabc86e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0ca10 .functor BUFZ 8, L_0x5773dabc7740, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0caa0 .functor BUFZ 8, L_0x5773dabc6830, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0cb10 .functor BUFZ 8, L_0x5773dabd9de0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0cf20 .functor BUFZ 8, v0x5773dac0b3b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0cf90 .functor BUFZ 8, v0x5773dac0b3b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0d040 .functor BUFZ 8, v0x5773dac0b3b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5773dac0d0d0 .functor BUFZ 8, L_0x5773dabc86e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5773dac09e00_0 .net "a_in", 7 0, L_0x5773dac0ce80;  1 drivers
v0x5773dac09ee0_0 .net "a_out", 7 0, L_0x5773dabc86e0;  1 drivers
v0x5773dac09fb0_0 .net "acc_data_in", 7 0, v0x5773dabc6a10_0;  alias, 1 drivers
v0x5773dac0a0b0_0 .net "acc_sel", 0 0, v0x5773dac0b6f0_0;  1 drivers
v0x5773dac0a150_0 .var "alu_B_out", 7 0;
v0x5773dac0a240_0 .net "alu_acc_out", 7 0, L_0x5773dac0d0d0;  alias, 1 drivers
v0x5773dac0a310_0 .net "alu_b_sel", 1 0, v0x5773dac0b920_0;  1 drivers
v0x5773dac0a3d0_0 .net "b_in", 7 0, L_0x5773dac0cf20;  1 drivers
v0x5773dac0a4c0_0 .net "b_out", 7 0, L_0x5773dabc7740;  1 drivers
v0x5773dac0a590_0 .net "bank_data_in", 7 0, v0x5773dac0bad0_0;  1 drivers
v0x5773dac0a650_0 .var "bank_data_out", 7 0;
v0x5773dac0a730_0 .net "bank_out_sel", 1 0, v0x5773dac0bc30_0;  1 drivers
v0x5773dac0a810_0 .net "c_in", 7 0, L_0x5773dac0cf90;  1 drivers
v0x5773dac0a900_0 .net "c_out", 7 0, L_0x5773dabc6830;  1 drivers
v0x5773dac0a9d0_0 .net "clk", 0 0, v0x5773dac0bd00_0;  1 drivers
v0x5773dac0aa70_0 .net "d_in", 7 0, L_0x5773dac0d040;  1 drivers
v0x5773dac0ab40_0 .net "d_out", 7 0, L_0x5773dabd9de0;  1 drivers
v0x5773dac0ac10_0 .net "destination_sel", 3 0, v0x5773dac0bda0_0;  1 drivers
v0x5773dac0acd0_0 .net "load_a", 0 0, L_0x5773dac0cb80;  1 drivers
v0x5773dac0ada0_0 .net "load_b", 0 0, L_0x5773dac0cc70;  1 drivers
v0x5773dac0ae70_0 .net "load_c", 0 0, L_0x5773dac0cd10;  1 drivers
v0x5773dac0af40_0 .net "load_d", 0 0, L_0x5773dac0cdb0;  1 drivers
v0x5773dac0b010_0 .net "reset", 0 0, v0x5773dac0bf40_0;  1 drivers
v0x5773dac0b0b0_0 .net "source_a_in", 7 0, L_0x5773dac0c980;  1 drivers
v0x5773dac0b150_0 .net "source_b_in", 7 0, L_0x5773dac0ca10;  1 drivers
v0x5773dac0b1f0_0 .net "source_c_in", 7 0, L_0x5773dac0caa0;  1 drivers
v0x5773dac0b2d0_0 .net "source_d_in", 7 0, L_0x5773dac0cb10;  1 drivers
v0x5773dac0b3b0_0 .var "source_out", 7 0;
v0x5773dac0b490_0 .net "source_sel", 2 0, v0x5773dac0bfe0_0;  1 drivers
E_0x5773dabd4810/0 .event anyedge, v0x5773dac0a310_0, v0x5773dac087f0_0, v0x5773dac09160_0, v0x5773dac09ab0_0;
E_0x5773dabd4810/1 .event anyedge, v0x5773dac0a730_0, v0x5773dac07ec0_0;
E_0x5773dabd4810 .event/or E_0x5773dabd4810/0, E_0x5773dabd4810/1;
E_0x5773dabb6990/0 .event anyedge, v0x5773dac0b490_0, v0x5773dac0b0b0_0, v0x5773dac0b150_0, v0x5773dac0b1f0_0;
E_0x5773dabb6990/1 .event anyedge, v0x5773dac0b2d0_0, v0x5773dac0a590_0;
E_0x5773dabb6990 .event/or E_0x5773dabb6990/0, E_0x5773dabb6990/1;
L_0x5773dac0cb80 .part v0x5773dac0bda0_0, 0, 1;
L_0x5773dac0cc70 .part v0x5773dac0bda0_0, 1, 1;
L_0x5773dac0cd10 .part v0x5773dac0bda0_0, 2, 1;
L_0x5773dac0cdb0 .part v0x5773dac0bda0_0, 3, 1;
L_0x5773dac0ce80 .functor MUXZ 8, v0x5773dabc6a10_0, v0x5773dac0b3b0_0, v0x5773dac0b6f0_0, C4<>;
S_0x5773dac07890 .scope module, "register_a" "register_8bit" 4 22, 5 2 0, S_0x5773dac07480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5773dabc86e0 .functor BUFZ 8, v0x5773dac07ff0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5773dac07b80_0 .net "clk", 0 0, v0x5773dac0bd00_0;  alias, 1 drivers
v0x5773dac07c60_0 .net "load", 0 0, L_0x5773dac0cb80;  alias, 1 drivers
v0x5773dac07d20_0 .net "reg_in", 7 0, L_0x5773dac0ce80;  alias, 1 drivers
v0x5773dac07de0_0 .net "reg_next", 7 0, L_0x5773dac0c160;  1 drivers
v0x5773dac07ec0_0 .net "reg_out", 7 0, L_0x5773dabc86e0;  alias, 1 drivers
v0x5773dac07ff0_0 .var "reg_reg", 7 0;
v0x5773dac080d0_0 .net "reset", 0 0, v0x5773dac0bf40_0;  alias, 1 drivers
E_0x5773dabea4d0 .event posedge, v0x5773dac080d0_0, v0x5773dac07b80_0;
L_0x5773dac0c160 .functor MUXZ 8, v0x5773dac07ff0_0, L_0x5773dac0ce80, L_0x5773dac0cb80, C4<>;
S_0x5773dac08230 .scope module, "register_b" "register_8bit" 4 29, 5 2 0, S_0x5773dac07480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5773dabc7740 .functor BUFZ 8, v0x5773dac08920_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5773dac084e0_0 .net "clk", 0 0, v0x5773dac0bd00_0;  alias, 1 drivers
v0x5773dac08580_0 .net "load", 0 0, L_0x5773dac0cc70;  alias, 1 drivers
v0x5773dac08620_0 .net "reg_in", 7 0, L_0x5773dac0cf20;  alias, 1 drivers
v0x5773dac08710_0 .net "reg_next", 7 0, L_0x5773dac0c320;  1 drivers
v0x5773dac087f0_0 .net "reg_out", 7 0, L_0x5773dabc7740;  alias, 1 drivers
v0x5773dac08920_0 .var "reg_reg", 7 0;
v0x5773dac08a00_0 .net "reset", 0 0, v0x5773dac0bf40_0;  alias, 1 drivers
L_0x5773dac0c320 .functor MUXZ 8, v0x5773dac08920_0, L_0x5773dac0cf20, L_0x5773dac0cc70, C4<>;
S_0x5773dac08b50 .scope module, "register_c" "register_8bit" 4 36, 5 2 0, S_0x5773dac07480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5773dabc6830 .functor BUFZ 8, v0x5773dac09290_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5773dac08e10_0 .net "clk", 0 0, v0x5773dac0bd00_0;  alias, 1 drivers
v0x5773dac08f00_0 .net "load", 0 0, L_0x5773dac0cd10;  alias, 1 drivers
v0x5773dac08fc0_0 .net "reg_in", 7 0, L_0x5773dac0cf90;  alias, 1 drivers
v0x5773dac09080_0 .net "reg_next", 7 0, L_0x5773dac0c540;  1 drivers
v0x5773dac09160_0 .net "reg_out", 7 0, L_0x5773dabc6830;  alias, 1 drivers
v0x5773dac09290_0 .var "reg_reg", 7 0;
v0x5773dac09370_0 .net "reset", 0 0, v0x5773dac0bf40_0;  alias, 1 drivers
L_0x5773dac0c540 .functor MUXZ 8, v0x5773dac09290_0, L_0x5773dac0cf90, L_0x5773dac0cd10, C4<>;
S_0x5773dac09500 .scope module, "register_d" "register_8bit" 4 43, 5 2 0, S_0x5773dac07480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5773dabd9de0 .functor BUFZ 8, v0x5773dac09be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5773dac09790_0 .net "clk", 0 0, v0x5773dac0bd00_0;  alias, 1 drivers
v0x5773dac09850_0 .net "load", 0 0, L_0x5773dac0cdb0;  alias, 1 drivers
v0x5773dac09910_0 .net "reg_in", 7 0, L_0x5773dac0d040;  alias, 1 drivers
v0x5773dac099d0_0 .net "reg_next", 7 0, L_0x5773dac0c760;  1 drivers
v0x5773dac09ab0_0 .net "reg_out", 7 0, L_0x5773dabd9de0;  alias, 1 drivers
v0x5773dac09be0_0 .var "reg_reg", 7 0;
v0x5773dac09cc0_0 .net "reset", 0 0, v0x5773dac0bf40_0;  alias, 1 drivers
L_0x5773dac0c760 .functor MUXZ 8, v0x5773dac09be0_0, L_0x5773dac0d040, L_0x5773dac0cdb0, C4<>;
    .scope S_0x5773dabe70f0;
T_0 ;
    %wait E_0x5773dabd4a30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5773dabc6940_0, 0, 1;
    %load/vec4 v0x5773dabc7920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x5773dabec620_0;
    %pad/u 9;
    %load/vec4 v0x5773dabc87f0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %store/vec4 v0x5773dabc6940_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x5773dabec620_0;
    %load/vec4 v0x5773dabc87f0_0;
    %sub;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x5773dabec620_0;
    %load/vec4 v0x5773dabc87f0_0;
    %mul;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5773dabec620_0;
    %load/vec4 v0x5773dabc87f0_0;
    %div;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5773dabec620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5773dabc6a10_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5773dac07890;
T_1 ;
    %wait E_0x5773dabea4d0;
    %load/vec4 v0x5773dac080d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5773dac07ff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5773dac07de0_0;
    %assign/vec4 v0x5773dac07ff0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5773dac08230;
T_2 ;
    %wait E_0x5773dabea4d0;
    %load/vec4 v0x5773dac08a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5773dac08920_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5773dac08710_0;
    %assign/vec4 v0x5773dac08920_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5773dac08b50;
T_3 ;
    %wait E_0x5773dabea4d0;
    %load/vec4 v0x5773dac09370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5773dac09290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5773dac09080_0;
    %assign/vec4 v0x5773dac09290_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5773dac09500;
T_4 ;
    %wait E_0x5773dabea4d0;
    %load/vec4 v0x5773dac09cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5773dac09be0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5773dac099d0_0;
    %assign/vec4 v0x5773dac09be0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5773dac07480;
T_5 ;
    %wait E_0x5773dabb6990;
    %load/vec4 v0x5773dac0b490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %load/vec4 v0x5773dac0a590_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x5773dac0b0b0_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x5773dac0b150_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x5773dac0b1f0_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x5773dac0b2d0_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x5773dac0a590_0;
    %store/vec4 v0x5773dac0b3b0_0, 0, 8;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5773dac07480;
T_6 ;
    %wait E_0x5773dabd4810;
    %load/vec4 v0x5773dac0a310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5773dac0a150_0, 0, 8;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5773dac0a4c0_0;
    %store/vec4 v0x5773dac0a150_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5773dac0a900_0;
    %store/vec4 v0x5773dac0a150_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5773dac0ab40_0;
    %store/vec4 v0x5773dac0a150_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5773dac0a730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5773dac09ee0_0;
    %store/vec4 v0x5773dac0a650_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5773dac0a4c0_0;
    %store/vec4 v0x5773dac0a650_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5773dac0a900_0;
    %store/vec4 v0x5773dac0a650_0, 0, 8;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5773dac0ab40_0;
    %store/vec4 v0x5773dac0a650_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5773dabbe410;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5773dac0bd00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5773dac0bd00_0, 0, 1;
    %delay 10000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5773dabbe410;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5773dac0bf40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5773dac0bf40_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5773dabbe410;
T_9 ;
    %vpi_call 2 56 "$dumpfile", "alu_register_bank.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5773dabe70f0, S_0x5773dac07480 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5773dac0bad0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5773dac0bfe0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5773dac0b6f0_0, 0, 1;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5773dac0bad0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5773dac0bfe0_0, 0, 3;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5773dac0b920_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5773dac0be70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5773dac0b6f0_0, 0, 1;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5773dac0bda0_0, 0, 4;
    %wait E_0x5773dabd3d40;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_register_bank.v";
    "../../alu/alu.v";
    "../../ec_registers/register_bank.v";
    "../../ec_registers/register_8bit.v";
