// Seed: 163382637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri1  id_3,
    output wor   id_4,
    inout  tri0  id_5,
    output uwire id_6,
    input  uwire id_7
    , id_10,
    output wand  id_8
);
  assign id_6 = id_5;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  logic id_11 = id_1;
endmodule
