{
  "module_name": "ether3.h",
  "hash_id": "9d4c2e871c153ed42cc240245f1169b30b86ebefe97fa70dd5bea6408438f34f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/seeq/ether3.h",
  "human_readable_source": " \n \n\n#ifndef _LINUX_ether3_H\n#define _LINUX_ether3_H\n\n \n#define DEBUG_TX\t 2\n#define DEBUG_RX\t 4\n#define DEBUG_INT\t 8\n#define DEBUG_IC\t16\n#ifndef NET_DEBUG\n#define NET_DEBUG \t0\n#endif\n\n#define priv(dev)\t((struct dev_priv *)netdev_priv(dev))\n\n \n#define REG_COMMAND\t\t(priv(dev)->seeq + 0x0000)\n#define CMD_ENINTDMA\t\t0x0001\n#define CMD_ENINTRX\t\t0x0002\n#define CMD_ENINTTX\t\t0x0004\n#define CMD_ENINTBUFWIN\t\t0x0008\n#define CMD_ACKINTDMA\t\t0x0010\n#define CMD_ACKINTRX\t\t0x0020\n#define CMD_ACKINTTX\t\t0x0040\n#define CMD_ACKINTBUFWIN\t0x0080\n#define CMD_DMAON\t\t0x0100\n#define CMD_RXON\t\t0x0200\n#define CMD_TXON\t\t0x0400\n#define CMD_DMAOFF\t\t0x0800\n#define CMD_RXOFF\t\t0x1000\n#define CMD_TXOFF\t\t0x2000\n#define CMD_FIFOREAD\t\t0x4000\n#define CMD_FIFOWRITE\t\t0x8000\n\n \n#define REG_STATUS\t\t(priv(dev)->seeq + 0x0000)\n#define STAT_ENINTSTAT\t\t0x0001\n#define STAT_ENINTRX\t\t0x0002\n#define STAT_ENINTTX\t\t0x0004\n#define STAT_ENINTBUFWIN\t0x0008\n#define STAT_INTDMA\t\t0x0010\n#define STAT_INTRX\t\t0x0020\n#define STAT_INTTX\t\t0x0040\n#define STAT_INTBUFWIN\t\t0x0080\n#define STAT_DMAON\t\t0x0100\n#define STAT_RXON\t\t0x0200\n#define STAT_TXON\t\t0x0400\n#define STAT_FIFOFULL\t\t0x2000\n#define STAT_FIFOEMPTY\t\t0x4000\n#define STAT_FIFODIR\t\t0x8000\n\n \n#define REG_CONFIG1\t\t(priv(dev)->seeq + 0x0040)\n#define CFG1_BUFSELSTAT0\t0x0000\n#define CFG1_BUFSELSTAT1\t0x0001\n#define CFG1_BUFSELSTAT2\t0x0002\n#define CFG1_BUFSELSTAT3\t0x0003\n#define CFG1_BUFSELSTAT4\t0x0004\n#define CFG1_BUFSELSTAT5\t0x0005\n#define CFG1_ADDRPROM\t\t0x0006\n#define CFG1_TRANSEND\t\t0x0007\n#define CFG1_LOCBUFMEM\t\t0x0008\n#define CFG1_INTVECTOR\t\t0x0009\n#define CFG1_RECVSPECONLY\t0x0000\n#define CFG1_RECVSPECBROAD\t0x4000\n#define CFG1_RECVSPECBRMULTI\t0x8000\n#define CFG1_RECVPROMISC\t0xC000\n\n \n#define CFG1_DMABURSTCONT\t0x0000\n#define CFG1_DMABURST800NS\t0x0010\n#define CFG1_DMABURST1600NS\t0x0020\n#define CFG1_DMABURST3200NS\t0x0030\n#define CFG1_DMABURST1\t\t0x0000\n#define CFG1_DMABURST4\t\t0x0040\n#define CFG1_DMABURST8\t\t0x0080\n#define CFG1_DMABURST16\t\t0x00C0\n#define CFG1_RECVCOMPSTAT0\t0x0100\n#define CFG1_RECVCOMPSTAT1\t0x0200\n#define CFG1_RECVCOMPSTAT2\t0x0400\n#define CFG1_RECVCOMPSTAT3\t0x0800\n#define CFG1_RECVCOMPSTAT4\t0x1000\n#define CFG1_RECVCOMPSTAT5\t0x2000\n\n \n#define REG_CONFIG2\t\t(priv(dev)->seeq + 0x0080)\n#define CFG2_BYTESWAP\t\t0x0001\n#define CFG2_ERRENCRC\t\t0x0008\n#define CFG2_ERRENDRIBBLE\t0x0010\n#define CFG2_ERRSHORTFRAME\t0x0020\n#define CFG2_SLOTSELECT\t\t0x0040\n#define CFG2_PREAMSELECT\t0x0080\n#define CFG2_ADDRLENGTH\t\t0x0100\n#define CFG2_RECVCRC\t\t0x0200\n#define CFG2_XMITNOCRC\t\t0x0400\n#define CFG2_LOOPBACK\t\t0x0800\n#define CFG2_CTRLO\t\t0x1000\n#define CFG2_RESET\t\t0x8000\n\n#define REG_RECVEND\t\t(priv(dev)->seeq + 0x00c0)\n\n#define REG_BUFWIN\t\t(priv(dev)->seeq + 0x0100)\n\n#define REG_RECVPTR\t\t(priv(dev)->seeq + 0x0140)\n\n#define REG_TRANSMITPTR\t\t(priv(dev)->seeq + 0x0180)\n\n#define REG_DMAADDR\t\t(priv(dev)->seeq + 0x01c0)\n\n \n#define TX_NEXT\t\t\t(0xffff)\n#define TXHDR_ENBABBLEINT\t(1 << 16)\n#define TXHDR_ENCOLLISIONINT\t(1 << 17)\n#define TXHDR_EN16COLLISION\t(1 << 18)\n#define TXHDR_ENSUCCESS\t\t(1 << 19)\n#define TXHDR_DATAFOLLOWS\t(1 << 21)\n#define TXHDR_CHAINCONTINUE\t(1 << 22)\n#define TXHDR_TRANSMIT\t\t(1 << 23)\n#define TXSTAT_BABBLED\t\t(1 << 24)\n#define TXSTAT_COLLISION\t(1 << 25)\n#define TXSTAT_16COLLISIONS\t(1 << 26)\n#define TXSTAT_DONE\t\t(1 << 31)\n\n#define RX_NEXT\t\t\t(0xffff)\n#define RXHDR_CHAINCONTINUE\t(1 << 6)\n#define RXHDR_RECEIVE\t\t(1 << 7)\n#define RXSTAT_OVERSIZE\t\t(1 << 8)\n#define RXSTAT_CRCERROR\t\t(1 << 9)\n#define RXSTAT_DRIBBLEERROR\t(1 << 10)\n#define RXSTAT_SHORTPACKET\t(1 << 11)\n#define RXSTAT_DONE\t\t(1 << 15)\n\n\n#define TX_START\t0x0000\n#define TX_END\t\t0x6000\n#define RX_START\t0x6000\n#define RX_LEN\t\t0xA000\n#define RX_END\t\t0x10000\n \n#define MAX_TXED\t16\n#define MAX_TX_BUFFERED\t10\n\nstruct dev_priv {\n    void __iomem *base;\n    void __iomem *seeq;\n    struct {\n\tunsigned int command;\n\tunsigned int config1;\n\tunsigned int config2;\n    } regs;\n    unsigned char tx_head;\t\t \n    unsigned char tx_tail;\t\t \n    unsigned int rx_head;\t\t \n    struct timer_list timer;\n    struct net_device *dev;\n    int broken;\t\t\t\t \n};\n\nstruct ether3_data {\n\tconst char name[8];\n\tunsigned long base_offset;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}