

================================================================
== Vitis HLS Report for 'node10'
================================================================
* Date:           Wed Sep 25 13:00:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1034|     1034|  3.443 us|  3.443 us|  1034|  1034|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop46_loop47  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      229|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      865|      581|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U673  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U674  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln316_fu_138_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln317_fu_183_p2                |         +|   0|  0|  13|           6|           1|
    |ap_condition_222                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln316_fu_132_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln317_fu_147_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |or_ln323_fu_172_p2                 |        or|   0|  0|   6|           6|           1|
    |select_ln316_fu_153_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  86|          46|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v136_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_56                  |   9|          2|   11|         22|
    |real_start                            |   9|          2|    1|          2|
    |v136_fu_52                            |   9|          2|    6|         12|
    |v273_0_blk_n                          |   9|          2|    1|          2|
    |v273_1_blk_n                          |   9|          2|    1|          2|
    |v274_0_blk_n                          |   9|          2|    1|          2|
    |v274_1_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   41|         82|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_56              |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v136_fu_52                        |   6|   0|    6|          0|
    |v141_1_reg_296                    |  32|   0|   32|          0|
    |v141_reg_291                      |  32|   0|   32|          0|
    |v255_load_1_reg_266               |  32|   0|   32|          0|
    |v255_load_reg_256                 |  32|   0|   32|          0|
    |v274_0_read_reg_251               |  32|   0|   32|          0|
    |v274_1_read_reg_261               |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 229|   0|  229|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|        node10|  return value|
|v274_0_dout            |   in|   32|     ap_fifo|        v274_0|       pointer|
|v274_0_num_data_valid  |   in|   11|     ap_fifo|        v274_0|       pointer|
|v274_0_fifo_cap        |   in|   11|     ap_fifo|        v274_0|       pointer|
|v274_0_empty_n         |   in|    1|     ap_fifo|        v274_0|       pointer|
|v274_0_read            |  out|    1|     ap_fifo|        v274_0|       pointer|
|v274_1_dout            |   in|   32|     ap_fifo|        v274_1|       pointer|
|v274_1_num_data_valid  |   in|   11|     ap_fifo|        v274_1|       pointer|
|v274_1_fifo_cap        |   in|   11|     ap_fifo|        v274_1|       pointer|
|v274_1_empty_n         |   in|    1|     ap_fifo|        v274_1|       pointer|
|v274_1_read            |  out|    1|     ap_fifo|        v274_1|       pointer|
|v273_0_din             |  out|   32|     ap_fifo|        v273_0|       pointer|
|v273_0_num_data_valid  |   in|   11|     ap_fifo|        v273_0|       pointer|
|v273_0_fifo_cap        |   in|   11|     ap_fifo|        v273_0|       pointer|
|v273_0_full_n          |   in|    1|     ap_fifo|        v273_0|       pointer|
|v273_0_write           |  out|    1|     ap_fifo|        v273_0|       pointer|
|v273_1_din             |  out|   32|     ap_fifo|        v273_1|       pointer|
|v273_1_num_data_valid  |   in|   11|     ap_fifo|        v273_1|       pointer|
|v273_1_fifo_cap        |   in|   11|     ap_fifo|        v273_1|       pointer|
|v273_1_full_n          |   in|    1|     ap_fifo|        v273_1|       pointer|
|v273_1_write           |  out|    1|     ap_fifo|        v273_1|       pointer|
|v255_address0          |  out|    6|   ap_memory|          v255|         array|
|v255_ce0               |  out|    1|   ap_memory|          v255|         array|
|v255_q0                |   in|   32|   ap_memory|          v255|         array|
|v255_address1          |  out|    6|   ap_memory|          v255|         array|
|v255_ce1               |  out|    1|   ap_memory|          v255|         array|
|v255_q1                |   in|   32|   ap_memory|          v255|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

