# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../GeneralConTecl.srcs/sources_1/new/reg4bit.vhd" \
"../../../../GeneralConTecl.srcs/sim_1/new/Pruebas.vhd" \

# Do not sort compile order
nosort
