{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638588255823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638588255828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 21:24:15 2021 " "Processing started: Fri Dec 03 21:24:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638588255828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588255828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588255829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638588257156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638588257157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/tetris_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/tetris_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc " "Found entity 1: tetris_soc" {  } { { "tetris_soc/synthesis/tetris_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_irq_mapper " "Found entity 1: tetris_soc_irq_mapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0 " "Found entity 1: tetris_soc_mm_interconnect_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264372 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264416 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264416 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264416 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264416 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_013_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_013_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264446 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_013 " "Found entity 2: tetris_soc_mm_interconnect_0_router_013" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_007_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264451 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_007 " "Found entity 2: tetris_soc_mm_interconnect_0_router_007" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_002_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264456 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_002 " "Found entity 2: tetris_soc_mm_interconnect_0_router_002" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_001_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264462 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_001 " "Found entity 2: tetris_soc_mm_interconnect_0_router_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588264465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264467 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router " "Found entity 2: tetris_soc_mm_interconnect_0_router" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_rst " "Found entity 1: tetris_soc_usb_rst" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_gpx " "Found entity 1: tetris_soc_usb_gpx" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_timer_0 " "Found entity 1: tetris_soc_timer_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sysid_qsys_0 " "Found entity 1: tetris_soc_sysid_qsys_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_spi_0 " "Found entity 1: tetris_soc_spi_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_pll_dffpipe_l2c " "Found entity 1: tetris_soc_sdram_pll_dffpipe_l2c" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264528 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram_pll_stdsync_sv6 " "Found entity 2: tetris_soc_sdram_pll_stdsync_sv6" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264528 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_sdram_pll_altpll_vg92 " "Found entity 3: tetris_soc_sdram_pll_altpll_vg92" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264528 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_sdram_pll " "Found entity 4: tetris_soc_sdram_pll" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_input_efifo_module " "Found entity 1: tetris_soc_sdram_input_efifo_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264536 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram " "Found entity 2: tetris_soc_sdram" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_onchip_memory2_0 " "Found entity 1: tetris_soc_onchip_memory2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0 " "Found entity 1: tetris_soc_nios2_gen2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: tetris_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "6 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "7 tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "8 tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "9 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "10 tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "11 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "12 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "13 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "14 tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "15 tetris_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "16 tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "17 tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "18 tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "19 tetris_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "20 tetris_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: tetris_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""} { "Info" "ISGN_ENTITY_NAME" "21 tetris_soc_nios2_gen2_0_cpu " "Found entity 21: tetris_soc_nios2_gen2_0_cpu" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_test_bench" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_leds_pio " "Found entity 1: tetris_soc_leds_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_keycode " "Found entity 1: tetris_soc_keycode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_key " "Found entity 1: tetris_soc_key" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: tetris_soc_jtag_uart_0_sim_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264642 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_jtag_uart_0_scfifo_w " "Found entity 2: tetris_soc_jtag_uart_0_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264642 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: tetris_soc_jtag_uart_0_sim_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264642 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_jtag_uart_0_scfifo_r " "Found entity 4: tetris_soc_jtag_uart_0_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264642 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_jtag_uart_0 " "Found entity 5: tetris_soc_jtag_uart_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_hex_digits_pio " "Found entity 1: tetris_soc_hex_digits_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638588264657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264661 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tetris.sv(140) " "Verilog HDL Module Instantiation warning at tetris.sv(140): ignored dangling comma in List of Port Connections" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1638588264664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pixel_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pixel_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_driver " "Found entity 1: pixel_driver" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "output_files/shape_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_delay " "Found entity 1: input_delay" {  } { { "input_delay.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/input_delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_memory.sv(14) " "Verilog HDL information at board_memory.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638588264699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_memory " "Found entity 1: board_memory" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falling_piece.sv 1 1 " "Found 1 design units, including 1 entities, in source file falling_piece.sv" { { "Info" "ISGN_ENTITY_NAME" "1 falling_piece " "Found entity 1: falling_piece" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588264717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h tetris.sv(98) " "Verilog HDL Implicit Net warning at tetris.sv(98): created implicit net for \"Reset_h\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588264718 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fedback LSFR.sv(4) " "Verilog HDL Implicit Net warning at LSFR.sv(4): created implicit net for \"fedback\"" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588264718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(318) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588264733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(328) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588264733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(338) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588264733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(682) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588264734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at tetris_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588264735 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "locking board_memory.sv(61) " "Verilog HDL error at board_memory.sv(61): object \"locking\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638588264780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588264851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638588266424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 03 21:24:26 2021 " "Processing ended: Fri Dec 03 21:24:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638588266424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638588266424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638588266424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588266424 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588267024 ""}
