$date
	Sun Oct 17 16:29:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0901 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$scope module Exemplo_0903 $end
$var wire 1 " p4 $end
$var wire 1 # p3 $end
$var wire 1 $ p2 $end
$var wire 1 % p1 $end
$var wire 1 & clock $end
$scope module clk $end
$var reg 1 & clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 & clock $end
$var reg 1 % signal $end
$upscope $end
$scope module pls2 $end
$var wire 1 & clock $end
$var reg 1 $ signal $end
$upscope $end
$scope module pls3 $end
$var wire 1 & clock $end
$var reg 1 # signal $end
$upscope $end
$scope module pls4 $end
$var wire 1 & clock $end
$var reg 1 " signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
x%
x$
x#
x"
0!
$end
#12
1%
1$
1&
1!
#16
0%
#17
0$
#20
1%
#24
1#
1"
0%
0&
0!
#28
1%
#32
0%
#36
1$
1%
1&
1!
#39
0#
#40
0%
#41
0$
#44
1%
0"
#48
0%
0&
0!
#52
1%
#54
1#
#56
0%
#60
1$
1%
1&
1!
#64
0%
1"
#65
0$
#68
1%
#72
0%
0&
0!
#76
1%
#80
0%
#84
1$
1%
1&
1!
0"
#87
0#
#88
0%
#89
0$
#92
1%
#96
1"
0%
0&
0!
#100
1%
#102
1#
#104
0%
#108
1$
1%
1&
1!
#112
0%
#113
0$
#116
1%
0"
#120
0%
0&
0!
