vhdl-sources +=  tb.vhd
deps += nsl.fifo  nsl.logic_analyzer
