// Seed: 2158113420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : 1] id_5 = id_2 & id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    input wor id_4,
    output logic id_5,
    input wor id_6,
    input tri0 id_7,
    output logic id_8,
    input supply0 id_9,
    input tri id_10,
    input tri1 id_11
);
  initial begin : LABEL_0
    id_8 <= id_9;
    if (1) id_5 <= 1'b0;
    else begin : LABEL_1
      id_8 <= 1'b0 | -1;
      if (1) @* id_2 = -1;
      id_2 <= (1 ? -1 : -1);
    end
  end
  wire id_13;
  assign id_13 = id_9;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire  id_15;
  logic id_16;
  ;
endmodule
