#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23e36d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23e1320 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x240bd00 .functor NOT 1, L_0x240ebe0, C4<0>, C4<0>, C4<0>;
L_0x240e600 .functor XOR 5, L_0x240e970, L_0x240ea30, C4<00000>, C4<00000>;
L_0x240eb70 .functor XOR 5, L_0x240e600, L_0x240ead0, C4<00000>, C4<00000>;
v0x240b110_0 .net *"_ivl_10", 4 0, L_0x240ead0;  1 drivers
v0x240b210_0 .net *"_ivl_12", 4 0, L_0x240eb70;  1 drivers
v0x240b2f0_0 .net *"_ivl_2", 4 0, L_0x240e8d0;  1 drivers
v0x240b3b0_0 .net *"_ivl_4", 4 0, L_0x240e970;  1 drivers
v0x240b490_0 .net *"_ivl_6", 4 0, L_0x240ea30;  1 drivers
v0x240b5c0_0 .net *"_ivl_8", 4 0, L_0x240e600;  1 drivers
v0x240b6a0_0 .var "clk", 0 0;
v0x240b740_0 .var/2u "stats1", 159 0;
v0x240b800_0 .var/2u "strobe", 0 0;
v0x240b8c0_0 .net "sum_dut", 4 0, L_0x240e830;  1 drivers
v0x240b980_0 .net "sum_ref", 4 0, L_0x240c0a0;  1 drivers
v0x240ba20_0 .net "tb_match", 0 0, L_0x240ebe0;  1 drivers
v0x240bac0_0 .net "tb_mismatch", 0 0, L_0x240bd00;  1 drivers
v0x240bb80_0 .net "x", 3 0, v0x2401970_0;  1 drivers
v0x240bc40_0 .net "y", 3 0, v0x2401a30_0;  1 drivers
L_0x240e8d0 .concat [ 5 0 0 0], L_0x240c0a0;
L_0x240e970 .concat [ 5 0 0 0], L_0x240c0a0;
L_0x240ea30 .concat [ 5 0 0 0], L_0x240e830;
L_0x240ead0 .concat [ 5 0 0 0], L_0x240c0a0;
L_0x240ebe0 .cmp/eeq 5, L_0x240e8d0, L_0x240eb70;
S_0x23d3bc0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x23e1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x23d9740_0 .net *"_ivl_0", 4 0, L_0x240bd90;  1 drivers
L_0x7f78676a6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23deb50_0 .net *"_ivl_3", 0 0, L_0x7f78676a6018;  1 drivers
v0x23dbfd0_0 .net *"_ivl_4", 4 0, L_0x240bf20;  1 drivers
L_0x7f78676a6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23d93f0_0 .net *"_ivl_7", 0 0, L_0x7f78676a6060;  1 drivers
v0x2401300_0 .net "sum", 4 0, L_0x240c0a0;  alias, 1 drivers
v0x2401430_0 .net "x", 3 0, v0x2401970_0;  alias, 1 drivers
v0x2401510_0 .net "y", 3 0, v0x2401a30_0;  alias, 1 drivers
L_0x240bd90 .concat [ 4 1 0 0], v0x2401970_0, L_0x7f78676a6018;
L_0x240bf20 .concat [ 4 1 0 0], v0x2401a30_0, L_0x7f78676a6060;
L_0x240c0a0 .arith/sum 5, L_0x240bd90, L_0x240bf20;
S_0x2401670 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x23e1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2401890_0 .net "clk", 0 0, v0x240b6a0_0;  1 drivers
v0x2401970_0 .var "x", 3 0;
v0x2401a30_0 .var "y", 3 0;
E_0x23c46a0/0 .event negedge, v0x2401890_0;
E_0x23c46a0/1 .event posedge, v0x2401890_0;
E_0x23c46a0 .event/or E_0x23c46a0/0, E_0x23c46a0/1;
S_0x2401b10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x23e1320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x240a8a0_0 .net *"_ivl_43", 0 0, L_0x240e710;  1 drivers
v0x240a9a0_0 .net "c", 3 0, L_0x240e670;  1 drivers
v0x240aa80_0 .net "s", 3 0, L_0x240e560;  1 drivers
v0x240ab40_0 .net "sum", 4 0, L_0x240e830;  alias, 1 drivers
v0x240ac20_0 .net "x", 3 0, v0x2401970_0;  alias, 1 drivers
v0x240ad80_0 .net "y", 3 0, v0x2401a30_0;  alias, 1 drivers
L_0x240c870 .part v0x2401970_0, 0, 1;
L_0x240c930 .part v0x2401a30_0, 0, 1;
L_0x240d080 .part v0x2401970_0, 1, 1;
L_0x240d120 .part v0x2401a30_0, 1, 1;
L_0x240d1f0 .part L_0x240e670, 0, 1;
L_0x240d920 .part v0x2401970_0, 2, 1;
L_0x240da00 .part v0x2401a30_0, 2, 1;
L_0x240daa0 .part L_0x240e670, 1, 1;
L_0x240e210 .part v0x2401970_0, 3, 1;
L_0x240e2b0 .part v0x2401a30_0, 3, 1;
L_0x240e4c0 .part L_0x240e670, 2, 1;
L_0x240e560 .concat8 [ 1 1 1 1], L_0x240c2e0, L_0x240caf0, L_0x240d390, L_0x240dc80;
RS_0x7f78676ef438 .resolv tri, L_0x240c560, L_0x240c730;
RS_0x7f78676ef948 .resolv tri, L_0x240cd70, L_0x240cf40;
RS_0x7f78676efe58 .resolv tri, L_0x240d610, L_0x240d7e0;
RS_0x7f78676f0368 .resolv tri, L_0x240df00, L_0x240e0d0;
L_0x240e670 .concat8 [ 1 1 1 1], RS_0x7f78676ef438, RS_0x7f78676ef948, RS_0x7f78676efe58, RS_0x7f78676f0368;
L_0x240e710 .part L_0x240e670, 3, 1;
L_0x240e830 .concat [ 4 1 0 0], L_0x240e560, L_0x240e710;
S_0x2401cf0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x2401b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x24039d0_0 .net "a", 0 0, L_0x240c870;  1 drivers
v0x2403ac0_0 .net "b", 0 0, L_0x240c930;  1 drivers
v0x2403bd0_0 .net8 "c", 0 0, RS_0x7f78676ef438;  2 drivers
L_0x7f78676a60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2403c70_0 .net "c_in", 0 0, L_0x7f78676a60a8;  1 drivers
v0x2403d60_0 .net "s", 0 0, L_0x240c2e0;  1 drivers
v0x2403e50_0 .net "s1", 0 0, L_0x240c140;  1 drivers
v0x2403ef0_0 .net "s2", 0 0, L_0x240c390;  1 drivers
S_0x2401f80 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x2401cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c390 .functor AND 1, L_0x240c870, L_0x240c930, C4<1>, C4<1>;
v0x2402210_0 .net "a", 0 0, L_0x240c870;  alias, 1 drivers
v0x24022f0_0 .net "b", 0 0, L_0x240c930;  alias, 1 drivers
v0x24023b0_0 .net "y", 0 0, L_0x240c390;  alias, 1 drivers
S_0x2402500 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x2401cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c560 .functor AND 1, L_0x240c140, L_0x7f78676a60a8, C4<1>, C4<1>;
v0x2402750_0 .net "a", 0 0, L_0x240c140;  alias, 1 drivers
v0x2402830_0 .net "b", 0 0, L_0x7f78676a60a8;  alias, 1 drivers
v0x24028f0_0 .net8 "y", 0 0, RS_0x7f78676ef438;  alias, 2 drivers
S_0x2402a40 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x2401cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c730 .functor OR 1, L_0x240c390, RS_0x7f78676ef438, C4<0>, C4<0>;
v0x2402cc0_0 .net "a", 0 0, L_0x240c390;  alias, 1 drivers
v0x2402d90_0 .net8 "b", 0 0, RS_0x7f78676ef438;  alias, 2 drivers
v0x2402e60_0 .net8 "y", 0 0, RS_0x7f78676ef438;  alias, 2 drivers
S_0x2402fa0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x2401cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c140 .functor XOR 1, L_0x240c870, L_0x240c930, C4<0>, C4<0>;
v0x24031f0_0 .net "a", 0 0, L_0x240c870;  alias, 1 drivers
v0x24032b0_0 .net "b", 0 0, L_0x240c930;  alias, 1 drivers
v0x2403380_0 .net "y", 0 0, L_0x240c140;  alias, 1 drivers
S_0x2403480 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x2401cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c2e0 .functor XOR 1, L_0x240c140, L_0x7f78676a60a8, C4<0>, C4<0>;
v0x2403720_0 .net "a", 0 0, L_0x240c140;  alias, 1 drivers
v0x2403830_0 .net "b", 0 0, L_0x7f78676a60a8;  alias, 1 drivers
v0x24038f0_0 .net "y", 0 0, L_0x240c2e0;  alias, 1 drivers
S_0x2404020 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x2401b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2405ca0_0 .net "a", 0 0, L_0x240d080;  1 drivers
v0x2405d90_0 .net "b", 0 0, L_0x240d120;  1 drivers
v0x2405ea0_0 .net8 "c", 0 0, RS_0x7f78676ef948;  2 drivers
v0x2405f40_0 .net "c_in", 0 0, L_0x240d1f0;  1 drivers
v0x2406030_0 .net "s", 0 0, L_0x240caf0;  1 drivers
v0x2406120_0 .net "s1", 0 0, L_0x240c9d0;  1 drivers
v0x24061c0_0 .net "s2", 0 0, L_0x240cba0;  1 drivers
S_0x24042d0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x2404020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240cba0 .functor AND 1, L_0x240d080, L_0x240d120, C4<1>, C4<1>;
v0x2404540_0 .net "a", 0 0, L_0x240d080;  alias, 1 drivers
v0x2404620_0 .net "b", 0 0, L_0x240d120;  alias, 1 drivers
v0x24046e0_0 .net "y", 0 0, L_0x240cba0;  alias, 1 drivers
S_0x2404800 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x2404020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240cd70 .functor AND 1, L_0x240c9d0, L_0x240d1f0, C4<1>, C4<1>;
v0x2404a50_0 .net "a", 0 0, L_0x240c9d0;  alias, 1 drivers
v0x2404b30_0 .net "b", 0 0, L_0x240d1f0;  alias, 1 drivers
v0x2404bf0_0 .net8 "y", 0 0, RS_0x7f78676ef948;  alias, 2 drivers
S_0x2404d10 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x2404020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240cf40 .functor OR 1, L_0x240cba0, RS_0x7f78676ef948, C4<0>, C4<0>;
v0x2404f90_0 .net "a", 0 0, L_0x240cba0;  alias, 1 drivers
v0x2405060_0 .net8 "b", 0 0, RS_0x7f78676ef948;  alias, 2 drivers
v0x2405130_0 .net8 "y", 0 0, RS_0x7f78676ef948;  alias, 2 drivers
S_0x2405270 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x2404020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240c9d0 .functor XOR 1, L_0x240d080, L_0x240d120, C4<0>, C4<0>;
v0x24054c0_0 .net "a", 0 0, L_0x240d080;  alias, 1 drivers
v0x2405580_0 .net "b", 0 0, L_0x240d120;  alias, 1 drivers
v0x2405650_0 .net "y", 0 0, L_0x240c9d0;  alias, 1 drivers
S_0x2405750 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x2404020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240caf0 .functor XOR 1, L_0x240c9d0, L_0x240d1f0, C4<0>, C4<0>;
v0x24059f0_0 .net "a", 0 0, L_0x240c9d0;  alias, 1 drivers
v0x2405b00_0 .net "b", 0 0, L_0x240d1f0;  alias, 1 drivers
v0x2405bc0_0 .net "y", 0 0, L_0x240caf0;  alias, 1 drivers
S_0x24062f0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x2401b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2407f80_0 .net "a", 0 0, L_0x240d920;  1 drivers
v0x2408070_0 .net "b", 0 0, L_0x240da00;  1 drivers
v0x2408180_0 .net8 "c", 0 0, RS_0x7f78676efe58;  2 drivers
v0x2408220_0 .net "c_in", 0 0, L_0x240daa0;  1 drivers
v0x2408310_0 .net "s", 0 0, L_0x240d390;  1 drivers
v0x2408400_0 .net "s1", 0 0, L_0x240d290;  1 drivers
v0x24084a0_0 .net "s2", 0 0, L_0x240d440;  1 drivers
S_0x2406580 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x24062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240d440 .functor AND 1, L_0x240d920, L_0x240da00, C4<1>, C4<1>;
v0x24067f0_0 .net "a", 0 0, L_0x240d920;  alias, 1 drivers
v0x24068d0_0 .net "b", 0 0, L_0x240da00;  alias, 1 drivers
v0x2406990_0 .net "y", 0 0, L_0x240d440;  alias, 1 drivers
S_0x2406ab0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x24062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240d610 .functor AND 1, L_0x240d290, L_0x240daa0, C4<1>, C4<1>;
v0x2406d00_0 .net "a", 0 0, L_0x240d290;  alias, 1 drivers
v0x2406de0_0 .net "b", 0 0, L_0x240daa0;  alias, 1 drivers
v0x2406ea0_0 .net8 "y", 0 0, RS_0x7f78676efe58;  alias, 2 drivers
S_0x2406ff0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x24062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240d7e0 .functor OR 1, L_0x240d440, RS_0x7f78676efe58, C4<0>, C4<0>;
v0x2407270_0 .net "a", 0 0, L_0x240d440;  alias, 1 drivers
v0x2407340_0 .net8 "b", 0 0, RS_0x7f78676efe58;  alias, 2 drivers
v0x2407410_0 .net8 "y", 0 0, RS_0x7f78676efe58;  alias, 2 drivers
S_0x2407550 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x24062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240d290 .functor XOR 1, L_0x240d920, L_0x240da00, C4<0>, C4<0>;
v0x24077a0_0 .net "a", 0 0, L_0x240d920;  alias, 1 drivers
v0x2407860_0 .net "b", 0 0, L_0x240da00;  alias, 1 drivers
v0x2407930_0 .net "y", 0 0, L_0x240d290;  alias, 1 drivers
S_0x2407a30 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x24062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240d390 .functor XOR 1, L_0x240d290, L_0x240daa0, C4<0>, C4<0>;
v0x2407cd0_0 .net "a", 0 0, L_0x240d290;  alias, 1 drivers
v0x2407de0_0 .net "b", 0 0, L_0x240daa0;  alias, 1 drivers
v0x2407ea0_0 .net "y", 0 0, L_0x240d390;  alias, 1 drivers
S_0x24085d0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x2401b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x240a250_0 .net "a", 0 0, L_0x240e210;  1 drivers
v0x240a340_0 .net "b", 0 0, L_0x240e2b0;  1 drivers
v0x240a450_0 .net8 "c", 0 0, RS_0x7f78676f0368;  2 drivers
v0x240a4f0_0 .net "c_in", 0 0, L_0x240e4c0;  1 drivers
v0x240a5e0_0 .net "s", 0 0, L_0x240dc80;  1 drivers
v0x240a6d0_0 .net "s1", 0 0, L_0x240db40;  1 drivers
v0x240a770_0 .net "s2", 0 0, L_0x240dd30;  1 drivers
S_0x2408860 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x24085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240dd30 .functor AND 1, L_0x240e210, L_0x240e2b0, C4<1>, C4<1>;
v0x2408af0_0 .net "a", 0 0, L_0x240e210;  alias, 1 drivers
v0x2408bd0_0 .net "b", 0 0, L_0x240e2b0;  alias, 1 drivers
v0x2408c90_0 .net "y", 0 0, L_0x240dd30;  alias, 1 drivers
S_0x2408db0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x24085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240df00 .functor AND 1, L_0x240db40, L_0x240e4c0, C4<1>, C4<1>;
v0x2409000_0 .net "a", 0 0, L_0x240db40;  alias, 1 drivers
v0x24090e0_0 .net "b", 0 0, L_0x240e4c0;  alias, 1 drivers
v0x24091a0_0 .net8 "y", 0 0, RS_0x7f78676f0368;  alias, 2 drivers
S_0x24092c0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x24085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240e0d0 .functor OR 1, L_0x240dd30, RS_0x7f78676f0368, C4<0>, C4<0>;
v0x2409540_0 .net "a", 0 0, L_0x240dd30;  alias, 1 drivers
v0x2409610_0 .net8 "b", 0 0, RS_0x7f78676f0368;  alias, 2 drivers
v0x24096e0_0 .net8 "y", 0 0, RS_0x7f78676f0368;  alias, 2 drivers
S_0x2409820 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x24085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240db40 .functor XOR 1, L_0x240e210, L_0x240e2b0, C4<0>, C4<0>;
v0x2409a70_0 .net "a", 0 0, L_0x240e210;  alias, 1 drivers
v0x2409b30_0 .net "b", 0 0, L_0x240e2b0;  alias, 1 drivers
v0x2409c00_0 .net "y", 0 0, L_0x240db40;  alias, 1 drivers
S_0x2409d00 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x24085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x240dc80 .functor XOR 1, L_0x240db40, L_0x240e4c0, C4<0>, C4<0>;
v0x2409fa0_0 .net "a", 0 0, L_0x240db40;  alias, 1 drivers
v0x240a0b0_0 .net "b", 0 0, L_0x240e4c0;  alias, 1 drivers
v0x240a170_0 .net "y", 0 0, L_0x240dc80;  alias, 1 drivers
S_0x240af10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x23e1320;
 .timescale -12 -12;
E_0x23c4910 .event anyedge, v0x240b800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x240b800_0;
    %nor/r;
    %assign/vec4 v0x240b800_0, 0;
    %wait E_0x23c4910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2401670;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c46a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2401a30_0, 0;
    %assign/vec4 v0x2401970_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x23e1320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240b800_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x23e1320;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x240b6a0_0;
    %inv;
    %store/vec4 v0x240b6a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x23e1320;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2401890_0, v0x240bac0_0, v0x240bb80_0, v0x240bc40_0, v0x240b980_0, v0x240b8c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x23e1320;
T_5 ;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x240b740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x23e1320;
T_6 ;
    %wait E_0x23c46a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240b740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240b740_0, 4, 32;
    %load/vec4 v0x240ba20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240b740_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240b740_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240b740_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x240b980_0;
    %load/vec4 v0x240b980_0;
    %load/vec4 v0x240b8c0_0;
    %xor;
    %load/vec4 v0x240b980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240b740_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x240b740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240b740_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter3/response0/top_module.sv";
