
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002608  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002714  08002714  00012714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002738  08002738  00020214  2**0
                  CONTENTS
  4 .ARM          00000000  08002738  08002738  00020214  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002738  08002738  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002738  08002738  00012738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800273c  0800273c  0001273c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  08002740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000214  08002954  00020214  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08002954  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009587  00000000  00000000  0002023d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cf2  00000000  00000000  000297c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0002b4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002bf68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016dd5  00000000  00000000  0002c900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c012  00000000  00000000  000436d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082256  00000000  00000000  0004f6e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d193d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002978  00000000  00000000  000d1990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000214 	.word	0x20000214
 8000128:	00000000 	.word	0x00000000
 800012c:	080026fc 	.word	0x080026fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000218 	.word	0x20000218
 8000148:	080026fc 	.word	0x080026fc

0800014c <readKey>:
int MAX_KEY = 3;
int TimerForKeypress[20] = {200};
int flag_short[20] = {0};
int flag_long[20] = {0};

void readKey(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	Key[0] = HAL_GPIO_ReadPin(BUTTON_MODE_GPIO_Port, BUTTON_MODE_Pin);
 8000150:	2101      	movs	r1, #1
 8000152:	480c      	ldr	r0, [pc, #48]	; (8000184 <readKey+0x38>)
 8000154:	f001 fa92 	bl	800167c <HAL_GPIO_ReadPin>
 8000158:	4603      	mov	r3, r0
 800015a:	461a      	mov	r2, r3
 800015c:	4b0a      	ldr	r3, [pc, #40]	; (8000188 <readKey+0x3c>)
 800015e:	601a      	str	r2, [r3, #0]
	Key[1] = HAL_GPIO_ReadPin(BUTTON_TIME_GPIO_Port, BUTTON_TIME_Pin);
 8000160:	2102      	movs	r1, #2
 8000162:	4808      	ldr	r0, [pc, #32]	; (8000184 <readKey+0x38>)
 8000164:	f001 fa8a 	bl	800167c <HAL_GPIO_ReadPin>
 8000168:	4603      	mov	r3, r0
 800016a:	461a      	mov	r2, r3
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <readKey+0x3c>)
 800016e:	605a      	str	r2, [r3, #4]
	Key[2] = HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);
 8000170:	2104      	movs	r1, #4
 8000172:	4804      	ldr	r0, [pc, #16]	; (8000184 <readKey+0x38>)
 8000174:	f001 fa82 	bl	800167c <HAL_GPIO_ReadPin>
 8000178:	4603      	mov	r3, r0
 800017a:	461a      	mov	r2, r3
 800017c:	4b02      	ldr	r3, [pc, #8]	; (8000188 <readKey+0x3c>)
 800017e:	609a      	str	r2, [r3, #8]
}
 8000180:	bf00      	nop
 8000182:	bd80      	pop	{r7, pc}
 8000184:	40010c00 	.word	0x40010c00
 8000188:	20000140 	.word	0x20000140

0800018c <getKeyInput>:
void getKeyInput(){
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
	readKey();
 8000192:	f7ff ffdb 	bl	800014c <readKey>
	for(int i = 0; i < MAX_KEY; i++){
 8000196:	2300      	movs	r3, #0
 8000198:	607b      	str	r3, [r7, #4]
 800019a:	e07d      	b.n	8000298 <getKeyInput+0x10c>
		Keyred0[i] = Keyred1[i];
 800019c:	4a44      	ldr	r2, [pc, #272]	; (80002b0 <getKeyInput+0x124>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	4943      	ldr	r1, [pc, #268]	; (80002b4 <getKeyInput+0x128>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		Keyred1[i] = Keyred2[i];
 80001ac:	4a42      	ldr	r2, [pc, #264]	; (80002b8 <getKeyInput+0x12c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493e      	ldr	r1, [pc, #248]	; (80002b0 <getKeyInput+0x124>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		Keyred2[i] = Key[i];
 80001bc:	4a3f      	ldr	r2, [pc, #252]	; (80002bc <getKeyInput+0x130>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	493c      	ldr	r1, [pc, #240]	; (80002b8 <getKeyInput+0x12c>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if((Keyred0[i] == Keyred1[i]) && (Keyred1[i] == Keyred2[i])){
 80001cc:	4a39      	ldr	r2, [pc, #228]	; (80002b4 <getKeyInput+0x128>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	4936      	ldr	r1, [pc, #216]	; (80002b0 <getKeyInput+0x124>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001dc:	429a      	cmp	r2, r3
 80001de:	d14c      	bne.n	800027a <getKeyInput+0xee>
 80001e0:	4a33      	ldr	r2, [pc, #204]	; (80002b0 <getKeyInput+0x124>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e8:	4933      	ldr	r1, [pc, #204]	; (80002b8 <getKeyInput+0x12c>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	d142      	bne.n	800027a <getKeyInput+0xee>
			if(Keyred3[i] != Keyred2[i]){
 80001f4:	4a32      	ldr	r2, [pc, #200]	; (80002c0 <getKeyInput+0x134>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001fc:	492e      	ldr	r1, [pc, #184]	; (80002b8 <getKeyInput+0x12c>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000204:	429a      	cmp	r2, r3
 8000206:	d018      	beq.n	800023a <getKeyInput+0xae>
				Keyred3[i] = Keyred2[i];
 8000208:	4a2b      	ldr	r2, [pc, #172]	; (80002b8 <getKeyInput+0x12c>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	492b      	ldr	r1, [pc, #172]	; (80002c0 <getKeyInput+0x134>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(Keyred2[i] == PRESS_STATE){
 8000218:	4a27      	ldr	r2, [pc, #156]	; (80002b8 <getKeyInput+0x12c>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d135      	bne.n	8000290 <getKeyInput+0x104>
					//TODO
					flag_short[i] = 1;
 8000224:	4a27      	ldr	r2, [pc, #156]	; (80002c4 <getKeyInput+0x138>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2101      	movs	r1, #1
 800022a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeypress[i] = 200;
 800022e:	4a26      	ldr	r2, [pc, #152]	; (80002c8 <getKeyInput+0x13c>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	21c8      	movs	r1, #200	; 0xc8
 8000234:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if(Keyred3[i] != Keyred2[i]){
 8000238:	e02a      	b.n	8000290 <getKeyInput+0x104>
				}
			}else{
				TimerForKeypress[i]--;
 800023a:	4a23      	ldr	r2, [pc, #140]	; (80002c8 <getKeyInput+0x13c>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000242:	1e5a      	subs	r2, r3, #1
 8000244:	4920      	ldr	r1, [pc, #128]	; (80002c8 <getKeyInput+0x13c>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeypress[i] == 0){
 800024c:	4a1e      	ldr	r2, [pc, #120]	; (80002c8 <getKeyInput+0x13c>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d11b      	bne.n	8000290 <getKeyInput+0x104>
					if(Keyred2[i] == PRESS_STATE){
 8000258:	4a17      	ldr	r2, [pc, #92]	; (80002b8 <getKeyInput+0x12c>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d104      	bne.n	800026e <getKeyInput+0xe2>
						//TODO
						flag_long[i] = 1;
 8000264:	4a19      	ldr	r2, [pc, #100]	; (80002cc <getKeyInput+0x140>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2101      	movs	r1, #1
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					}
					TimerForKeypress[i] = 200;
 800026e:	4a16      	ldr	r2, [pc, #88]	; (80002c8 <getKeyInput+0x13c>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	21c8      	movs	r1, #200	; 0xc8
 8000274:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if(Keyred3[i] != Keyred2[i]){
 8000278:	e00a      	b.n	8000290 <getKeyInput+0x104>
				}
			}
		}else{
			flag_long[i] = 0;
 800027a:	4a14      	ldr	r2, [pc, #80]	; (80002cc <getKeyInput+0x140>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2100      	movs	r1, #0
 8000280:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			flag_short[i] = 0;
 8000284:	4a0f      	ldr	r2, [pc, #60]	; (80002c4 <getKeyInput+0x138>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2100      	movs	r1, #0
 800028a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800028e:	e000      	b.n	8000292 <getKeyInput+0x106>
			if(Keyred3[i] != Keyred2[i]){
 8000290:	bf00      	nop
	for(int i = 0; i < MAX_KEY; i++){
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	3301      	adds	r3, #1
 8000296:	607b      	str	r3, [r7, #4]
 8000298:	4b0d      	ldr	r3, [pc, #52]	; (80002d0 <getKeyInput+0x144>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	687a      	ldr	r2, [r7, #4]
 800029e:	429a      	cmp	r2, r3
 80002a0:	f6ff af7c 	blt.w	800019c <getKeyInput+0x10>
		}
	}
}
 80002a4:	bf00      	nop
 80002a6:	bf00      	nop
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	20000050 	.word	0x20000050
 80002b4:	20000000 	.word	0x20000000
 80002b8:	200000a0 	.word	0x200000a0
 80002bc:	20000140 	.word	0x20000140
 80002c0:	200000f0 	.word	0x200000f0
 80002c4:	20000230 	.word	0x20000230
 80002c8:	20000194 	.word	0x20000194
 80002cc:	20000280 	.word	0x20000280
 80002d0:	20000190 	.word	0x20000190

080002d4 <isButtonMode>:

int isButtonMode(){
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	if(flag_short[0]){
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <isButtonMode+0x20>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d004      	beq.n	80002ea <isButtonMode+0x16>
		flag_short[0] = 0;
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <isButtonMode+0x20>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
		return 1;
 80002e6:	2301      	movs	r3, #1
 80002e8:	e000      	b.n	80002ec <isButtonMode+0x18>
	}
		return 0;
 80002ea:	2300      	movs	r3, #0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr
 80002f4:	20000230 	.word	0x20000230

080002f8 <isButtonTime>:

int isButtonTime(){
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
	if(flag_short[1]){
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <isButtonTime+0x20>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d004      	beq.n	800030e <isButtonTime+0x16>
		flag_short[1] = 0;
 8000304:	4b04      	ldr	r3, [pc, #16]	; (8000318 <isButtonTime+0x20>)
 8000306:	2200      	movs	r2, #0
 8000308:	605a      	str	r2, [r3, #4]
		return 1;
 800030a:	2301      	movs	r3, #1
 800030c:	e000      	b.n	8000310 <isButtonTime+0x18>
	}
		return 0;
 800030e:	2300      	movs	r3, #0
}
 8000310:	4618      	mov	r0, r3
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr
 8000318:	20000230 	.word	0x20000230

0800031c <isButtonEnter>:

int isButtonEnter(){
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
	if(flag_short[2]){
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <isButtonEnter+0x20>)
 8000322:	689b      	ldr	r3, [r3, #8]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d004      	beq.n	8000332 <isButtonEnter+0x16>
		flag_short[2] = 0;
 8000328:	4b04      	ldr	r3, [pc, #16]	; (800033c <isButtonEnter+0x20>)
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
		return 1;
 800032e:	2301      	movs	r3, #1
 8000330:	e000      	b.n	8000334 <isButtonEnter+0x18>
	}
		return 0;
 8000332:	2300      	movs	r3, #0
}
 8000334:	4618      	mov	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	bc80      	pop	{r7}
 800033a:	4770      	bx	lr
 800033c:	20000230 	.word	0x20000230

08000340 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b086      	sub	sp, #24
 8000344:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	f107 0308 	add.w	r3, r7, #8
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000354:	4b27      	ldr	r3, [pc, #156]	; (80003f4 <MX_GPIO_Init+0xb4>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	4a26      	ldr	r2, [pc, #152]	; (80003f4 <MX_GPIO_Init+0xb4>)
 800035a:	f043 0304 	orr.w	r3, r3, #4
 800035e:	6193      	str	r3, [r2, #24]
 8000360:	4b24      	ldr	r3, [pc, #144]	; (80003f4 <MX_GPIO_Init+0xb4>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f003 0304 	and.w	r3, r3, #4
 8000368:	607b      	str	r3, [r7, #4]
 800036a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800036c:	4b21      	ldr	r3, [pc, #132]	; (80003f4 <MX_GPIO_Init+0xb4>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a20      	ldr	r2, [pc, #128]	; (80003f4 <MX_GPIO_Init+0xb4>)
 8000372:	f043 0308 	orr.w	r3, r3, #8
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b1e      	ldr	r3, [pc, #120]	; (80003f4 <MX_GPIO_Init+0xb4>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	603b      	str	r3, [r7, #0]
 8000382:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000384:	2200      	movs	r2, #0
 8000386:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 800038a:	481b      	ldr	r0, [pc, #108]	; (80003f8 <MX_GPIO_Init+0xb8>)
 800038c:	f001 f98d 	bl	80016aa <HAL_GPIO_WritePin>
                          |YELLOW_2_Pin|GREEN_2_Pin|SEG_0_Pin|SEG_1_Pin
                          |SEG_2_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin
                          |SEG_6_Pin|SEG_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2178      	movs	r1, #120	; 0x78
 8000394:	4819      	ldr	r0, [pc, #100]	; (80003fc <MX_GPIO_Init+0xbc>)
 8000396:	f001 f988 	bl	80016aa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 800039a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800039e:	60bb      	str	r3, [r7, #8]
                          |YELLOW_2_Pin|GREEN_2_Pin|SEG_0_Pin|SEG_1_Pin
                          |SEG_2_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin
                          |SEG_6_Pin|SEG_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a0:	2301      	movs	r3, #1
 80003a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a4:	2300      	movs	r3, #0
 80003a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a8:	2302      	movs	r3, #2
 80003aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ac:	f107 0308 	add.w	r3, r7, #8
 80003b0:	4619      	mov	r1, r3
 80003b2:	4811      	ldr	r0, [pc, #68]	; (80003f8 <MX_GPIO_Init+0xb8>)
 80003b4:	f000 ffe8 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUTTON_MODE_Pin|BUTTON_TIME_Pin|ENTER_Pin;
 80003b8:	2307      	movs	r3, #7
 80003ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003bc:	2300      	movs	r3, #0
 80003be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c0:	2301      	movs	r3, #1
 80003c2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003c4:	f107 0308 	add.w	r3, r7, #8
 80003c8:	4619      	mov	r1, r3
 80003ca:	480c      	ldr	r0, [pc, #48]	; (80003fc <MX_GPIO_Init+0xbc>)
 80003cc:	f000 ffdc 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 80003d0:	2378      	movs	r3, #120	; 0x78
 80003d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003dc:	2302      	movs	r3, #2
 80003de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e0:	f107 0308 	add.w	r3, r7, #8
 80003e4:	4619      	mov	r1, r3
 80003e6:	4805      	ldr	r0, [pc, #20]	; (80003fc <MX_GPIO_Init+0xbc>)
 80003e8:	f000 ffce 	bl	8001388 <HAL_GPIO_Init>

}
 80003ec:	bf00      	nop
 80003ee:	3718      	adds	r7, #24
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	40021000 	.word	0x40021000
 80003f8:	40010800 	.word	0x40010800
 80003fc:	40010c00 	.word	0x40010c00

08000400 <display7SEG>:

void display7SEG(int num);
void update7SEG(int index);
void update4Leg(int a, int b);

void display7SEG(int num){
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2b09      	cmp	r3, #9
 800040c:	f200 8094 	bhi.w	8000538 <display7SEG+0x138>
 8000410:	a201      	add	r2, pc, #4	; (adr r2, 8000418 <display7SEG+0x18>)
 8000412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000416:	bf00      	nop
 8000418:	08000441 	.word	0x08000441
 800041c:	0800045b 	.word	0x0800045b
 8000420:	08000475 	.word	0x08000475
 8000424:	0800048f 	.word	0x0800048f
 8000428:	080004a9 	.word	0x080004a9
 800042c:	080004c3 	.word	0x080004c3
 8000430:	080004dd 	.word	0x080004dd
 8000434:	080004f7 	.word	0x080004f7
 8000438:	08000511 	.word	0x08000511
 800043c:	0800051f 	.word	0x0800051f
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin,GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
 8000446:	483e      	ldr	r0, [pc, #248]	; (8000540 <display7SEG+0x140>)
 8000448:	f001 f92f 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_6_Pin,GPIO_PIN_SET);
 800044c:	2201      	movs	r2, #1
 800044e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000452:	483b      	ldr	r0, [pc, #236]	; (8000540 <display7SEG+0x140>)
 8000454:	f001 f929 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 8000458:	e06e      	b.n	8000538 <display7SEG+0x138>
	case 1:
		HAL_GPIO_WritePin(GPIOA, SEG_1_Pin|SEG_2_Pin,GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000460:	4837      	ldr	r0, [pc, #220]	; (8000540 <display7SEG+0x140>)
 8000462:	f001 f922 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_SET);
 8000466:	2201      	movs	r2, #1
 8000468:	f44f 41f2 	mov.w	r1, #30976	; 0x7900
 800046c:	4834      	ldr	r0, [pc, #208]	; (8000540 <display7SEG+0x140>)
 800046e:	f001 f91c 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 8000472:	e061      	b.n	8000538 <display7SEG+0x138>
	case 2:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	f44f 41f6 	mov.w	r1, #31488	; 0x7b00
 800047a:	4831      	ldr	r0, [pc, #196]	; (8000540 <display7SEG+0x140>)
 800047c:	f001 f915 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_2_Pin|SEG_5_Pin,GPIO_PIN_SET);
 8000480:	2201      	movs	r2, #1
 8000482:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000486:	482e      	ldr	r0, [pc, #184]	; (8000540 <display7SEG+0x140>)
 8000488:	f001 f90f 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 800048c:	e054      	b.n	8000538 <display7SEG+0x138>
	case 3:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 800048e:	2200      	movs	r2, #0
 8000490:	f44f 419e 	mov.w	r1, #20224	; 0x4f00
 8000494:	482a      	ldr	r0, [pc, #168]	; (8000540 <display7SEG+0x140>)
 8000496:	f001 f908 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_4_Pin|SEG_5_Pin,GPIO_PIN_SET);
 800049a:	2201      	movs	r2, #1
 800049c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80004a0:	4827      	ldr	r0, [pc, #156]	; (8000540 <display7SEG+0x140>)
 80004a2:	f001 f902 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 80004a6:	e047      	b.n	8000538 <display7SEG+0x138>
	case 4:
		HAL_GPIO_WritePin(GPIOA, SEG_1_Pin|SEG_2_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	f44f 41cc 	mov.w	r1, #26112	; 0x6600
 80004ae:	4824      	ldr	r0, [pc, #144]	; (8000540 <display7SEG+0x140>)
 80004b0:	f001 f8fb 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_3_Pin|SEG_4_Pin,GPIO_PIN_SET);
 80004b4:	2201      	movs	r2, #1
 80004b6:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80004ba:	4821      	ldr	r0, [pc, #132]	; (8000540 <display7SEG+0x140>)
 80004bc:	f001 f8f5 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 80004c0:	e03a      	b.n	8000538 <display7SEG+0x138>
	case 5:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_2_Pin|SEG_3_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 41da 	mov.w	r1, #27904	; 0x6d00
 80004c8:	481d      	ldr	r0, [pc, #116]	; (8000540 <display7SEG+0x140>)
 80004ca:	f001 f8ee 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_1_Pin|SEG_4_Pin,GPIO_PIN_SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80004d4:	481a      	ldr	r0, [pc, #104]	; (8000540 <display7SEG+0x140>)
 80004d6:	f001 f8e8 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 80004da:	e02d      	b.n	8000538 <display7SEG+0x138>
	case 6:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 80004e2:	4817      	ldr	r0, [pc, #92]	; (8000540 <display7SEG+0x140>)
 80004e4:	f001 f8e1 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_1_Pin,GPIO_PIN_SET);
 80004e8:	2201      	movs	r2, #1
 80004ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ee:	4814      	ldr	r0, [pc, #80]	; (8000540 <display7SEG+0x140>)
 80004f0:	f001 f8db 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 80004f4:	e020      	b.n	8000538 <display7SEG+0x138>
	case 7:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin,GPIO_PIN_RESET);
 80004f6:	2200      	movs	r2, #0
 80004f8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80004fc:	4810      	ldr	r0, [pc, #64]	; (8000540 <display7SEG+0x140>)
 80004fe:	f001 f8d4 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_SET);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8000508:	480d      	ldr	r0, [pc, #52]	; (8000540 <display7SEG+0x140>)
 800050a:	f001 f8ce 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 800050e:	e013      	b.n	8000538 <display7SEG+0x138>
	case 8:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
 8000516:	480a      	ldr	r0, [pc, #40]	; (8000540 <display7SEG+0x140>)
 8000518:	f001 f8c7 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 800051c:	e00c      	b.n	8000538 <display7SEG+0x138>
	case 9:
		HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_5_Pin|SEG_6_Pin,GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	f44f 41de 	mov.w	r1, #28416	; 0x6f00
 8000524:	4806      	ldr	r0, [pc, #24]	; (8000540 <display7SEG+0x140>)
 8000526:	f001 f8c0 	bl	80016aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SEG_4_Pin,GPIO_PIN_SET);
 800052a:	2201      	movs	r2, #1
 800052c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000530:	4803      	ldr	r0, [pc, #12]	; (8000540 <display7SEG+0x140>)
 8000532:	f001 f8ba 	bl	80016aa <HAL_GPIO_WritePin>
		break;
 8000536:	bf00      	nop
	}
}
 8000538:	bf00      	nop
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40010800 	.word	0x40010800

08000544 <update7SEG>:

void update7SEG(int index){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b03      	cmp	r3, #3
 8000550:	d872      	bhi.n	8000638 <update7SEG+0xf4>
 8000552:	a201      	add	r2, pc, #4	; (adr r2, 8000558 <update7SEG+0x14>)
 8000554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000558:	08000569 	.word	0x08000569
 800055c:	0800059d 	.word	0x0800059d
 8000560:	080005d1 	.word	0x080005d1
 8000564:	08000605 	.word	0x08000605
    switch (index){
        case 0:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000568:	2200      	movs	r2, #0
 800056a:	2108      	movs	r1, #8
 800056c:	4835      	ldr	r0, [pc, #212]	; (8000644 <update7SEG+0x100>)
 800056e:	f001 f89c 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000572:	2201      	movs	r2, #1
 8000574:	2110      	movs	r1, #16
 8000576:	4833      	ldr	r0, [pc, #204]	; (8000644 <update7SEG+0x100>)
 8000578:	f001 f897 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2120      	movs	r1, #32
 8000580:	4830      	ldr	r0, [pc, #192]	; (8000644 <update7SEG+0x100>)
 8000582:	f001 f892 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000586:	2201      	movs	r2, #1
 8000588:	2140      	movs	r1, #64	; 0x40
 800058a:	482e      	ldr	r0, [pc, #184]	; (8000644 <update7SEG+0x100>)
 800058c:	f001 f88d 	bl	80016aa <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 8000590:	4b2d      	ldr	r3, [pc, #180]	; (8000648 <update7SEG+0x104>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff ff33 	bl	8000400 <display7SEG>
            break;
 800059a:	e04e      	b.n	800063a <update7SEG+0xf6>
        case 1:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 800059c:	2201      	movs	r2, #1
 800059e:	2108      	movs	r1, #8
 80005a0:	4828      	ldr	r0, [pc, #160]	; (8000644 <update7SEG+0x100>)
 80005a2:	f001 f882 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2110      	movs	r1, #16
 80005aa:	4826      	ldr	r0, [pc, #152]	; (8000644 <update7SEG+0x100>)
 80005ac:	f001 f87d 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 80005b0:	2201      	movs	r2, #1
 80005b2:	2120      	movs	r1, #32
 80005b4:	4823      	ldr	r0, [pc, #140]	; (8000644 <update7SEG+0x100>)
 80005b6:	f001 f878 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2140      	movs	r1, #64	; 0x40
 80005be:	4821      	ldr	r0, [pc, #132]	; (8000644 <update7SEG+0x100>)
 80005c0:	f001 f873 	bl	80016aa <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 80005c4:	4b20      	ldr	r3, [pc, #128]	; (8000648 <update7SEG+0x104>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff ff19 	bl	8000400 <display7SEG>
            break;
 80005ce:	e034      	b.n	800063a <update7SEG+0xf6>
        case 2:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2108      	movs	r1, #8
 80005d4:	481b      	ldr	r0, [pc, #108]	; (8000644 <update7SEG+0x100>)
 80005d6:	f001 f868 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80005da:	2201      	movs	r2, #1
 80005dc:	2110      	movs	r1, #16
 80005de:	4819      	ldr	r0, [pc, #100]	; (8000644 <update7SEG+0x100>)
 80005e0:	f001 f863 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2120      	movs	r1, #32
 80005e8:	4816      	ldr	r0, [pc, #88]	; (8000644 <update7SEG+0x100>)
 80005ea:	f001 f85e 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80005ee:	2201      	movs	r2, #1
 80005f0:	2140      	movs	r1, #64	; 0x40
 80005f2:	4814      	ldr	r0, [pc, #80]	; (8000644 <update7SEG+0x100>)
 80005f4:	f001 f859 	bl	80016aa <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 80005f8:	4b13      	ldr	r3, [pc, #76]	; (8000648 <update7SEG+0x104>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f7ff feff 	bl	8000400 <display7SEG>
            break;
 8000602:	e01a      	b.n	800063a <update7SEG+0xf6>
        case 3:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000604:	2201      	movs	r2, #1
 8000606:	2108      	movs	r1, #8
 8000608:	480e      	ldr	r0, [pc, #56]	; (8000644 <update7SEG+0x100>)
 800060a:	f001 f84e 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 800060e:	2201      	movs	r2, #1
 8000610:	2110      	movs	r1, #16
 8000612:	480c      	ldr	r0, [pc, #48]	; (8000644 <update7SEG+0x100>)
 8000614:	f001 f849 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	2120      	movs	r1, #32
 800061c:	4809      	ldr	r0, [pc, #36]	; (8000644 <update7SEG+0x100>)
 800061e:	f001 f844 	bl	80016aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2140      	movs	r1, #64	; 0x40
 8000626:	4807      	ldr	r0, [pc, #28]	; (8000644 <update7SEG+0x100>)
 8000628:	f001 f83f 	bl	80016aa <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <update7SEG+0x104>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff fee5 	bl	8000400 <display7SEG>
            break;
 8000636:	e000      	b.n	800063a <update7SEG+0xf6>
        default:
            break;
 8000638:	bf00      	nop
    }
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40010c00 	.word	0x40010c00
 8000648:	200001e4 	.word	0x200001e4

0800064c <update4Leg>:

void update4Leg(int a, int b){
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
	led_buffer[0] = a/10;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4a18      	ldr	r2, [pc, #96]	; (80006bc <update4Leg+0x70>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	1092      	asrs	r2, r2, #2
 8000660:	17db      	asrs	r3, r3, #31
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	4a16      	ldr	r2, [pc, #88]	; (80006c0 <update4Leg+0x74>)
 8000666:	6013      	str	r3, [r2, #0]
	led_buffer[1] = a%10;
 8000668:	6879      	ldr	r1, [r7, #4]
 800066a:	4b14      	ldr	r3, [pc, #80]	; (80006bc <update4Leg+0x70>)
 800066c:	fb83 2301 	smull	r2, r3, r3, r1
 8000670:	109a      	asrs	r2, r3, #2
 8000672:	17cb      	asrs	r3, r1, #31
 8000674:	1ad2      	subs	r2, r2, r3
 8000676:	4613      	mov	r3, r2
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	4413      	add	r3, r2
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	1aca      	subs	r2, r1, r3
 8000680:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <update4Leg+0x74>)
 8000682:	605a      	str	r2, [r3, #4]
	led_buffer[2] = b/10;
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	4a0d      	ldr	r2, [pc, #52]	; (80006bc <update4Leg+0x70>)
 8000688:	fb82 1203 	smull	r1, r2, r2, r3
 800068c:	1092      	asrs	r2, r2, #2
 800068e:	17db      	asrs	r3, r3, #31
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	4a0b      	ldr	r2, [pc, #44]	; (80006c0 <update4Leg+0x74>)
 8000694:	6093      	str	r3, [r2, #8]
	led_buffer[3] = b%10;
 8000696:	6839      	ldr	r1, [r7, #0]
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <update4Leg+0x70>)
 800069a:	fb83 2301 	smull	r2, r3, r3, r1
 800069e:	109a      	asrs	r2, r3, #2
 80006a0:	17cb      	asrs	r3, r1, #31
 80006a2:	1ad2      	subs	r2, r2, r3
 80006a4:	4613      	mov	r3, r2
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	1aca      	subs	r2, r1, r3
 80006ae:	4b04      	ldr	r3, [pc, #16]	; (80006c0 <update4Leg+0x74>)
 80006b0:	60da      	str	r2, [r3, #12]
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	66666667 	.word	0x66666667
 80006c0:	200001e4 	.word	0x200001e4

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c8:	f000 fcee 	bl	80010a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006cc:	f000 f830 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80006d0:	f000 fafe 	bl	8000cd0 <MX_TIM2_Init>
  MX_GPIO_Init();
 80006d4:	f7ff fe34 	bl	8000340 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80006d8:	4811      	ldr	r0, [pc, #68]	; (8000720 <main+0x5c>)
 80006da:	f001 fc4f 	bl	8001f7c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(20);
 80006de:	2014      	movs	r0, #20
 80006e0:	f000 fa34 	bl	8000b4c <setTimer>
  setTimer_blink();
 80006e4:	f000 fa60 	bl	8000ba8 <setTimer_blink>
//  int count_temp = 4;
  while (1)
  {
	  if(timer_flag){
 80006e8:	4b0e      	ldr	r3, [pc, #56]	; (8000724 <main+0x60>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d0fb      	beq.n	80006e8 <main+0x24>
		  traffic_light();
 80006f0:	f000 fb5e 	bl	8000db0 <traffic_light>
		  setTimer(20);
 80006f4:	2014      	movs	r0, #20
 80006f6:	f000 fa29 	bl	8000b4c <setTimer>
		  if(index_led < MAX_LED){
 80006fa:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <main+0x64>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4b0b      	ldr	r3, [pc, #44]	; (800072c <main+0x68>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	429a      	cmp	r2, r3
 8000704:	da08      	bge.n	8000718 <main+0x54>
			  update7SEG(index_led++);
 8000706:	4b08      	ldr	r3, [pc, #32]	; (8000728 <main+0x64>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	4906      	ldr	r1, [pc, #24]	; (8000728 <main+0x64>)
 800070e:	600a      	str	r2, [r1, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff17 	bl	8000544 <update7SEG>
 8000716:	e7e7      	b.n	80006e8 <main+0x24>
		  }
		  else{
			  index_led = 0;
 8000718:	4b03      	ldr	r3, [pc, #12]	; (8000728 <main+0x64>)
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
	  if(timer_flag){
 800071e:	e7e3      	b.n	80006e8 <main+0x24>
 8000720:	200002f4 	.word	0x200002f4
 8000724:	200002e4 	.word	0x200002e4
 8000728:	200002d0 	.word	0x200002d0
 800072c:	08002724 	.word	0x08002724

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b090      	sub	sp, #64	; 0x40
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0318 	add.w	r3, r7, #24
 800073a:	2228      	movs	r2, #40	; 0x28
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f001 ffd4 	bl	80026ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000752:	2302      	movs	r3, #2
 8000754:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000756:	2301      	movs	r3, #1
 8000758:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075a:	2310      	movs	r3, #16
 800075c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800075e:	2300      	movs	r3, #0
 8000760:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000762:	f107 0318 	add.w	r3, r7, #24
 8000766:	4618      	mov	r0, r3
 8000768:	f000 ffd0 	bl	800170c <HAL_RCC_OscConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000772:	f000 f826 	bl	80007c2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000776:	230f      	movs	r3, #15
 8000778:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f001 fa3c 	bl	8001c0c <HAL_RCC_ClockConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800079a:	f000 f812 	bl	80007c2 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3740      	adds	r7, #64	; 0x40
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b082      	sub	sp, #8
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	6078      	str	r0, [r7, #4]
	timerRun();
 80007ae:	f000 f9e1 	bl	8000b74 <timerRun>
	timerRun_blink();
 80007b2:	f000 fa09 	bl	8000bc8 <timerRun_blink>
	getKeyInput();
 80007b6:	f7ff fce9 	bl	800018c <getKeyInput>
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c6:	b672      	cpsid	i
}
 80007c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ca:	e7fe      	b.n	80007ca <Error_Handler+0x8>

080007cc <Phase1_GreenOn>:
int count_yellow = 2;
int count_green = 3;
int counter_normal = 0;
int num1 = 0, num2 = 0;

void Phase1_GreenOn(){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2110      	movs	r1, #16
 80007d4:	4802      	ldr	r0, [pc, #8]	; (80007e0 <Phase1_GreenOn+0x14>)
 80007d6:	f000 ff68 	bl	80016aa <HAL_GPIO_WritePin>
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40010800 	.word	0x40010800

080007e4 <Phase1_GreenOff>:
void Phase1_GreenOff(){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2110      	movs	r1, #16
 80007ec:	4802      	ldr	r0, [pc, #8]	; (80007f8 <Phase1_GreenOff+0x14>)
 80007ee:	f000 ff5c 	bl	80016aa <HAL_GPIO_WritePin>
}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40010800 	.word	0x40010800

080007fc <Phase1_YellowOn>:

void Phase1_YellowOn(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2108      	movs	r1, #8
 8000804:	4802      	ldr	r0, [pc, #8]	; (8000810 <Phase1_YellowOn+0x14>)
 8000806:	f000 ff50 	bl	80016aa <HAL_GPIO_WritePin>
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40010800 	.word	0x40010800

08000814 <Phase1_YellowOff>:
void Phase1_YellowOff(){
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	2108      	movs	r1, #8
 800081c:	4802      	ldr	r0, [pc, #8]	; (8000828 <Phase1_YellowOff+0x14>)
 800081e:	f000 ff44 	bl	80016aa <HAL_GPIO_WritePin>
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40010800 	.word	0x40010800

0800082c <Phase1_RedOn>:

void Phase1_RedOn(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2104      	movs	r1, #4
 8000834:	4802      	ldr	r0, [pc, #8]	; (8000840 <Phase1_RedOn+0x14>)
 8000836:	f000 ff38 	bl	80016aa <HAL_GPIO_WritePin>
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40010800 	.word	0x40010800

08000844 <Phase1_RedOff>:
void Phase1_RedOff(){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2104      	movs	r1, #4
 800084c:	4802      	ldr	r0, [pc, #8]	; (8000858 <Phase1_RedOff+0x14>)
 800084e:	f000 ff2c 	bl	80016aa <HAL_GPIO_WritePin>
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40010800 	.word	0x40010800

0800085c <Phase2_GreenOn>:

void Phase2_GreenOn(){
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	2180      	movs	r1, #128	; 0x80
 8000864:	4802      	ldr	r0, [pc, #8]	; (8000870 <Phase2_GreenOn+0x14>)
 8000866:	f000 ff20 	bl	80016aa <HAL_GPIO_WritePin>
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40010800 	.word	0x40010800

08000874 <Phase2_GreenOff>:
void Phase2_GreenOff(){
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	2180      	movs	r1, #128	; 0x80
 800087c:	4802      	ldr	r0, [pc, #8]	; (8000888 <Phase2_GreenOff+0x14>)
 800087e:	f000 ff14 	bl	80016aa <HAL_GPIO_WritePin>
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40010800 	.word	0x40010800

0800088c <Phase2_YellowOn>:

void Phase2_YellowOn(){
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	2140      	movs	r1, #64	; 0x40
 8000894:	4802      	ldr	r0, [pc, #8]	; (80008a0 <Phase2_YellowOn+0x14>)
 8000896:	f000 ff08 	bl	80016aa <HAL_GPIO_WritePin>
}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40010800 	.word	0x40010800

080008a4 <Phase2_YellowOff>:
void Phase2_YellowOff(){
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2140      	movs	r1, #64	; 0x40
 80008ac:	4802      	ldr	r0, [pc, #8]	; (80008b8 <Phase2_YellowOff+0x14>)
 80008ae:	f000 fefc 	bl	80016aa <HAL_GPIO_WritePin>
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40010800 	.word	0x40010800

080008bc <Phase2_RedOn>:

void Phase2_RedOn(){
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2120      	movs	r1, #32
 80008c4:	4802      	ldr	r0, [pc, #8]	; (80008d0 <Phase2_RedOn+0x14>)
 80008c6:	f000 fef0 	bl	80016aa <HAL_GPIO_WritePin>
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40010800 	.word	0x40010800

080008d4 <Phase2_RedOff>:
void Phase2_RedOff(){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	2120      	movs	r1, #32
 80008dc:	4802      	ldr	r0, [pc, #8]	; (80008e8 <Phase2_RedOff+0x14>)
 80008de:	f000 fee4 	bl	80016aa <HAL_GPIO_WritePin>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40010800 	.word	0x40010800

080008ec <Led_Off>:
void Led_Off(){
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	2110      	movs	r1, #16
 80008f4:	480e      	ldr	r0, [pc, #56]	; (8000930 <Led_Off+0x44>)
 80008f6:	f000 fed8 	bl	80016aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2108      	movs	r1, #8
 80008fe:	480c      	ldr	r0, [pc, #48]	; (8000930 <Led_Off+0x44>)
 8000900:	f000 fed3 	bl	80016aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000904:	2201      	movs	r2, #1
 8000906:	2104      	movs	r1, #4
 8000908:	4809      	ldr	r0, [pc, #36]	; (8000930 <Led_Off+0x44>)
 800090a:	f000 fece 	bl	80016aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	2180      	movs	r1, #128	; 0x80
 8000912:	4807      	ldr	r0, [pc, #28]	; (8000930 <Led_Off+0x44>)
 8000914:	f000 fec9 	bl	80016aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8000918:	2201      	movs	r2, #1
 800091a:	2140      	movs	r1, #64	; 0x40
 800091c:	4804      	ldr	r0, [pc, #16]	; (8000930 <Led_Off+0x44>)
 800091e:	f000 fec4 	bl	80016aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4802      	ldr	r0, [pc, #8]	; (8000930 <Led_Off+0x44>)
 8000928:	f000 febf 	bl	80016aa <HAL_GPIO_WritePin>
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40010800 	.word	0x40010800

08000934 <normal_trafic>:
void normal_trafic(){
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	switch (status){
 8000938:	4b7d      	ldr	r3, [pc, #500]	; (8000b30 <normal_trafic+0x1fc>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	3b64      	subs	r3, #100	; 0x64
 800093e:	2b04      	cmp	r3, #4
 8000940:	f200 80f0 	bhi.w	8000b24 <normal_trafic+0x1f0>
 8000944:	a201      	add	r2, pc, #4	; (adr r2, 800094c <normal_trafic+0x18>)
 8000946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800094a:	bf00      	nop
 800094c:	08000961 	.word	0x08000961
 8000950:	08000991 	.word	0x08000991
 8000954:	080009f7 	.word	0x080009f7
 8000958:	08000a5b 	.word	0x08000a5b
 800095c:	08000ac1 	.word	0x08000ac1
	case INIT:
		counter_normal = count_green;
 8000960:	4b74      	ldr	r3, [pc, #464]	; (8000b34 <normal_trafic+0x200>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a74      	ldr	r2, [pc, #464]	; (8000b38 <normal_trafic+0x204>)
 8000966:	6013      	str	r3, [r2, #0]
		num1 = count_red;
 8000968:	4b74      	ldr	r3, [pc, #464]	; (8000b3c <normal_trafic+0x208>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a74      	ldr	r2, [pc, #464]	; (8000b40 <normal_trafic+0x20c>)
 800096e:	6013      	str	r3, [r2, #0]
		num2 = count_green;
 8000970:	4b70      	ldr	r3, [pc, #448]	; (8000b34 <normal_trafic+0x200>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a73      	ldr	r2, [pc, #460]	; (8000b44 <normal_trafic+0x210>)
 8000976:	6013      	str	r3, [r2, #0]
		status = PHASE_2_GREEN;
 8000978:	4b6d      	ldr	r3, [pc, #436]	; (8000b30 <normal_trafic+0x1fc>)
 800097a:	2265      	movs	r2, #101	; 0x65
 800097c:	701a      	strb	r2, [r3, #0]
		Phase2_RedOff();
 800097e:	f7ff ffa9 	bl	80008d4 <Phase2_RedOff>
		Phase2_YellowOff();
 8000982:	f7ff ff8f 	bl	80008a4 <Phase2_YellowOff>
		Phase1_GreenOff();
 8000986:	f7ff ff2d 	bl	80007e4 <Phase1_GreenOff>
		Phase1_YellowOff();
 800098a:	f7ff ff43 	bl	8000814 <Phase1_YellowOff>
		break;
 800098e:	e0cd      	b.n	8000b2c <normal_trafic+0x1f8>
	case PHASE_2_GREEN:
		counter_normal--;
 8000990:	4b69      	ldr	r3, [pc, #420]	; (8000b38 <normal_trafic+0x204>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	3b01      	subs	r3, #1
 8000996:	4a68      	ldr	r2, [pc, #416]	; (8000b38 <normal_trafic+0x204>)
 8000998:	6013      	str	r3, [r2, #0]
		Phase2_GreenOn();
 800099a:	f7ff ff5f 	bl	800085c <Phase2_GreenOn>
		Phase1_RedOn();
 800099e:	f7ff ff45 	bl	800082c <Phase1_RedOn>
		Phase2_RedOff();
 80009a2:	f7ff ff97 	bl	80008d4 <Phase2_RedOff>
		Phase1_YellowOff();
 80009a6:	f7ff ff35 	bl	8000814 <Phase1_YellowOff>
		if (counter_normal <= 0){
 80009aa:	4b63      	ldr	r3, [pc, #396]	; (8000b38 <normal_trafic+0x204>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	dc16      	bgt.n	80009e0 <normal_trafic+0xac>
			counter_normal = count_yellow;
 80009b2:	4b65      	ldr	r3, [pc, #404]	; (8000b48 <normal_trafic+0x214>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a60      	ldr	r2, [pc, #384]	; (8000b38 <normal_trafic+0x204>)
 80009b8:	6013      	str	r3, [r2, #0]
			num1--;
 80009ba:	4b61      	ldr	r3, [pc, #388]	; (8000b40 <normal_trafic+0x20c>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	3b01      	subs	r3, #1
 80009c0:	4a5f      	ldr	r2, [pc, #380]	; (8000b40 <normal_trafic+0x20c>)
 80009c2:	6013      	str	r3, [r2, #0]
			num2 = count_yellow;
 80009c4:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <normal_trafic+0x214>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a5e      	ldr	r2, [pc, #376]	; (8000b44 <normal_trafic+0x210>)
 80009ca:	6013      	str	r3, [r2, #0]
			status = PHASE_2_YELLOW;
 80009cc:	4b58      	ldr	r3, [pc, #352]	; (8000b30 <normal_trafic+0x1fc>)
 80009ce:	2266      	movs	r2, #102	; 0x66
 80009d0:	701a      	strb	r2, [r3, #0]
			Phase2_GreenOff();
 80009d2:	f7ff ff4f 	bl	8000874 <Phase2_GreenOff>
			Phase2_YellowOn();
 80009d6:	f7ff ff59 	bl	800088c <Phase2_YellowOn>
			Phase1_RedOn();
 80009da:	f7ff ff27 	bl	800082c <Phase1_RedOn>
		}
		else{
			num1--;
			num2--;
		}
		break;
 80009de:	e0a5      	b.n	8000b2c <normal_trafic+0x1f8>
			num1--;
 80009e0:	4b57      	ldr	r3, [pc, #348]	; (8000b40 <normal_trafic+0x20c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	3b01      	subs	r3, #1
 80009e6:	4a56      	ldr	r2, [pc, #344]	; (8000b40 <normal_trafic+0x20c>)
 80009e8:	6013      	str	r3, [r2, #0]
			num2--;
 80009ea:	4b56      	ldr	r3, [pc, #344]	; (8000b44 <normal_trafic+0x210>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	4a54      	ldr	r2, [pc, #336]	; (8000b44 <normal_trafic+0x210>)
 80009f2:	6013      	str	r3, [r2, #0]
		break;
 80009f4:	e09a      	b.n	8000b2c <normal_trafic+0x1f8>
	case PHASE_2_YELLOW:
		counter_normal--;
 80009f6:	4b50      	ldr	r3, [pc, #320]	; (8000b38 <normal_trafic+0x204>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	4a4e      	ldr	r2, [pc, #312]	; (8000b38 <normal_trafic+0x204>)
 80009fe:	6013      	str	r3, [r2, #0]
		Phase2_GreenOff();
 8000a00:	f7ff ff38 	bl	8000874 <Phase2_GreenOff>
		Phase2_YellowOn();
 8000a04:	f7ff ff42 	bl	800088c <Phase2_YellowOn>
		Phase1_RedOn();
 8000a08:	f7ff ff10 	bl	800082c <Phase1_RedOn>
		if (counter_normal <= 0) {
 8000a0c:	4b4a      	ldr	r3, [pc, #296]	; (8000b38 <normal_trafic+0x204>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	dc17      	bgt.n	8000a44 <normal_trafic+0x110>
			counter_normal = count_green;
 8000a14:	4b47      	ldr	r3, [pc, #284]	; (8000b34 <normal_trafic+0x200>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a47      	ldr	r2, [pc, #284]	; (8000b38 <normal_trafic+0x204>)
 8000a1a:	6013      	str	r3, [r2, #0]
			status = PHASE_1_GREEN;
 8000a1c:	4b44      	ldr	r3, [pc, #272]	; (8000b30 <normal_trafic+0x1fc>)
 8000a1e:	2267      	movs	r2, #103	; 0x67
 8000a20:	701a      	strb	r2, [r3, #0]
			num1 = count_green;
 8000a22:	4b44      	ldr	r3, [pc, #272]	; (8000b34 <normal_trafic+0x200>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a46      	ldr	r2, [pc, #280]	; (8000b40 <normal_trafic+0x20c>)
 8000a28:	6013      	str	r3, [r2, #0]
			num2 = count_red;
 8000a2a:	4b44      	ldr	r3, [pc, #272]	; (8000b3c <normal_trafic+0x208>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a45      	ldr	r2, [pc, #276]	; (8000b44 <normal_trafic+0x210>)
 8000a30:	6013      	str	r3, [r2, #0]
			Phase1_GreenOn();
 8000a32:	f7ff fecb 	bl	80007cc <Phase1_GreenOn>
			Phase1_RedOff();
 8000a36:	f7ff ff05 	bl	8000844 <Phase1_RedOff>
			Phase2_YellowOff();
 8000a3a:	f7ff ff33 	bl	80008a4 <Phase2_YellowOff>
			Phase2_RedOn();
 8000a3e:	f7ff ff3d 	bl	80008bc <Phase2_RedOn>
		}
		else{
			num1--;
			num2--;
		}
	break;
 8000a42:	e073      	b.n	8000b2c <normal_trafic+0x1f8>
			num1--;
 8000a44:	4b3e      	ldr	r3, [pc, #248]	; (8000b40 <normal_trafic+0x20c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	4a3d      	ldr	r2, [pc, #244]	; (8000b40 <normal_trafic+0x20c>)
 8000a4c:	6013      	str	r3, [r2, #0]
			num2--;
 8000a4e:	4b3d      	ldr	r3, [pc, #244]	; (8000b44 <normal_trafic+0x210>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	4a3b      	ldr	r2, [pc, #236]	; (8000b44 <normal_trafic+0x210>)
 8000a56:	6013      	str	r3, [r2, #0]
	break;
 8000a58:	e068      	b.n	8000b2c <normal_trafic+0x1f8>
	case PHASE_1_GREEN:
		counter_normal--;
 8000a5a:	4b37      	ldr	r3, [pc, #220]	; (8000b38 <normal_trafic+0x204>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	4a35      	ldr	r2, [pc, #212]	; (8000b38 <normal_trafic+0x204>)
 8000a62:	6013      	str	r3, [r2, #0]
		Phase1_GreenOn();
 8000a64:	f7ff feb2 	bl	80007cc <Phase1_GreenOn>
		Phase1_RedOff();
 8000a68:	f7ff feec 	bl	8000844 <Phase1_RedOff>
		Phase2_YellowOff();
 8000a6c:	f7ff ff1a 	bl	80008a4 <Phase2_YellowOff>
		Phase2_RedOn();
 8000a70:	f7ff ff24 	bl	80008bc <Phase2_RedOn>
		if (counter_normal <= 0) {
 8000a74:	4b30      	ldr	r3, [pc, #192]	; (8000b38 <normal_trafic+0x204>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	dc16      	bgt.n	8000aaa <normal_trafic+0x176>
			counter_normal = count_yellow;
 8000a7c:	4b32      	ldr	r3, [pc, #200]	; (8000b48 <normal_trafic+0x214>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a2d      	ldr	r2, [pc, #180]	; (8000b38 <normal_trafic+0x204>)
 8000a82:	6013      	str	r3, [r2, #0]
			status = PHASE_1_YELLOW;
 8000a84:	4b2a      	ldr	r3, [pc, #168]	; (8000b30 <normal_trafic+0x1fc>)
 8000a86:	2268      	movs	r2, #104	; 0x68
 8000a88:	701a      	strb	r2, [r3, #0]
			num1 = count_yellow;
 8000a8a:	4b2f      	ldr	r3, [pc, #188]	; (8000b48 <normal_trafic+0x214>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a2c      	ldr	r2, [pc, #176]	; (8000b40 <normal_trafic+0x20c>)
 8000a90:	6013      	str	r3, [r2, #0]
			num2--;
 8000a92:	4b2c      	ldr	r3, [pc, #176]	; (8000b44 <normal_trafic+0x210>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	4a2a      	ldr	r2, [pc, #168]	; (8000b44 <normal_trafic+0x210>)
 8000a9a:	6013      	str	r3, [r2, #0]
			Phase1_GreenOff();
 8000a9c:	f7ff fea2 	bl	80007e4 <Phase1_GreenOff>
			Phase1_YellowOn();
 8000aa0:	f7ff feac 	bl	80007fc <Phase1_YellowOn>
			Phase2_RedOn();
 8000aa4:	f7ff ff0a 	bl	80008bc <Phase2_RedOn>
		}
		else{
			num1--;
			num2--;
		}
	break;
 8000aa8:	e040      	b.n	8000b2c <normal_trafic+0x1f8>
			num1--;
 8000aaa:	4b25      	ldr	r3, [pc, #148]	; (8000b40 <normal_trafic+0x20c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	4a23      	ldr	r2, [pc, #140]	; (8000b40 <normal_trafic+0x20c>)
 8000ab2:	6013      	str	r3, [r2, #0]
			num2--;
 8000ab4:	4b23      	ldr	r3, [pc, #140]	; (8000b44 <normal_trafic+0x210>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	4a22      	ldr	r2, [pc, #136]	; (8000b44 <normal_trafic+0x210>)
 8000abc:	6013      	str	r3, [r2, #0]
	break;
 8000abe:	e035      	b.n	8000b2c <normal_trafic+0x1f8>
	case PHASE_1_YELLOW:
		counter_normal--;
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	; (8000b38 <normal_trafic+0x204>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	4a1c      	ldr	r2, [pc, #112]	; (8000b38 <normal_trafic+0x204>)
 8000ac8:	6013      	str	r3, [r2, #0]
		Phase1_GreenOff();
 8000aca:	f7ff fe8b 	bl	80007e4 <Phase1_GreenOff>
		Phase1_YellowOn();
 8000ace:	f7ff fe95 	bl	80007fc <Phase1_YellowOn>
		Phase2_RedOn();
 8000ad2:	f7ff fef3 	bl	80008bc <Phase2_RedOn>
		if (counter_normal <= 0) {
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <normal_trafic+0x204>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	dc17      	bgt.n	8000b0e <normal_trafic+0x1da>
			counter_normal = count_green;
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <normal_trafic+0x200>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a15      	ldr	r2, [pc, #84]	; (8000b38 <normal_trafic+0x204>)
 8000ae4:	6013      	str	r3, [r2, #0]
			status = PHASE_2_GREEN;
 8000ae6:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <normal_trafic+0x1fc>)
 8000ae8:	2265      	movs	r2, #101	; 0x65
 8000aea:	701a      	strb	r2, [r3, #0]
			num1 = count_red;
 8000aec:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <normal_trafic+0x208>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a13      	ldr	r2, [pc, #76]	; (8000b40 <normal_trafic+0x20c>)
 8000af2:	6013      	str	r3, [r2, #0]
			num2 = count_green;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <normal_trafic+0x200>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a12      	ldr	r2, [pc, #72]	; (8000b44 <normal_trafic+0x210>)
 8000afa:	6013      	str	r3, [r2, #0]
			Phase2_GreenOn();
 8000afc:	f7ff feae 	bl	800085c <Phase2_GreenOn>
			Phase1_RedOn();
 8000b00:	f7ff fe94 	bl	800082c <Phase1_RedOn>
			Phase2_RedOff();
 8000b04:	f7ff fee6 	bl	80008d4 <Phase2_RedOff>
			Phase1_YellowOff();
 8000b08:	f7ff fe84 	bl	8000814 <Phase1_YellowOff>
		}
		else{
			num1--;
			num2--;
		}
	break;
 8000b0c:	e00e      	b.n	8000b2c <normal_trafic+0x1f8>
			num1--;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <normal_trafic+0x20c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <normal_trafic+0x20c>)
 8000b16:	6013      	str	r3, [r2, #0]
			num2--;
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <normal_trafic+0x210>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	4a09      	ldr	r2, [pc, #36]	; (8000b44 <normal_trafic+0x210>)
 8000b20:	6013      	str	r3, [r2, #0]
	break;
 8000b22:	e003      	b.n	8000b2c <normal_trafic+0x1f8>
	default:
		status = INIT;
 8000b24:	4b02      	ldr	r3, [pc, #8]	; (8000b30 <normal_trafic+0x1fc>)
 8000b26:	2264      	movs	r2, #100	; 0x64
 8000b28:	701a      	strb	r2, [r3, #0]
		break;
 8000b2a:	bf00      	nop
	}
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200001f4 	.word	0x200001f4
 8000b34:	20000200 	.word	0x20000200
 8000b38:	200002d4 	.word	0x200002d4
 8000b3c:	200001f8 	.word	0x200001f8
 8000b40:	200002d8 	.word	0x200002d8
 8000b44:	200002dc 	.word	0x200002dc
 8000b48:	200001fc 	.word	0x200001fc

08000b4c <setTimer>:
int timer_counter = 0;
int timer_flag = 0;
int timer_blink = 0;
int blink_flag = 0;

void setTimer(int duration){
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	timer_counter = duration;
 8000b54:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <setTimer+0x20>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6013      	str	r3, [r2, #0]
	timer_flag = 0;
 8000b5a:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <setTimer+0x24>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	200002e0 	.word	0x200002e0
 8000b70:	200002e4 	.word	0x200002e4

08000b74 <timerRun>:

void timerRun(){
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
	if(timer_counter > 0){
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <timerRun+0x2c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	dd0b      	ble.n	8000b98 <timerRun+0x24>
		timer_counter--;
 8000b80:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <timerRun+0x2c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <timerRun+0x2c>)
 8000b88:	6013      	str	r3, [r2, #0]
		if(timer_counter <= 0){
 8000b8a:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <timerRun+0x2c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	dc02      	bgt.n	8000b98 <timerRun+0x24>
			timer_flag = 1;
 8000b92:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <timerRun+0x30>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bc80      	pop	{r7}
 8000b9e:	4770      	bx	lr
 8000ba0:	200002e0 	.word	0x200002e0
 8000ba4:	200002e4 	.word	0x200002e4

08000ba8 <setTimer_blink>:

void setTimer_blink(){ //1s
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
	timer_blink = 100;
 8000bac:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <setTimer_blink+0x18>)
 8000bae:	2264      	movs	r2, #100	; 0x64
 8000bb0:	601a      	str	r2, [r3, #0]
	blink_flag = 0;
 8000bb2:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <setTimer_blink+0x1c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	200002e8 	.word	0x200002e8
 8000bc4:	200002ec 	.word	0x200002ec

08000bc8 <timerRun_blink>:

void timerRun_blink(){
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
	if(timer_blink > 0){
 8000bcc:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <timerRun_blink+0x2c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	dd0b      	ble.n	8000bec <timerRun_blink+0x24>
		timer_blink--;
 8000bd4:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <timerRun_blink+0x2c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	4a06      	ldr	r2, [pc, #24]	; (8000bf4 <timerRun_blink+0x2c>)
 8000bdc:	6013      	str	r3, [r2, #0]
		if(timer_blink <= 0){
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <timerRun_blink+0x2c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	dc02      	bgt.n	8000bec <timerRun_blink+0x24>
			blink_flag = 1;
 8000be6:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <timerRun_blink+0x30>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	200002e8 	.word	0x200002e8
 8000bf8:	200002ec 	.word	0x200002ec

08000bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6193      	str	r3, [r2, #24]
 8000c0e:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
 8000c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	4a0e      	ldr	r2, [pc, #56]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c24:	61d3      	str	r3, [r2, #28]
 8000c26:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <HAL_MspInit+0x5c>)
 8000c28:	69db      	ldr	r3, [r3, #28]
 8000c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c32:	4b0a      	ldr	r3, [pc, #40]	; (8000c5c <HAL_MspInit+0x60>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <HAL_MspInit+0x60>)
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	3714      	adds	r7, #20
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40010000 	.word	0x40010000

08000c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <NMI_Handler+0x4>

08000c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <HardFault_Handler+0x4>

08000c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <MemManage_Handler+0x4>

08000c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c76:	e7fe      	b.n	8000c76 <BusFault_Handler+0x4>

08000c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c7c:	e7fe      	b.n	8000c7c <UsageFault_Handler+0x4>

08000c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr

08000c8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr

08000c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr

08000ca2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca6:	f000 fa45 	bl	8001134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cb4:	4802      	ldr	r0, [pc, #8]	; (8000cc0 <TIM2_IRQHandler+0x10>)
 8000cb6:	f001 f9ad 	bl	8002014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200002f4 	.word	0x200002f4

08000cc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd6:	f107 0308 	add.w	r3, r7, #8
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	463b      	mov	r3, r7
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cec:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000cf6:	f240 321f 	movw	r2, #799	; 0x31f
 8000cfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfc:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000d02:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d04:	2263      	movs	r2, #99	; 0x63
 8000d06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d08:	4b16      	ldr	r3, [pc, #88]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d0e:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d14:	4813      	ldr	r0, [pc, #76]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d16:	f001 f8e1 	bl	8001edc <HAL_TIM_Base_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d20:	f7ff fd4f 	bl	80007c2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d2a:	f107 0308 	add.w	r3, r7, #8
 8000d2e:	4619      	mov	r1, r3
 8000d30:	480c      	ldr	r0, [pc, #48]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d32:	f001 fa77 	bl	8002224 <HAL_TIM_ConfigClockSource>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d3c:	f7ff fd41 	bl	80007c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d40:	2300      	movs	r3, #0
 8000d42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d48:	463b      	mov	r3, r7
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4805      	ldr	r0, [pc, #20]	; (8000d64 <MX_TIM2_Init+0x94>)
 8000d4e:	f001 fc3f 	bl	80025d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d58:	f7ff fd33 	bl	80007c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200002f4 	.word	0x200002f4

08000d68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d78:	d113      	bne.n	8000da2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <HAL_TIM_Base_MspInit+0x44>)
 8000d7c:	69db      	ldr	r3, [r3, #28]
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	; (8000dac <HAL_TIM_Base_MspInit+0x44>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	61d3      	str	r3, [r2, #28]
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <HAL_TIM_Base_MspInit+0x44>)
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	201c      	movs	r0, #28
 8000d98:	f000 fabf 	bl	800131a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d9c:	201c      	movs	r0, #28
 8000d9e:	f000 fad8 	bl	8001352 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000da2:	bf00      	nop
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40021000 	.word	0x40021000

08000db0 <traffic_light>:
#define YELLOW		3

int status_fsm = NORMAL;
int temp = 0;

void traffic_light(){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	switch (status_fsm){
 8000db4:	4b9f      	ldr	r3, [pc, #636]	; (8001034 <traffic_light+0x284>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	3b01      	subs	r3, #1
 8000dba:	2b03      	cmp	r3, #3
 8000dbc:	f200 8133 	bhi.w	8001026 <traffic_light+0x276>
 8000dc0:	a201      	add	r2, pc, #4	; (adr r2, 8000dc8 <traffic_light+0x18>)
 8000dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc6:	bf00      	nop
 8000dc8:	08000dd9 	.word	0x08000dd9
 8000dcc:	08000e31 	.word	0x08000e31
 8000dd0:	08000edf 	.word	0x08000edf
 8000dd4:	08000f8d 	.word	0x08000f8d
		case NORMAL:
			if(blink_flag){
 8000dd8:	4b97      	ldr	r3, [pc, #604]	; (8001038 <traffic_light+0x288>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d003      	beq.n	8000de8 <traffic_light+0x38>
				setTimer_blink();
 8000de0:	f7ff fee2 	bl	8000ba8 <setTimer_blink>
				normal_trafic();
 8000de4:	f7ff fda6 	bl	8000934 <normal_trafic>
			}
			if(isButtonMode()){
 8000de8:	f7ff fa74 	bl	80002d4 <isButtonMode>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d015      	beq.n	8000e1e <traffic_light+0x6e>
				status_fsm = RED;
 8000df2:	4b90      	ldr	r3, [pc, #576]	; (8001034 <traffic_light+0x284>)
 8000df4:	2202      	movs	r2, #2
 8000df6:	601a      	str	r2, [r3, #0]
				status = INIT;
 8000df8:	4b90      	ldr	r3, [pc, #576]	; (800103c <traffic_light+0x28c>)
 8000dfa:	2264      	movs	r2, #100	; 0x64
 8000dfc:	701a      	strb	r2, [r3, #0]
				temp = count_red;
 8000dfe:	4b90      	ldr	r3, [pc, #576]	; (8001040 <traffic_light+0x290>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a90      	ldr	r2, [pc, #576]	; (8001044 <traffic_light+0x294>)
 8000e04:	6013      	str	r3, [r2, #0]
				Led_Off();
 8000e06:	f7ff fd71 	bl	80008ec <Led_Off>
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	2104      	movs	r1, #4
 8000e0e:	488e      	ldr	r0, [pc, #568]	; (8001048 <traffic_light+0x298>)
 8000e10:	f000 fc4b 	bl	80016aa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 8000e14:	2201      	movs	r2, #1
 8000e16:	2120      	movs	r1, #32
 8000e18:	488b      	ldr	r0, [pc, #556]	; (8001048 <traffic_light+0x298>)
 8000e1a:	f000 fc46 	bl	80016aa <HAL_GPIO_WritePin>
			}
			update4Leg(num1, num2);
 8000e1e:	4b8b      	ldr	r3, [pc, #556]	; (800104c <traffic_light+0x29c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a8b      	ldr	r2, [pc, #556]	; (8001050 <traffic_light+0x2a0>)
 8000e24:	6812      	ldr	r2, [r2, #0]
 8000e26:	4611      	mov	r1, r2
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fc0f 	bl	800064c <update4Leg>
			break;
 8000e2e:	e0fe      	b.n	800102e <traffic_light+0x27e>
		case RED:
//			count_led--;
			if(blink_flag){
 8000e30:	4b81      	ldr	r3, [pc, #516]	; (8001038 <traffic_light+0x288>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d009      	beq.n	8000e4c <traffic_light+0x9c>
				setTimer_blink();
 8000e38:	f7ff feb6 	bl	8000ba8 <setTimer_blink>
				HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 8000e3c:	2104      	movs	r1, #4
 8000e3e:	4882      	ldr	r0, [pc, #520]	; (8001048 <traffic_light+0x298>)
 8000e40:	f000 fc4b 	bl	80016da <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8000e44:	2120      	movs	r1, #32
 8000e46:	4880      	ldr	r0, [pc, #512]	; (8001048 <traffic_light+0x298>)
 8000e48:	f000 fc47 	bl	80016da <HAL_GPIO_TogglePin>
//				count_led = 10;
			}
			if(isButtonMode()){
 8000e4c:	f7ff fa42 	bl	80002d4 <isButtonMode>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d012      	beq.n	8000e7c <traffic_light+0xcc>
				status_fsm = YELLOW;
 8000e56:	4b77      	ldr	r3, [pc, #476]	; (8001034 <traffic_light+0x284>)
 8000e58:	2203      	movs	r2, #3
 8000e5a:	601a      	str	r2, [r3, #0]
				temp = count_yellow;
 8000e5c:	4b7d      	ldr	r3, [pc, #500]	; (8001054 <traffic_light+0x2a4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a78      	ldr	r2, [pc, #480]	; (8001044 <traffic_light+0x294>)
 8000e62:	6013      	str	r3, [r2, #0]
				Led_Off();
 8000e64:	f7ff fd42 	bl	80008ec <Led_Off>
				HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, 1);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2108      	movs	r1, #8
 8000e6c:	4876      	ldr	r0, [pc, #472]	; (8001048 <traffic_light+0x298>)
 8000e6e:	f000 fc1c 	bl	80016aa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, 1);
 8000e72:	2201      	movs	r2, #1
 8000e74:	2140      	movs	r1, #64	; 0x40
 8000e76:	4874      	ldr	r0, [pc, #464]	; (8001048 <traffic_light+0x298>)
 8000e78:	f000 fc17 	bl	80016aa <HAL_GPIO_WritePin>
			}
			if(isButtonTime()){
 8000e7c:	f7ff fa3c 	bl	80002f8 <isButtonTime>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d004      	beq.n	8000e90 <traffic_light+0xe0>
				temp++;
 8000e86:	4b6f      	ldr	r3, [pc, #444]	; (8001044 <traffic_light+0x294>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	4a6d      	ldr	r2, [pc, #436]	; (8001044 <traffic_light+0x294>)
 8000e8e:	6013      	str	r3, [r2, #0]
			}
			if(isButtonEnter()){
 8000e90:	f7ff fa44 	bl	800031c <isButtonEnter>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d018      	beq.n	8000ecc <traffic_light+0x11c>
				count_red = temp;
 8000e9a:	4b6a      	ldr	r3, [pc, #424]	; (8001044 <traffic_light+0x294>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a68      	ldr	r2, [pc, #416]	; (8001040 <traffic_light+0x290>)
 8000ea0:	6013      	str	r3, [r2, #0]
				if(count_red < count_green)
 8000ea2:	4b67      	ldr	r3, [pc, #412]	; (8001040 <traffic_light+0x290>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	4b6c      	ldr	r3, [pc, #432]	; (8001058 <traffic_light+0x2a8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	da07      	bge.n	8000ebe <traffic_light+0x10e>
					count_yellow = count_green - count_red;
 8000eae:	4b6a      	ldr	r3, [pc, #424]	; (8001058 <traffic_light+0x2a8>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4b63      	ldr	r3, [pc, #396]	; (8001040 <traffic_light+0x290>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	4a66      	ldr	r2, [pc, #408]	; (8001054 <traffic_light+0x2a4>)
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	e006      	b.n	8000ecc <traffic_light+0x11c>
				else{
					count_green = count_red - count_yellow;
 8000ebe:	4b60      	ldr	r3, [pc, #384]	; (8001040 <traffic_light+0x290>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	4b64      	ldr	r3, [pc, #400]	; (8001054 <traffic_light+0x2a4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	4a63      	ldr	r2, [pc, #396]	; (8001058 <traffic_light+0x2a8>)
 8000eca:	6013      	str	r3, [r2, #0]
				}
			}
			update4Leg(status_fsm, temp);
 8000ecc:	4b59      	ldr	r3, [pc, #356]	; (8001034 <traffic_light+0x284>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a5c      	ldr	r2, [pc, #368]	; (8001044 <traffic_light+0x294>)
 8000ed2:	6812      	ldr	r2, [r2, #0]
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fbb8 	bl	800064c <update4Leg>
			break;
 8000edc:	e0a7      	b.n	800102e <traffic_light+0x27e>
		case YELLOW:
//			count_led--;
			if(blink_flag){
 8000ede:	4b56      	ldr	r3, [pc, #344]	; (8001038 <traffic_light+0x288>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d009      	beq.n	8000efa <traffic_light+0x14a>
				setTimer_blink();
 8000ee6:	f7ff fe5f 	bl	8000ba8 <setTimer_blink>
				HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8000eea:	2108      	movs	r1, #8
 8000eec:	4856      	ldr	r0, [pc, #344]	; (8001048 <traffic_light+0x298>)
 8000eee:	f000 fbf4 	bl	80016da <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8000ef2:	2140      	movs	r1, #64	; 0x40
 8000ef4:	4854      	ldr	r0, [pc, #336]	; (8001048 <traffic_light+0x298>)
 8000ef6:	f000 fbf0 	bl	80016da <HAL_GPIO_TogglePin>
//				count_led = 10;
			}
			if(isButtonMode()){
 8000efa:	f7ff f9eb 	bl	80002d4 <isButtonMode>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d012      	beq.n	8000f2a <traffic_light+0x17a>
				status_fsm = GREEN;
 8000f04:	4b4b      	ldr	r3, [pc, #300]	; (8001034 <traffic_light+0x284>)
 8000f06:	2204      	movs	r2, #4
 8000f08:	601a      	str	r2, [r3, #0]
				temp = count_green;
 8000f0a:	4b53      	ldr	r3, [pc, #332]	; (8001058 <traffic_light+0x2a8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a4d      	ldr	r2, [pc, #308]	; (8001044 <traffic_light+0x294>)
 8000f10:	6013      	str	r3, [r2, #0]
				Led_Off();
 8000f12:	f7ff fceb 	bl	80008ec <Led_Off>
				HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, 1);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2110      	movs	r1, #16
 8000f1a:	484b      	ldr	r0, [pc, #300]	; (8001048 <traffic_light+0x298>)
 8000f1c:	f000 fbc5 	bl	80016aa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2180      	movs	r1, #128	; 0x80
 8000f24:	4848      	ldr	r0, [pc, #288]	; (8001048 <traffic_light+0x298>)
 8000f26:	f000 fbc0 	bl	80016aa <HAL_GPIO_WritePin>
			}
			if(isButtonTime()){
 8000f2a:	f7ff f9e5 	bl	80002f8 <isButtonTime>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d004      	beq.n	8000f3e <traffic_light+0x18e>
				temp++;
 8000f34:	4b43      	ldr	r3, [pc, #268]	; (8001044 <traffic_light+0x294>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	4a42      	ldr	r2, [pc, #264]	; (8001044 <traffic_light+0x294>)
 8000f3c:	6013      	str	r3, [r2, #0]
			}
			if(isButtonEnter()){
 8000f3e:	f7ff f9ed 	bl	800031c <isButtonEnter>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d018      	beq.n	8000f7a <traffic_light+0x1ca>
				count_yellow = temp;
 8000f48:	4b3e      	ldr	r3, [pc, #248]	; (8001044 <traffic_light+0x294>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a41      	ldr	r2, [pc, #260]	; (8001054 <traffic_light+0x2a4>)
 8000f4e:	6013      	str	r3, [r2, #0]
				if(count_red < count_green)
 8000f50:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <traffic_light+0x290>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b40      	ldr	r3, [pc, #256]	; (8001058 <traffic_light+0x2a8>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	da07      	bge.n	8000f6c <traffic_light+0x1bc>
					count_red = count_green - count_yellow;
 8000f5c:	4b3e      	ldr	r3, [pc, #248]	; (8001058 <traffic_light+0x2a8>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <traffic_light+0x2a4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	4a36      	ldr	r2, [pc, #216]	; (8001040 <traffic_light+0x290>)
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	e006      	b.n	8000f7a <traffic_light+0x1ca>
				else{
					count_green = count_red - count_yellow;
 8000f6c:	4b34      	ldr	r3, [pc, #208]	; (8001040 <traffic_light+0x290>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b38      	ldr	r3, [pc, #224]	; (8001054 <traffic_light+0x2a4>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	4a38      	ldr	r2, [pc, #224]	; (8001058 <traffic_light+0x2a8>)
 8000f78:	6013      	str	r3, [r2, #0]
				}
			}
			update4Leg(status_fsm, temp);
 8000f7a:	4b2e      	ldr	r3, [pc, #184]	; (8001034 <traffic_light+0x284>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a31      	ldr	r2, [pc, #196]	; (8001044 <traffic_light+0x294>)
 8000f80:	6812      	ldr	r2, [r2, #0]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fb61 	bl	800064c <update4Leg>
			break;
 8000f8a:	e050      	b.n	800102e <traffic_light+0x27e>
		case GREEN:
//			count_led--;
			if(blink_flag){
 8000f8c:	4b2a      	ldr	r3, [pc, #168]	; (8001038 <traffic_light+0x288>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d009      	beq.n	8000fa8 <traffic_light+0x1f8>
				setTimer_blink();
 8000f94:	f7ff fe08 	bl	8000ba8 <setTimer_blink>
				HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 8000f98:	2110      	movs	r1, #16
 8000f9a:	482b      	ldr	r0, [pc, #172]	; (8001048 <traffic_light+0x298>)
 8000f9c:	f000 fb9d 	bl	80016da <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 8000fa0:	2180      	movs	r1, #128	; 0x80
 8000fa2:	4829      	ldr	r0, [pc, #164]	; (8001048 <traffic_light+0x298>)
 8000fa4:	f000 fb99 	bl	80016da <HAL_GPIO_TogglePin>
//				count_led = 10;
			}
			if(isButtonMode()){
 8000fa8:	f7ff f994 	bl	80002d4 <isButtonMode>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d008      	beq.n	8000fc4 <traffic_light+0x214>
				status_fsm = NORMAL;
 8000fb2:	4b20      	ldr	r3, [pc, #128]	; (8001034 <traffic_light+0x284>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	601a      	str	r2, [r3, #0]
				temp = count_red;
 8000fb8:	4b21      	ldr	r3, [pc, #132]	; (8001040 <traffic_light+0x290>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a21      	ldr	r2, [pc, #132]	; (8001044 <traffic_light+0x294>)
 8000fbe:	6013      	str	r3, [r2, #0]
				Led_Off();
 8000fc0:	f7ff fc94 	bl	80008ec <Led_Off>
			}
			if(isButtonTime()){
 8000fc4:	f7ff f998 	bl	80002f8 <isButtonTime>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d004      	beq.n	8000fd8 <traffic_light+0x228>
				temp++;
 8000fce:	4b1d      	ldr	r3, [pc, #116]	; (8001044 <traffic_light+0x294>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	4a1b      	ldr	r2, [pc, #108]	; (8001044 <traffic_light+0x294>)
 8000fd6:	6013      	str	r3, [r2, #0]
			}
			if(isButtonEnter()){
 8000fd8:	f7ff f9a0 	bl	800031c <isButtonEnter>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d018      	beq.n	8001014 <traffic_light+0x264>
				count_green = temp;
 8000fe2:	4b18      	ldr	r3, [pc, #96]	; (8001044 <traffic_light+0x294>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <traffic_light+0x2a8>)
 8000fe8:	6013      	str	r3, [r2, #0]
				if(count_red < count_green)
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <traffic_light+0x290>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	4b1a      	ldr	r3, [pc, #104]	; (8001058 <traffic_light+0x2a8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	da07      	bge.n	8001006 <traffic_light+0x256>
					count_red = count_green - count_yellow;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <traffic_light+0x2a8>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b16      	ldr	r3, [pc, #88]	; (8001054 <traffic_light+0x2a4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	4a0f      	ldr	r2, [pc, #60]	; (8001040 <traffic_light+0x290>)
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	e006      	b.n	8001014 <traffic_light+0x264>
				else{
					count_yellow = count_red - count_green;
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <traffic_light+0x290>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <traffic_light+0x2a8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	4a10      	ldr	r2, [pc, #64]	; (8001054 <traffic_light+0x2a4>)
 8001012:	6013      	str	r3, [r2, #0]
				}
			}
			update4Leg(status_fsm, temp);
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <traffic_light+0x284>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <traffic_light+0x294>)
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	4611      	mov	r1, r2
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fb14 	bl	800064c <update4Leg>
			break;
 8001024:	e003      	b.n	800102e <traffic_light+0x27e>
		default:
			status_fsm = NORMAL;
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <traffic_light+0x284>)
 8001028:	2201      	movs	r2, #1
 800102a:	601a      	str	r2, [r3, #0]
			break;
 800102c:	bf00      	nop
	}
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000208 	.word	0x20000208
 8001038:	200002ec 	.word	0x200002ec
 800103c:	200001f4 	.word	0x200001f4
 8001040:	200001f8 	.word	0x200001f8
 8001044:	200002f0 	.word	0x200002f0
 8001048:	40010800 	.word	0x40010800
 800104c:	200002d8 	.word	0x200002d8
 8001050:	200002dc 	.word	0x200002dc
 8001054:	200001fc 	.word	0x200001fc
 8001058:	20000200 	.word	0x20000200

0800105c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800105c:	480c      	ldr	r0, [pc, #48]	; (8001090 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800105e:	490d      	ldr	r1, [pc, #52]	; (8001094 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001060:	4a0d      	ldr	r2, [pc, #52]	; (8001098 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001074:	4c0a      	ldr	r4, [pc, #40]	; (80010a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001082:	f7ff fe1f 	bl	8000cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001086:	f001 fb0d 	bl	80026a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800108a:	f7ff fb1b 	bl	80006c4 <main>
  bx lr
 800108e:	4770      	bx	lr
  ldr r0, =_sdata
 8001090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001094:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8001098:	08002740 	.word	0x08002740
  ldr r2, =_sbss
 800109c:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80010a0:	20000340 	.word	0x20000340

080010a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010a4:	e7fe      	b.n	80010a4 <ADC1_2_IRQHandler>
	...

080010a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ac:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <HAL_Init+0x28>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <HAL_Init+0x28>)
 80010b2:	f043 0310 	orr.w	r3, r3, #16
 80010b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b8:	2003      	movs	r0, #3
 80010ba:	f000 f923 	bl	8001304 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010be:	200f      	movs	r0, #15
 80010c0:	f000 f808 	bl	80010d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c4:	f7ff fd9a 	bl	8000bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40022000 	.word	0x40022000

080010d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_InitTick+0x54>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <HAL_InitTick+0x58>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4619      	mov	r1, r3
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f93b 	bl	800136e <HAL_SYSTICK_Config>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e00e      	b.n	8001120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b0f      	cmp	r3, #15
 8001106:	d80a      	bhi.n	800111e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001108:	2200      	movs	r2, #0
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	f04f 30ff 	mov.w	r0, #4294967295
 8001110:	f000 f903 	bl	800131a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001114:	4a06      	ldr	r2, [pc, #24]	; (8001130 <HAL_InitTick+0x5c>)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	e000      	b.n	8001120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000204 	.word	0x20000204
 800112c:	20000210 	.word	0x20000210
 8001130:	2000020c 	.word	0x2000020c

08001134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <HAL_IncTick+0x1c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b05      	ldr	r3, [pc, #20]	; (8001154 <HAL_IncTick+0x20>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a03      	ldr	r2, [pc, #12]	; (8001154 <HAL_IncTick+0x20>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr
 8001150:	20000210 	.word	0x20000210
 8001154:	2000033c 	.word	0x2000033c

08001158 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b02      	ldr	r3, [pc, #8]	; (8001168 <HAL_GetTick+0x10>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr
 8001168:	2000033c 	.word	0x2000033c

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4906      	ldr	r1, [pc, #24]	; (8001204 <__NVIC_EnableIRQ+0x34>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr
 8001204:	e000e100 	.word	0xe000e100

08001208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0a      	blt.n	8001232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	490c      	ldr	r1, [pc, #48]	; (8001254 <__NVIC_SetPriority+0x4c>)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001230:	e00a      	b.n	8001248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <__NVIC_SetPriority+0x50>)
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	3b04      	subs	r3, #4
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	440b      	add	r3, r1
 8001246:	761a      	strb	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000e100 	.word	0xe000e100
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f1c3 0307 	rsb	r3, r3, #7
 8001276:	2b04      	cmp	r3, #4
 8001278:	bf28      	it	cs
 800127a:	2304      	movcs	r3, #4
 800127c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3304      	adds	r3, #4
 8001282:	2b06      	cmp	r3, #6
 8001284:	d902      	bls.n	800128c <NVIC_EncodePriority+0x30>
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3b03      	subs	r3, #3
 800128a:	e000      	b.n	800128e <NVIC_EncodePriority+0x32>
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	401a      	ands	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	4313      	orrs	r3, r2
         );
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr

080012c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d0:	d301      	bcc.n	80012d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00f      	b.n	80012f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012d6:	4a0a      	ldr	r2, [pc, #40]	; (8001300 <SysTick_Config+0x40>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	3b01      	subs	r3, #1
 80012dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012de:	210f      	movs	r1, #15
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f7ff ff90 	bl	8001208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <SysTick_Config+0x40>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ee:	4b04      	ldr	r3, [pc, #16]	; (8001300 <SysTick_Config+0x40>)
 80012f0:	2207      	movs	r2, #7
 80012f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	e000e010 	.word	0xe000e010

08001304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff2d 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800131a:	b580      	push	{r7, lr}
 800131c:	b086      	sub	sp, #24
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	60b9      	str	r1, [r7, #8]
 8001324:	607a      	str	r2, [r7, #4]
 8001326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800132c:	f7ff ff42 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 8001330:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	6978      	ldr	r0, [r7, #20]
 8001338:	f7ff ff90 	bl	800125c <NVIC_EncodePriority>
 800133c:	4602      	mov	r2, r0
 800133e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001342:	4611      	mov	r1, r2
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff5f 	bl	8001208 <__NVIC_SetPriority>
}
 800134a:	bf00      	nop
 800134c:	3718      	adds	r7, #24
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	4603      	mov	r3, r0
 800135a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800135c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff35 	bl	80011d0 <__NVIC_EnableIRQ>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ffa2 	bl	80012c0 <SysTick_Config>
 800137c:	4603      	mov	r3, r0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b08b      	sub	sp, #44	; 0x2c
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001392:	2300      	movs	r3, #0
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139a:	e148      	b.n	800162e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800139c:	2201      	movs	r2, #1
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	f040 8137 	bne.w	8001628 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4aa3      	ldr	r2, [pc, #652]	; (800164c <HAL_GPIO_Init+0x2c4>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d05e      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
 80013c4:	4aa1      	ldr	r2, [pc, #644]	; (800164c <HAL_GPIO_Init+0x2c4>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d875      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 80013ca:	4aa1      	ldr	r2, [pc, #644]	; (8001650 <HAL_GPIO_Init+0x2c8>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d058      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
 80013d0:	4a9f      	ldr	r2, [pc, #636]	; (8001650 <HAL_GPIO_Init+0x2c8>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d86f      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 80013d6:	4a9f      	ldr	r2, [pc, #636]	; (8001654 <HAL_GPIO_Init+0x2cc>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d052      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
 80013dc:	4a9d      	ldr	r2, [pc, #628]	; (8001654 <HAL_GPIO_Init+0x2cc>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d869      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 80013e2:	4a9d      	ldr	r2, [pc, #628]	; (8001658 <HAL_GPIO_Init+0x2d0>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d04c      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
 80013e8:	4a9b      	ldr	r2, [pc, #620]	; (8001658 <HAL_GPIO_Init+0x2d0>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d863      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 80013ee:	4a9b      	ldr	r2, [pc, #620]	; (800165c <HAL_GPIO_Init+0x2d4>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d046      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
 80013f4:	4a99      	ldr	r2, [pc, #612]	; (800165c <HAL_GPIO_Init+0x2d4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d85d      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 80013fa:	2b12      	cmp	r3, #18
 80013fc:	d82a      	bhi.n	8001454 <HAL_GPIO_Init+0xcc>
 80013fe:	2b12      	cmp	r3, #18
 8001400:	d859      	bhi.n	80014b6 <HAL_GPIO_Init+0x12e>
 8001402:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <HAL_GPIO_Init+0x80>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	08001483 	.word	0x08001483
 800140c:	0800145d 	.word	0x0800145d
 8001410:	0800146f 	.word	0x0800146f
 8001414:	080014b1 	.word	0x080014b1
 8001418:	080014b7 	.word	0x080014b7
 800141c:	080014b7 	.word	0x080014b7
 8001420:	080014b7 	.word	0x080014b7
 8001424:	080014b7 	.word	0x080014b7
 8001428:	080014b7 	.word	0x080014b7
 800142c:	080014b7 	.word	0x080014b7
 8001430:	080014b7 	.word	0x080014b7
 8001434:	080014b7 	.word	0x080014b7
 8001438:	080014b7 	.word	0x080014b7
 800143c:	080014b7 	.word	0x080014b7
 8001440:	080014b7 	.word	0x080014b7
 8001444:	080014b7 	.word	0x080014b7
 8001448:	080014b7 	.word	0x080014b7
 800144c:	08001465 	.word	0x08001465
 8001450:	08001479 	.word	0x08001479
 8001454:	4a82      	ldr	r2, [pc, #520]	; (8001660 <HAL_GPIO_Init+0x2d8>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d013      	beq.n	8001482 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800145a:	e02c      	b.n	80014b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	623b      	str	r3, [r7, #32]
          break;
 8001462:	e029      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	3304      	adds	r3, #4
 800146a:	623b      	str	r3, [r7, #32]
          break;
 800146c:	e024      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	3308      	adds	r3, #8
 8001474:	623b      	str	r3, [r7, #32]
          break;
 8001476:	e01f      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	330c      	adds	r3, #12
 800147e:	623b      	str	r3, [r7, #32]
          break;
 8001480:	e01a      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d102      	bne.n	8001490 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800148a:	2304      	movs	r3, #4
 800148c:	623b      	str	r3, [r7, #32]
          break;
 800148e:	e013      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d105      	bne.n	80014a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001498:	2308      	movs	r3, #8
 800149a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	69fa      	ldr	r2, [r7, #28]
 80014a0:	611a      	str	r2, [r3, #16]
          break;
 80014a2:	e009      	b.n	80014b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a4:	2308      	movs	r3, #8
 80014a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69fa      	ldr	r2, [r7, #28]
 80014ac:	615a      	str	r2, [r3, #20]
          break;
 80014ae:	e003      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
          break;
 80014b4:	e000      	b.n	80014b8 <HAL_GPIO_Init+0x130>
          break;
 80014b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	2bff      	cmp	r3, #255	; 0xff
 80014bc:	d801      	bhi.n	80014c2 <HAL_GPIO_Init+0x13a>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	e001      	b.n	80014c6 <HAL_GPIO_Init+0x13e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3304      	adds	r3, #4
 80014c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2bff      	cmp	r3, #255	; 0xff
 80014cc:	d802      	bhi.n	80014d4 <HAL_GPIO_Init+0x14c>
 80014ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	e002      	b.n	80014da <HAL_GPIO_Init+0x152>
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	3b08      	subs	r3, #8
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	210f      	movs	r1, #15
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	fa01 f303 	lsl.w	r3, r1, r3
 80014e8:	43db      	mvns	r3, r3
 80014ea:	401a      	ands	r2, r3
 80014ec:	6a39      	ldr	r1, [r7, #32]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	431a      	orrs	r2, r3
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	f000 8090 	beq.w	8001628 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001508:	4b56      	ldr	r3, [pc, #344]	; (8001664 <HAL_GPIO_Init+0x2dc>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	4a55      	ldr	r2, [pc, #340]	; (8001664 <HAL_GPIO_Init+0x2dc>)
 800150e:	f043 0301 	orr.w	r3, r3, #1
 8001512:	6193      	str	r3, [r2, #24]
 8001514:	4b53      	ldr	r3, [pc, #332]	; (8001664 <HAL_GPIO_Init+0x2dc>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001520:	4a51      	ldr	r2, [pc, #324]	; (8001668 <HAL_GPIO_Init+0x2e0>)
 8001522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001524:	089b      	lsrs	r3, r3, #2
 8001526:	3302      	adds	r3, #2
 8001528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	220f      	movs	r2, #15
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a49      	ldr	r2, [pc, #292]	; (800166c <HAL_GPIO_Init+0x2e4>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d00d      	beq.n	8001568 <HAL_GPIO_Init+0x1e0>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a48      	ldr	r2, [pc, #288]	; (8001670 <HAL_GPIO_Init+0x2e8>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d007      	beq.n	8001564 <HAL_GPIO_Init+0x1dc>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a47      	ldr	r2, [pc, #284]	; (8001674 <HAL_GPIO_Init+0x2ec>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d101      	bne.n	8001560 <HAL_GPIO_Init+0x1d8>
 800155c:	2302      	movs	r3, #2
 800155e:	e004      	b.n	800156a <HAL_GPIO_Init+0x1e2>
 8001560:	2303      	movs	r3, #3
 8001562:	e002      	b.n	800156a <HAL_GPIO_Init+0x1e2>
 8001564:	2301      	movs	r3, #1
 8001566:	e000      	b.n	800156a <HAL_GPIO_Init+0x1e2>
 8001568:	2300      	movs	r3, #0
 800156a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800156c:	f002 0203 	and.w	r2, r2, #3
 8001570:	0092      	lsls	r2, r2, #2
 8001572:	4093      	lsls	r3, r2
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	4313      	orrs	r3, r2
 8001578:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800157a:	493b      	ldr	r1, [pc, #236]	; (8001668 <HAL_GPIO_Init+0x2e0>)
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	3302      	adds	r3, #2
 8001582:	68fa      	ldr	r2, [r7, #12]
 8001584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d006      	beq.n	80015a2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001594:	4b38      	ldr	r3, [pc, #224]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4937      	ldr	r1, [pc, #220]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	4313      	orrs	r3, r2
 800159e:	600b      	str	r3, [r1, #0]
 80015a0:	e006      	b.n	80015b0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015a2:	4b35      	ldr	r3, [pc, #212]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	43db      	mvns	r3, r3
 80015aa:	4933      	ldr	r1, [pc, #204]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015ac:	4013      	ands	r3, r2
 80015ae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d006      	beq.n	80015ca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015bc:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	492d      	ldr	r1, [pc, #180]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
 80015c8:	e006      	b.n	80015d8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ca:	4b2b      	ldr	r3, [pc, #172]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	4929      	ldr	r1, [pc, #164]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015d4:	4013      	ands	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d006      	beq.n	80015f2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015e4:	4b24      	ldr	r3, [pc, #144]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	4923      	ldr	r1, [pc, #140]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	608b      	str	r3, [r1, #8]
 80015f0:	e006      	b.n	8001600 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015f2:	4b21      	ldr	r3, [pc, #132]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	43db      	mvns	r3, r3
 80015fa:	491f      	ldr	r1, [pc, #124]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d006      	beq.n	800161a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	4919      	ldr	r1, [pc, #100]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	4313      	orrs	r3, r2
 8001616:	60cb      	str	r3, [r1, #12]
 8001618:	e006      	b.n	8001628 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 800161c:	68da      	ldr	r2, [r3, #12]
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	43db      	mvns	r3, r3
 8001622:	4915      	ldr	r1, [pc, #84]	; (8001678 <HAL_GPIO_Init+0x2f0>)
 8001624:	4013      	ands	r3, r2
 8001626:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162a:	3301      	adds	r3, #1
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	fa22 f303 	lsr.w	r3, r2, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	f47f aeaf 	bne.w	800139c <HAL_GPIO_Init+0x14>
  }
}
 800163e:	bf00      	nop
 8001640:	bf00      	nop
 8001642:	372c      	adds	r7, #44	; 0x2c
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	10320000 	.word	0x10320000
 8001650:	10310000 	.word	0x10310000
 8001654:	10220000 	.word	0x10220000
 8001658:	10210000 	.word	0x10210000
 800165c:	10120000 	.word	0x10120000
 8001660:	10110000 	.word	0x10110000
 8001664:	40021000 	.word	0x40021000
 8001668:	40010000 	.word	0x40010000
 800166c:	40010800 	.word	0x40010800
 8001670:	40010c00 	.word	0x40010c00
 8001674:	40011000 	.word	0x40011000
 8001678:	40010400 	.word	0x40010400

0800167c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	4013      	ands	r3, r2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d002      	beq.n	800169a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
 8001698:	e001      	b.n	800169e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800169a:	2300      	movs	r3, #0
 800169c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800169e:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr

080016aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	460b      	mov	r3, r1
 80016b4:	807b      	strh	r3, [r7, #2]
 80016b6:	4613      	mov	r3, r2
 80016b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ba:	787b      	ldrb	r3, [r7, #1]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d003      	beq.n	80016c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016c0:	887a      	ldrh	r2, [r7, #2]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016c6:	e003      	b.n	80016d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016c8:	887b      	ldrh	r3, [r7, #2]
 80016ca:	041a      	lsls	r2, r3, #16
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	611a      	str	r2, [r3, #16]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016da:	b480      	push	{r7}
 80016dc:	b085      	sub	sp, #20
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016ec:	887a      	ldrh	r2, [r7, #2]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4013      	ands	r3, r2
 80016f2:	041a      	lsls	r2, r3, #16
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	43d9      	mvns	r1, r3
 80016f8:	887b      	ldrh	r3, [r7, #2]
 80016fa:	400b      	ands	r3, r1
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	611a      	str	r2, [r3, #16]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e26c      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 8087 	beq.w	800183a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800172c:	4b92      	ldr	r3, [pc, #584]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 030c 	and.w	r3, r3, #12
 8001734:	2b04      	cmp	r3, #4
 8001736:	d00c      	beq.n	8001752 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001738:	4b8f      	ldr	r3, [pc, #572]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 030c 	and.w	r3, r3, #12
 8001740:	2b08      	cmp	r3, #8
 8001742:	d112      	bne.n	800176a <HAL_RCC_OscConfig+0x5e>
 8001744:	4b8c      	ldr	r3, [pc, #560]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800174c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001750:	d10b      	bne.n	800176a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001752:	4b89      	ldr	r3, [pc, #548]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d06c      	beq.n	8001838 <HAL_RCC_OscConfig+0x12c>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d168      	bne.n	8001838 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e246      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001772:	d106      	bne.n	8001782 <HAL_RCC_OscConfig+0x76>
 8001774:	4b80      	ldr	r3, [pc, #512]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a7f      	ldr	r2, [pc, #508]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800177a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	e02e      	b.n	80017e0 <HAL_RCC_OscConfig+0xd4>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10c      	bne.n	80017a4 <HAL_RCC_OscConfig+0x98>
 800178a:	4b7b      	ldr	r3, [pc, #492]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a7a      	ldr	r2, [pc, #488]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	4b78      	ldr	r3, [pc, #480]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a77      	ldr	r2, [pc, #476]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800179c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	e01d      	b.n	80017e0 <HAL_RCC_OscConfig+0xd4>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017ac:	d10c      	bne.n	80017c8 <HAL_RCC_OscConfig+0xbc>
 80017ae:	4b72      	ldr	r3, [pc, #456]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a71      	ldr	r2, [pc, #452]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	4b6f      	ldr	r3, [pc, #444]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a6e      	ldr	r2, [pc, #440]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	e00b      	b.n	80017e0 <HAL_RCC_OscConfig+0xd4>
 80017c8:	4b6b      	ldr	r3, [pc, #428]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a6a      	ldr	r2, [pc, #424]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	4b68      	ldr	r3, [pc, #416]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a67      	ldr	r2, [pc, #412]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80017da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d013      	beq.n	8001810 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e8:	f7ff fcb6 	bl	8001158 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f0:	f7ff fcb2 	bl	8001158 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b64      	cmp	r3, #100	; 0x64
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e1fa      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001802:	4b5d      	ldr	r3, [pc, #372]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0f0      	beq.n	80017f0 <HAL_RCC_OscConfig+0xe4>
 800180e:	e014      	b.n	800183a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001810:	f7ff fca2 	bl	8001158 <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001818:	f7ff fc9e 	bl	8001158 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b64      	cmp	r3, #100	; 0x64
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e1e6      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182a:	4b53      	ldr	r3, [pc, #332]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x10c>
 8001836:	e000      	b.n	800183a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d063      	beq.n	800190e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001846:	4b4c      	ldr	r3, [pc, #304]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00b      	beq.n	800186a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001852:	4b49      	ldr	r3, [pc, #292]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 030c 	and.w	r3, r3, #12
 800185a:	2b08      	cmp	r3, #8
 800185c:	d11c      	bne.n	8001898 <HAL_RCC_OscConfig+0x18c>
 800185e:	4b46      	ldr	r3, [pc, #280]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d116      	bne.n	8001898 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186a:	4b43      	ldr	r3, [pc, #268]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d005      	beq.n	8001882 <HAL_RCC_OscConfig+0x176>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d001      	beq.n	8001882 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e1ba      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001882:	4b3d      	ldr	r3, [pc, #244]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4939      	ldr	r1, [pc, #228]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001892:	4313      	orrs	r3, r2
 8001894:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001896:	e03a      	b.n	800190e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d020      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a0:	4b36      	ldr	r3, [pc, #216]	; (800197c <HAL_RCC_OscConfig+0x270>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a6:	f7ff fc57 	bl	8001158 <HAL_GetTick>
 80018aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ac:	e008      	b.n	80018c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ae:	f7ff fc53 	bl	8001158 <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e19b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0f0      	beq.n	80018ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018cc:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4927      	ldr	r1, [pc, #156]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	4313      	orrs	r3, r2
 80018de:	600b      	str	r3, [r1, #0]
 80018e0:	e015      	b.n	800190e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018e2:	4b26      	ldr	r3, [pc, #152]	; (800197c <HAL_RCC_OscConfig+0x270>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff fc36 	bl	8001158 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f0:	f7ff fc32 	bl	8001158 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e17a      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f0      	bne.n	80018f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b00      	cmp	r3, #0
 8001918:	d03a      	beq.n	8001990 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d019      	beq.n	8001956 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <HAL_RCC_OscConfig+0x274>)
 8001924:	2201      	movs	r2, #1
 8001926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001928:	f7ff fc16 	bl	8001158 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001930:	f7ff fc12 	bl	8001158 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e15a      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	4b0d      	ldr	r3, [pc, #52]	; (8001978 <HAL_RCC_OscConfig+0x26c>)
 8001944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800194e:	2001      	movs	r0, #1
 8001950:	f000 faa6 	bl	8001ea0 <RCC_Delay>
 8001954:	e01c      	b.n	8001990 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <HAL_RCC_OscConfig+0x274>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195c:	f7ff fbfc 	bl	8001158 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001962:	e00f      	b.n	8001984 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001964:	f7ff fbf8 	bl	8001158 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d908      	bls.n	8001984 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e140      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000
 800197c:	42420000 	.word	0x42420000
 8001980:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001984:	4b9e      	ldr	r3, [pc, #632]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1e9      	bne.n	8001964 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 80a6 	beq.w	8001aea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a2:	4b97      	ldr	r3, [pc, #604]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d10d      	bne.n	80019ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ae:	4b94      	ldr	r3, [pc, #592]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	4a93      	ldr	r2, [pc, #588]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 80019b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b8:	61d3      	str	r3, [r2, #28]
 80019ba:	4b91      	ldr	r3, [pc, #580]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019c6:	2301      	movs	r3, #1
 80019c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ca:	4b8e      	ldr	r3, [pc, #568]	; (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d118      	bne.n	8001a08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d6:	4b8b      	ldr	r3, [pc, #556]	; (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a8a      	ldr	r2, [pc, #552]	; (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019e2:	f7ff fbb9 	bl	8001158 <HAL_GetTick>
 80019e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e8:	e008      	b.n	80019fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ea:	f7ff fbb5 	bl	8001158 <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	2b64      	cmp	r3, #100	; 0x64
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e0fd      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fc:	4b81      	ldr	r3, [pc, #516]	; (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0f0      	beq.n	80019ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d106      	bne.n	8001a1e <HAL_RCC_OscConfig+0x312>
 8001a10:	4b7b      	ldr	r3, [pc, #492]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	4a7a      	ldr	r2, [pc, #488]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	6213      	str	r3, [r2, #32]
 8001a1c:	e02d      	b.n	8001a7a <HAL_RCC_OscConfig+0x36e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d10c      	bne.n	8001a40 <HAL_RCC_OscConfig+0x334>
 8001a26:	4b76      	ldr	r3, [pc, #472]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	4a75      	ldr	r2, [pc, #468]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a2c:	f023 0301 	bic.w	r3, r3, #1
 8001a30:	6213      	str	r3, [r2, #32]
 8001a32:	4b73      	ldr	r3, [pc, #460]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	4a72      	ldr	r2, [pc, #456]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a38:	f023 0304 	bic.w	r3, r3, #4
 8001a3c:	6213      	str	r3, [r2, #32]
 8001a3e:	e01c      	b.n	8001a7a <HAL_RCC_OscConfig+0x36e>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	2b05      	cmp	r3, #5
 8001a46:	d10c      	bne.n	8001a62 <HAL_RCC_OscConfig+0x356>
 8001a48:	4b6d      	ldr	r3, [pc, #436]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	4a6c      	ldr	r2, [pc, #432]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	6213      	str	r3, [r2, #32]
 8001a54:	4b6a      	ldr	r3, [pc, #424]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	4a69      	ldr	r2, [pc, #420]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	6213      	str	r3, [r2, #32]
 8001a60:	e00b      	b.n	8001a7a <HAL_RCC_OscConfig+0x36e>
 8001a62:	4b67      	ldr	r3, [pc, #412]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a64:	6a1b      	ldr	r3, [r3, #32]
 8001a66:	4a66      	ldr	r2, [pc, #408]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a68:	f023 0301 	bic.w	r3, r3, #1
 8001a6c:	6213      	str	r3, [r2, #32]
 8001a6e:	4b64      	ldr	r3, [pc, #400]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4a63      	ldr	r2, [pc, #396]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001a74:	f023 0304 	bic.w	r3, r3, #4
 8001a78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d015      	beq.n	8001aae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a82:	f7ff fb69 	bl	8001158 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a88:	e00a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a8a:	f7ff fb65 	bl	8001158 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e0ab      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa0:	4b57      	ldr	r3, [pc, #348]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	6a1b      	ldr	r3, [r3, #32]
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0ee      	beq.n	8001a8a <HAL_RCC_OscConfig+0x37e>
 8001aac:	e014      	b.n	8001ad8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aae:	f7ff fb53 	bl	8001158 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab4:	e00a      	b.n	8001acc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab6:	f7ff fb4f 	bl	8001158 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e095      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001acc:	4b4c      	ldr	r3, [pc, #304]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1ee      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d105      	bne.n	8001aea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ade:	4b48      	ldr	r3, [pc, #288]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a47      	ldr	r2, [pc, #284]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 8081 	beq.w	8001bf6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af4:	4b42      	ldr	r3, [pc, #264]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d061      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d146      	bne.n	8001b96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b08:	4b3f      	ldr	r3, [pc, #252]	; (8001c08 <HAL_RCC_OscConfig+0x4fc>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0e:	f7ff fb23 	bl	8001158 <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b16:	f7ff fb1f 	bl	8001158 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e067      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b28:	4b35      	ldr	r3, [pc, #212]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1f0      	bne.n	8001b16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3c:	d108      	bne.n	8001b50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b3e:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	492d      	ldr	r1, [pc, #180]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b50:	4b2b      	ldr	r3, [pc, #172]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a19      	ldr	r1, [r3, #32]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	430b      	orrs	r3, r1
 8001b62:	4927      	ldr	r1, [pc, #156]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b68:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <HAL_RCC_OscConfig+0x4fc>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6e:	f7ff faf3 	bl	8001158 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b76:	f7ff faef 	bl	8001158 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e037      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b88:	4b1d      	ldr	r3, [pc, #116]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <HAL_RCC_OscConfig+0x46a>
 8001b94:	e02f      	b.n	8001bf6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b96:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_RCC_OscConfig+0x4fc>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7ff fadc 	bl	8001158 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7ff fad8 	bl	8001158 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e020      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x498>
 8001bc2:	e018      	b.n	8001bf6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e013      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d106      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d001      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e000      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40007000 	.word	0x40007000
 8001c08:	42420060 	.word	0x42420060

08001c0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0d0      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c20:	4b6a      	ldr	r3, [pc, #424]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0307 	and.w	r3, r3, #7
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d910      	bls.n	8001c50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2e:	4b67      	ldr	r3, [pc, #412]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 0207 	bic.w	r2, r3, #7
 8001c36:	4965      	ldr	r1, [pc, #404]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3e:	4b63      	ldr	r3, [pc, #396]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d001      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0b8      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d020      	beq.n	8001c9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c68:	4b59      	ldr	r3, [pc, #356]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4a58      	ldr	r2, [pc, #352]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0308 	and.w	r3, r3, #8
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c80:	4b53      	ldr	r3, [pc, #332]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	4a52      	ldr	r2, [pc, #328]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c86:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c8c:	4b50      	ldr	r3, [pc, #320]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	494d      	ldr	r1, [pc, #308]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d040      	beq.n	8001d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d107      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb2:	4b47      	ldr	r3, [pc, #284]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d115      	bne.n	8001cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e07f      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d107      	bne.n	8001cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cca:	4b41      	ldr	r3, [pc, #260]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d109      	bne.n	8001cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e073      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cda:	4b3d      	ldr	r3, [pc, #244]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e06b      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cea:	4b39      	ldr	r3, [pc, #228]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f023 0203 	bic.w	r2, r3, #3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	4936      	ldr	r1, [pc, #216]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cfc:	f7ff fa2c 	bl	8001158 <HAL_GetTick>
 8001d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d04:	f7ff fa28 	bl	8001158 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e053      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1a:	4b2d      	ldr	r3, [pc, #180]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 020c 	and.w	r2, r3, #12
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d1eb      	bne.n	8001d04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d2c:	4b27      	ldr	r3, [pc, #156]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d210      	bcs.n	8001d5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3a:	4b24      	ldr	r3, [pc, #144]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f023 0207 	bic.w	r2, r3, #7
 8001d42:	4922      	ldr	r1, [pc, #136]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d4a:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <HAL_RCC_ClockConfig+0x1c0>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d001      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e032      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d008      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d68:	4b19      	ldr	r3, [pc, #100]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	4916      	ldr	r1, [pc, #88]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	4313      	orrs	r3, r2
 8001d78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0308 	and.w	r3, r3, #8
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d009      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	490e      	ldr	r1, [pc, #56]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d9a:	f000 f821 	bl	8001de0 <HAL_RCC_GetSysClockFreq>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4b0b      	ldr	r3, [pc, #44]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	490a      	ldr	r1, [pc, #40]	; (8001dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001dac:	5ccb      	ldrb	r3, [r1, r3]
 8001dae:	fa22 f303 	lsr.w	r3, r2, r3
 8001db2:	4a09      	ldr	r2, [pc, #36]	; (8001dd8 <HAL_RCC_ClockConfig+0x1cc>)
 8001db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_RCC_ClockConfig+0x1d0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff f98a 	bl	80010d4 <HAL_InitTick>

  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40022000 	.word	0x40022000
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	08002728 	.word	0x08002728
 8001dd8:	20000204 	.word	0x20000204
 8001ddc:	2000020c 	.word	0x2000020c

08001de0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001de0:	b490      	push	{r4, r7}
 8001de2:	b08a      	sub	sp, #40	; 0x28
 8001de4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001de6:	4b2a      	ldr	r3, [pc, #168]	; (8001e90 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001de8:	1d3c      	adds	r4, r7, #4
 8001dea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001df0:	f240 2301 	movw	r3, #513	; 0x201
 8001df4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e06:	2300      	movs	r3, #0
 8001e08:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e0a:	4b22      	ldr	r3, [pc, #136]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f003 030c 	and.w	r3, r3, #12
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d002      	beq.n	8001e20 <HAL_RCC_GetSysClockFreq+0x40>
 8001e1a:	2b08      	cmp	r3, #8
 8001e1c:	d003      	beq.n	8001e26 <HAL_RCC_GetSysClockFreq+0x46>
 8001e1e:	e02d      	b.n	8001e7c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e20:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e22:	623b      	str	r3, [r7, #32]
      break;
 8001e24:	e02d      	b.n	8001e82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	0c9b      	lsrs	r3, r3, #18
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e32:	4413      	add	r3, r2
 8001e34:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e38:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d013      	beq.n	8001e6c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	0c5b      	lsrs	r3, r3, #17
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e52:	4413      	add	r3, r2
 8001e54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e58:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	4a0e      	ldr	r2, [pc, #56]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e5e:	fb02 f203 	mul.w	r2, r2, r3
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
 8001e6a:	e004      	b.n	8001e76 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e70:	fb02 f303 	mul.w	r3, r2, r3
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	623b      	str	r3, [r7, #32]
      break;
 8001e7a:	e002      	b.n	8001e82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e7e:	623b      	str	r3, [r7, #32]
      break;
 8001e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e82:	6a3b      	ldr	r3, [r7, #32]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3728      	adds	r7, #40	; 0x28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc90      	pop	{r4, r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	08002714 	.word	0x08002714
 8001e94:	40021000 	.word	0x40021000
 8001e98:	007a1200 	.word	0x007a1200
 8001e9c:	003d0900 	.word	0x003d0900

08001ea0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <RCC_Delay+0x34>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <RCC_Delay+0x38>)
 8001eae:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb2:	0a5b      	lsrs	r3, r3, #9
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	fb02 f303 	mul.w	r3, r2, r3
 8001eba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ebc:	bf00      	nop
  }
  while (Delay --);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	1e5a      	subs	r2, r3, #1
 8001ec2:	60fa      	str	r2, [r7, #12]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1f9      	bne.n	8001ebc <RCC_Delay+0x1c>
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	20000204 	.word	0x20000204
 8001ed8:	10624dd3 	.word	0x10624dd3

08001edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e041      	b.n	8001f72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d106      	bne.n	8001f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7fe ff30 	bl	8000d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3304      	adds	r3, #4
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	f000 fa6a 	bl	80023f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d001      	beq.n	8001f94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e035      	b.n	8002000 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 0201 	orr.w	r2, r2, #1
 8001faa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a16      	ldr	r2, [pc, #88]	; (800200c <HAL_TIM_Base_Start_IT+0x90>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_TIM_Base_Start_IT+0x4e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fbe:	d004      	beq.n	8001fca <HAL_TIM_Base_Start_IT+0x4e>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a12      	ldr	r2, [pc, #72]	; (8002010 <HAL_TIM_Base_Start_IT+0x94>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d111      	bne.n	8001fee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b06      	cmp	r3, #6
 8001fda:	d010      	beq.n	8001ffe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f042 0201 	orr.w	r2, r2, #1
 8001fea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fec:	e007      	b.n	8001ffe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f042 0201 	orr.w	r2, r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40012c00 	.word	0x40012c00
 8002010:	40000400 	.word	0x40000400

08002014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b02      	cmp	r3, #2
 8002028:	d122      	bne.n	8002070 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b02      	cmp	r3, #2
 8002036:	d11b      	bne.n	8002070 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f06f 0202 	mvn.w	r2, #2
 8002040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f003 0303 	and.w	r3, r3, #3
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f9b1 	bl	80023be <HAL_TIM_IC_CaptureCallback>
 800205c:	e005      	b.n	800206a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f9a4 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f9b3 	bl	80023d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	2b04      	cmp	r3, #4
 800207c:	d122      	bne.n	80020c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b04      	cmp	r3, #4
 800208a:	d11b      	bne.n	80020c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0204 	mvn.w	r2, #4
 8002094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2202      	movs	r2, #2
 800209a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f987 	bl	80023be <HAL_TIM_IC_CaptureCallback>
 80020b0:	e005      	b.n	80020be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f97a 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 f989 	bl	80023d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d122      	bne.n	8002118 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	2b08      	cmp	r3, #8
 80020de:	d11b      	bne.n	8002118 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0208 	mvn.w	r2, #8
 80020e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2204      	movs	r2, #4
 80020ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f95d 	bl	80023be <HAL_TIM_IC_CaptureCallback>
 8002104:	e005      	b.n	8002112 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f950 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f000 f95f 	bl	80023d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	f003 0310 	and.w	r3, r3, #16
 8002122:	2b10      	cmp	r3, #16
 8002124:	d122      	bne.n	800216c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0310 	and.w	r3, r3, #16
 8002130:	2b10      	cmp	r3, #16
 8002132:	d11b      	bne.n	800216c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0210 	mvn.w	r2, #16
 800213c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2208      	movs	r2, #8
 8002142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f933 	bl	80023be <HAL_TIM_IC_CaptureCallback>
 8002158:	e005      	b.n	8002166 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f926 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f935 	bl	80023d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b01      	cmp	r3, #1
 8002178:	d10e      	bne.n	8002198 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	d107      	bne.n	8002198 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0201 	mvn.w	r2, #1
 8002190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7fe fb07 	bl	80007a6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a2:	2b80      	cmp	r3, #128	; 0x80
 80021a4:	d10e      	bne.n	80021c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b0:	2b80      	cmp	r3, #128	; 0x80
 80021b2:	d107      	bne.n	80021c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 fa67 	bl	8002692 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ce:	2b40      	cmp	r3, #64	; 0x40
 80021d0:	d10e      	bne.n	80021f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021dc:	2b40      	cmp	r3, #64	; 0x40
 80021de:	d107      	bne.n	80021f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f8f9 	bl	80023e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	f003 0320 	and.w	r3, r3, #32
 80021fa:	2b20      	cmp	r3, #32
 80021fc:	d10e      	bne.n	800221c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	f003 0320 	and.w	r3, r3, #32
 8002208:	2b20      	cmp	r3, #32
 800220a:	d107      	bne.n	800221c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f06f 0220 	mvn.w	r2, #32
 8002214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 fa32 	bl	8002680 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_TIM_ConfigClockSource+0x18>
 8002238:	2302      	movs	r3, #2
 800223a:	e0b3      	b.n	80023a4 <HAL_TIM_ConfigClockSource+0x180>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2202      	movs	r2, #2
 8002248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800225a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002262:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002274:	d03e      	beq.n	80022f4 <HAL_TIM_ConfigClockSource+0xd0>
 8002276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800227a:	f200 8087 	bhi.w	800238c <HAL_TIM_ConfigClockSource+0x168>
 800227e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002282:	f000 8085 	beq.w	8002390 <HAL_TIM_ConfigClockSource+0x16c>
 8002286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800228a:	d87f      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 800228c:	2b70      	cmp	r3, #112	; 0x70
 800228e:	d01a      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0xa2>
 8002290:	2b70      	cmp	r3, #112	; 0x70
 8002292:	d87b      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 8002294:	2b60      	cmp	r3, #96	; 0x60
 8002296:	d050      	beq.n	800233a <HAL_TIM_ConfigClockSource+0x116>
 8002298:	2b60      	cmp	r3, #96	; 0x60
 800229a:	d877      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 800229c:	2b50      	cmp	r3, #80	; 0x50
 800229e:	d03c      	beq.n	800231a <HAL_TIM_ConfigClockSource+0xf6>
 80022a0:	2b50      	cmp	r3, #80	; 0x50
 80022a2:	d873      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 80022a4:	2b40      	cmp	r3, #64	; 0x40
 80022a6:	d058      	beq.n	800235a <HAL_TIM_ConfigClockSource+0x136>
 80022a8:	2b40      	cmp	r3, #64	; 0x40
 80022aa:	d86f      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 80022ac:	2b30      	cmp	r3, #48	; 0x30
 80022ae:	d064      	beq.n	800237a <HAL_TIM_ConfigClockSource+0x156>
 80022b0:	2b30      	cmp	r3, #48	; 0x30
 80022b2:	d86b      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 80022b4:	2b20      	cmp	r3, #32
 80022b6:	d060      	beq.n	800237a <HAL_TIM_ConfigClockSource+0x156>
 80022b8:	2b20      	cmp	r3, #32
 80022ba:	d867      	bhi.n	800238c <HAL_TIM_ConfigClockSource+0x168>
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d05c      	beq.n	800237a <HAL_TIM_ConfigClockSource+0x156>
 80022c0:	2b10      	cmp	r3, #16
 80022c2:	d05a      	beq.n	800237a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80022c4:	e062      	b.n	800238c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	6899      	ldr	r1, [r3, #8]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	f000 f95c 	bl	8002592 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022e8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	609a      	str	r2, [r3, #8]
      break;
 80022f2:	e04e      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	6899      	ldr	r1, [r3, #8]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	f000 f945 	bl	8002592 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002316:	609a      	str	r2, [r3, #8]
      break;
 8002318:	e03b      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6859      	ldr	r1, [r3, #4]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	461a      	mov	r2, r3
 8002328:	f000 f8bc 	bl	80024a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2150      	movs	r1, #80	; 0x50
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f913 	bl	800255e <TIM_ITRx_SetConfig>
      break;
 8002338:	e02b      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	6859      	ldr	r1, [r3, #4]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	461a      	mov	r2, r3
 8002348:	f000 f8da 	bl	8002500 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2160      	movs	r1, #96	; 0x60
 8002352:	4618      	mov	r0, r3
 8002354:	f000 f903 	bl	800255e <TIM_ITRx_SetConfig>
      break;
 8002358:	e01b      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6818      	ldr	r0, [r3, #0]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	6859      	ldr	r1, [r3, #4]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	461a      	mov	r2, r3
 8002368:	f000 f89c 	bl	80024a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2140      	movs	r1, #64	; 0x40
 8002372:	4618      	mov	r0, r3
 8002374:	f000 f8f3 	bl	800255e <TIM_ITRx_SetConfig>
      break;
 8002378:	e00b      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4619      	mov	r1, r3
 8002384:	4610      	mov	r0, r2
 8002386:	f000 f8ea 	bl	800255e <TIM_ITRx_SetConfig>
        break;
 800238a:	e002      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800238c:	bf00      	nop
 800238e:	e000      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002390:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a25      	ldr	r2, [pc, #148]	; (800249c <TIM_Base_SetConfig+0xa8>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d007      	beq.n	800241c <TIM_Base_SetConfig+0x28>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002412:	d003      	beq.n	800241c <TIM_Base_SetConfig+0x28>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a22      	ldr	r2, [pc, #136]	; (80024a0 <TIM_Base_SetConfig+0xac>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d108      	bne.n	800242e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	4313      	orrs	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a1a      	ldr	r2, [pc, #104]	; (800249c <TIM_Base_SetConfig+0xa8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d007      	beq.n	8002446 <TIM_Base_SetConfig+0x52>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800243c:	d003      	beq.n	8002446 <TIM_Base_SetConfig+0x52>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a17      	ldr	r2, [pc, #92]	; (80024a0 <TIM_Base_SetConfig+0xac>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d108      	bne.n	8002458 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800244c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	4313      	orrs	r3, r2
 8002464:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <TIM_Base_SetConfig+0xa8>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d103      	bne.n	800248c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	615a      	str	r2, [r3, #20]
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	40012c00 	.word	0x40012c00
 80024a0:	40000400 	.word	0x40000400

080024a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b087      	sub	sp, #28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	f023 0201 	bic.w	r2, r3, #1
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f023 030a 	bic.w	r3, r3, #10
 80024e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024e2:	697a      	ldr	r2, [r7, #20]
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	621a      	str	r2, [r3, #32]
}
 80024f6:	bf00      	nop
 80024f8:	371c      	adds	r7, #28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002500:	b480      	push	{r7}
 8002502:	b087      	sub	sp, #28
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	f023 0210 	bic.w	r2, r3, #16
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800252a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	031b      	lsls	r3, r3, #12
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	4313      	orrs	r3, r2
 8002534:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800253c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	621a      	str	r2, [r3, #32]
}
 8002554:	bf00      	nop
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800255e:	b480      	push	{r7}
 8002560:	b085      	sub	sp, #20
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002574:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	f043 0307 	orr.w	r3, r3, #7
 8002580:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	609a      	str	r2, [r3, #8]
}
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr

08002592 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002592:	b480      	push	{r7}
 8002594:	b087      	sub	sp, #28
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	021a      	lsls	r2, r3, #8
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	609a      	str	r2, [r3, #8]
}
 80025c6:	bf00      	nop
 80025c8:	371c      	adds	r7, #28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr

080025d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d101      	bne.n	80025e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025e4:	2302      	movs	r3, #2
 80025e6:	e041      	b.n	800266c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800260e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a14      	ldr	r2, [pc, #80]	; (8002678 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d009      	beq.n	8002640 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002634:	d004      	beq.n	8002640 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a10      	ldr	r2, [pc, #64]	; (800267c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d10c      	bne.n	800265a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002646:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	4313      	orrs	r3, r2
 8002650:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40012c00 	.word	0x40012c00
 800267c:	40000400 	.word	0x40000400

08002680 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr

08002692 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <__libc_init_array>:
 80026a4:	b570      	push	{r4, r5, r6, lr}
 80026a6:	2600      	movs	r6, #0
 80026a8:	4d0c      	ldr	r5, [pc, #48]	; (80026dc <__libc_init_array+0x38>)
 80026aa:	4c0d      	ldr	r4, [pc, #52]	; (80026e0 <__libc_init_array+0x3c>)
 80026ac:	1b64      	subs	r4, r4, r5
 80026ae:	10a4      	asrs	r4, r4, #2
 80026b0:	42a6      	cmp	r6, r4
 80026b2:	d109      	bne.n	80026c8 <__libc_init_array+0x24>
 80026b4:	f000 f822 	bl	80026fc <_init>
 80026b8:	2600      	movs	r6, #0
 80026ba:	4d0a      	ldr	r5, [pc, #40]	; (80026e4 <__libc_init_array+0x40>)
 80026bc:	4c0a      	ldr	r4, [pc, #40]	; (80026e8 <__libc_init_array+0x44>)
 80026be:	1b64      	subs	r4, r4, r5
 80026c0:	10a4      	asrs	r4, r4, #2
 80026c2:	42a6      	cmp	r6, r4
 80026c4:	d105      	bne.n	80026d2 <__libc_init_array+0x2e>
 80026c6:	bd70      	pop	{r4, r5, r6, pc}
 80026c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80026cc:	4798      	blx	r3
 80026ce:	3601      	adds	r6, #1
 80026d0:	e7ee      	b.n	80026b0 <__libc_init_array+0xc>
 80026d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80026d6:	4798      	blx	r3
 80026d8:	3601      	adds	r6, #1
 80026da:	e7f2      	b.n	80026c2 <__libc_init_array+0x1e>
 80026dc:	08002738 	.word	0x08002738
 80026e0:	08002738 	.word	0x08002738
 80026e4:	08002738 	.word	0x08002738
 80026e8:	0800273c 	.word	0x0800273c

080026ec <memset>:
 80026ec:	4603      	mov	r3, r0
 80026ee:	4402      	add	r2, r0
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d100      	bne.n	80026f6 <memset+0xa>
 80026f4:	4770      	bx	lr
 80026f6:	f803 1b01 	strb.w	r1, [r3], #1
 80026fa:	e7f9      	b.n	80026f0 <memset+0x4>

080026fc <_init>:
 80026fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026fe:	bf00      	nop
 8002700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002702:	bc08      	pop	{r3}
 8002704:	469e      	mov	lr, r3
 8002706:	4770      	bx	lr

08002708 <_fini>:
 8002708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270a:	bf00      	nop
 800270c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800270e:	bc08      	pop	{r3}
 8002710:	469e      	mov	lr, r3
 8002712:	4770      	bx	lr
