module tb_gates;

   reg a;
   reg b;
   
   wire y_not;
   wire y_and;
   wire y_or;
   wire y_xor;
   wire y_nor;
   wire y_nand;
   
   gates uut(
      .a(a),
      .b(b),
      .y_not(y_not),
      .y_and(y_and),
      .y_or(y_or),
      .y_xor(y_xor),
      .y_nor(y_nor),
      .y_nand(y_nand)
   );
   
   initial begin
      a = 0;
      b = 0;
      
      #100;
      a = 1;
      
      #50 b = 1;
      #50 a = 0;
      #50 b = 0;
   end
endmodule
