{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_bypass.v@228:248@HdlStmProcess", "\n  // Read address generation for the asymmetric memory\n\n  assign dac_mem_rea_s = dac_valid & dac_mem_ready;\n\n  always @(posedge dma_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_mem_raddr <= 'h0;\n      dac_mem_raddr_g <= 'h0;\n    end else begin\n      if (dac_mem_rea_s == 1'b1) begin\n        dac_mem_raddr <= dac_mem_raddr + 1;\n      end\n      dac_mem_raddr_g <= b2g(dac_mem_raddr);\n    end\n  end\n\n  // The memory module is ready if it's not empty\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[233, "  always @(posedge dma_clk) begin\n"]], "Add": [[233, "  always @(posedge dac_clk) begin\n"]]}}