// Seed: 3321678844
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5
);
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4
);
  logic id_6 = id_3;
  wire  id_7;
  assign {id_3, -1'b0 - -1, id_6, 1, id_1, 1'd0, 1, id_6, 1, id_6 == 1, id_6, id_3} = (-1 - id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
