.\" Automatically generated by Pod::Man 4.14 (Pod::Simple 3.43)
.\"
.\" Standard preamble:
.\" ========================================================================
.de Sp \" Vertical space (when we can't use .PP)
.if t .sp .5v
.if n .sp
..
.de Vb \" Begin verbatim text
.ft CW
.nf
.ne \\$1
..
.de Ve \" End verbatim text
.ft R
.fi
..
.\" Set up some character translations and predefined strings.  \*(-- will
.\" give an unbreakable dash, \*(PI will give pi, \*(L" will give a left
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
.ds C+ C\v'-.1v'\h'-1p'\s-2+\h'-1p'+\s0\v'.1v'\h'-1p'
.ie n \{\
.    ds -- \(*W-
.    ds PI pi
.    if (\n(.H=4u)&(1m=24u) .ds -- \(*W\h'-12u'\(*W\h'-12u'-\" diablo 10 pitch
.    if (\n(.H=4u)&(1m=20u) .ds -- \(*W\h'-12u'\(*W\h'-8u'-\"  diablo 12 pitch
.    ds L" ""
.    ds R" ""
.    ds C` ""
.    ds C' ""
'br\}
.el\{\
.    ds -- \|\(em\|
.    ds PI \(*p
.    ds L" ``
.    ds R" ''
.    ds C`
.    ds C'
'br\}
.\"
.\" Escape single quotes in literal strings from groff's Unicode transform.
.ie \n(.g .ds Aq \(aq
.el       .ds Aq '
.\"
.\" If the F register is >0, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.SS), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
.\"
.\" Avoid warning from groff about undefined register 'F'.
.de IX
..
.nr rF 0
.if \n(.g .if rF .nr rF 1
.if (\n(rF:(\n(.g==0)) \{\
.    if \nF \{\
.        de IX
.        tm Index:\\$1\t\\n%\t"\\$2"
..
.        if !\nF==2 \{\
.            nr % 0
.            nr F 2
.        \}
.    \}
.\}
.rr rF
.\"
.\" Accent mark definitions (@(#)ms.acc 1.5 88/02/08 SMI; from UCB 4.2).
.\" Fear.  Run.  Save yourself.  No user-serviceable parts.
.    \" fudge factors for nroff and troff
.if n \{\
.    ds #H 0
.    ds #V .8m
.    ds #F .3m
.    ds #[ \f1
.    ds #] \fP
.\}
.if t \{\
.    ds #H ((1u-(\\\\n(.fu%2u))*.13m)
.    ds #V .6m
.    ds #F 0
.    ds #[ \&
.    ds #] \&
.\}
.    \" simple accents for nroff and troff
.if n \{\
.    ds ' \&
.    ds ` \&
.    ds ^ \&
.    ds , \&
.    ds ~ ~
.    ds /
.\}
.if t \{\
.    ds ' \\k:\h'-(\\n(.wu*8/10-\*(#H)'\'\h"|\\n:u"
.    ds ` \\k:\h'-(\\n(.wu*8/10-\*(#H)'\`\h'|\\n:u'
.    ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'^\h'|\\n:u'
.    ds , \\k:\h'-(\\n(.wu*8/10)',\h'|\\n:u'
.    ds ~ \\k:\h'-(\\n(.wu-\*(#H-.1m)'~\h'|\\n:u'
.    ds / \\k:\h'-(\\n(.wu*8/10-\*(#H)'\z\(sl\h'|\\n:u'
.\}
.    \" troff and (daisy-wheel) nroff accents
.ds : \\k:\h'-(\\n(.wu*8/10-\*(#H+.1m+\*(#F)'\v'-\*(#V'\z.\h'.2m+\*(#F'.\h'|\\n:u'\v'\*(#V'
.ds 8 \h'\*(#H'\(*b\h'-\*(#H'
.ds o \\k:\h'-(\\n(.wu+\w'\(de'u-\*(#H)/2u'\v'-.3n'\*(#[\z\(de\v'.3n'\h'|\\n:u'\*(#]
.ds d- \h'\*(#H'\(pd\h'-\w'~'u'\v'-.25m'\f2\(hy\fP\v'.25m'\h'-\*(#H'
.ds D- D\\k:\h'-\w'D'u'\v'-.11m'\z\(hy\v'.11m'\h'|\\n:u'
.ds th \*(#[\v'.3m'\s+1I\s-1\v'-.3m'\h'-(\w'I'u*2/3)'\s-1o\s+1\*(#]
.ds Th \*(#[\s+2I\s-2\h'-\w'I'u*3/5'\v'-.3m'o\v'.3m'\*(#]
.ds ae a\h'-(\w'a'u*4/10)'e
.ds Ae A\h'-(\w'A'u*4/10)'E
.    \" corrections for vroff
.if v .ds ~ \\k:\h'-(\\n(.wu*9/10-\*(#H)'\s-2\u~\d\s+2\h'|\\n:u'
.if v .ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'\v'-.4m'^\v'.4m'\h'|\\n:u'
.    \" for low resolution devices (crt and lpr)
.if \n(.H>23 .if \n(.V>19 \
\{\
.    ds : e
.    ds 8 ss
.    ds o a
.    ds d- d\h'-1'\(ga
.    ds D- D\h'-1'\(hy
.    ds th \o'bp'
.    ds Th \o'LP'
.    ds ae ae
.    ds Ae AE
.\}
.rm #[ #] #H #V #F C
.\" ========================================================================
.\"
.IX Title "VERILATOR 1"
.TH VERILATOR 1 "2021-07-07" "perl v5.36.0" "User Contributed Perl Documentation"
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
.nh
.SH "NAME"
Verilator \- Translate and simulate SystemVerilog code using C++/SystemC
.SH "SYNOPSIS"
.IX Header "SYNOPSIS"
.Vb 5
\&    verilator \-\-help
\&    verilator \-\-version
\&    verilator \-\-cc [options] [source_files.v]... [opt_c_files.cpp/c/cc/a/o/so]
\&    verilator \-\-sc [options] [source_files.v]... [opt_c_files.cpp/c/cc/a/o/so]
\&    verilator \-\-lint\-only \-Wall [source_files.v]...
.Ve
.SH "DESCRIPTION"
.IX Header "DESCRIPTION"
The \*(L"Verilator\*(R" package converts all synthesizable, and many behavioral,
Verilog and SystemVerilog designs into a \*(C+ or SystemC model that after
compiling can be executed.  Verilator is not a traditional simulator, but a
compiler.
.PP
For documentation see <https://verilator.org/verilator_doc.html>.
.SH "ARGUMENT SUMMARY"
.IX Header "ARGUMENT SUMMARY"
This is a short summary of the arguments to the \*(L"verilator\*(R" executable.
See <https://verilator.org/guide/latest/exe_verilator.html> for the
detailed descriptions of these arguments.
.PP
.Vb 3
\&    <file.v>                    Verilog package, module and top module filenames
\&    <file.c/cc/cpp>             Optional C++ files to compile in
\&    <file.a/o/so>               Optional C++ files to link in
\&
\&     +1364\-1995ext+<ext>        Use Verilog 1995 with file extension <ext>
\&     +1364\-2001ext+<ext>        Use Verilog 2001 with file extension <ext>
\&     +1364\-2005ext+<ext>        Use Verilog 2005 with file extension <ext>
\&     +1800\-2005ext+<ext>        Use SystemVerilog 2005 with file extension <ext>
\&     +1800\-2009ext+<ext>        Use SystemVerilog 2009 with file extension <ext>
\&     +1800\-2012ext+<ext>        Use SystemVerilog 2012 with file extension <ext>
\&     +1800\-2017ext+<ext>        Use SystemVerilog 2017 with file extension <ext>
\&    \-\-assert                    Enable all assertions
\&    \-\-autoflush                 Flush streams after all $displays
\&    \-\-bbox\-sys                  Blackbox unknown $system calls
\&    \-\-bbox\-unsup                Blackbox unsupported language features
\&    \-\-bin <filename>            Override Verilator binary
\&    \-\-build                     Build model executable/library after Verilation
\&     \-CFLAGS <flags>            C++ compiler arguments for makefile
\&    \-\-cc                        Create C++ output
\&    \-\-cdc                       Clock domain crossing analysis
\&    \-\-clk <signal\-name>         Mark specified signal as clock
\&    \-\-make <build\-tool>         Generate scripts for specified build tool
\&    \-\-compiler <compiler\-name>  Tune for specified C++ compiler
\&    \-\-converge\-limit <loops>    Tune convergence settle time
\&    \-\-coverage                  Enable all coverage
\&    \-\-coverage\-line             Enable line coverage
\&    \-\-coverage\-max\-width <width>   Maximum array depth for coverage
\&    \-\-coverage\-toggle           Enable toggle coverage
\&    \-\-coverage\-user             Enable SVL user coverage
\&    \-\-coverage\-underscore       Enable coverage of _signals
\&     \-D<var>[=<value>]          Set preprocessor define
\&    \-\-debug                     Enable debugging
\&    \-\-debug\-check               Enable debugging assertions
\&    \-\-no\-debug\-leak             Disable leaking memory in \-\-debug mode
\&    \-\-debugi <level>            Enable debugging at a specified level
\&    \-\-debugi\-<srcfile> <level>  Enable debugging a source file at a level
\&    \-\-default\-language <lang>   Default language to parse
\&     +define+<var>=<value>      Set preprocessor define
\&    \-\-dpi\-hdr\-only              Only produce the DPI header file
\&    \-\-dump\-defines              Show preprocessor defines with \-E
\&    \-\-dump\-tree                 Enable dumping .tree files
\&    \-\-dump\-treei <level>        Enable dumping .tree files at a level
\&    \-\-dump\-treei\-<srcfile> <level>  Enable dumping .tree file at a source file at a level
\&    \-\-dump\-tree\-addrids         Use short identifiers instead of addresses
\&     \-E                         Preprocess, but do not compile
\&    \-\-error\-limit <value>       Abort after this number of errors
\&    \-\-exe                       Link to create executable
\&    \-\-expand\-limit <value>      Set expand optimization limit
\&     \-F <file>                  Parse arguments from a file, relatively
\&     \-f <file>                  Parse arguments from a file
\&     \-FI <file>                 Force include of a file
\&    \-\-flatten                   Force inlining of all modules, tasks and functions
\&     \-G<name>=<value>           Overwrite top\-level parameter
\&    \-\-gdb                       Run Verilator under GDB interactively
\&    \-\-gdbbt                     Run Verilator under GDB for backtrace
\&    \-\-generate\-key              Create random key for \-\-protect\-key
\&    \-\-getenv <var>              Get environment variable with defaults
\&    \-\-help                      Display this help
\&    \-\-hierarchical              Enable hierarchical Verilation
\&     \-I<dir>                    Directory to search for includes
\&     \-j <jobs>                  Parallelism for \-\-build
\&    \-\-gate\-stmts <value>        Tune gate optimizer depth
\&    \-\-if\-depth <value>          Tune IFDEPTH warning
\&     +incdir+<dir>              Directory to search for includes
\&    \-\-inline\-mult <value>       Tune module inlining
\&     \-LDFLAGS <flags>           Linker pre\-object arguments for makefile
\&    \-\-l2\-name <value>           Verilog scope name of the top module
\&    \-\-language <lang>           Default language standard to parse
\&     +libext+<ext>+[ext]...     Extensions for finding modules
\&    \-\-lint\-only                 Lint, but do not make output
\&     \-MAKEFLAGS <flags>         Arguments to pass to make during \-\-build
\&    \-\-max\-num\-width <value>     Maximum number width (default: 64K)
\&    \-\-MMD                       Create .d dependency files
\&    \-\-MP                        Create phony dependency targets
\&    \-\-Mdir <directory>          Name of output object directory
\&    \-\-no\-merge\-const\-pool       Disable merging of different types in const pool
\&    \-\-mod\-prefix <topname>      Name to prepend to lower classes
\&    \-\-no\-clk <signal\-name>      Prevent marking specified signal as clock
\&    \-\-no\-decoration             Disable comments and symbol decorations
\&    \-\-no\-pins64                 Don\*(Aqt use vluint64_t\*(Aqs for 33\-64 bit sigs
\&    \-\-no\-skip\-identical         Disable skipping identical output
\&     +notimingchecks            Ignored
\&     \-O0                        Disable optimizations
\&     \-O3                        High performance optimizations
\&     \-O<optimization\-letter>    Selectable optimizations
\&     \-o <executable>            Name of final executable
\&    \-\-no\-order\-clock\-delay      Disable ordering clock enable assignments
\&    \-\-no\-verilate               Skip verilation and just compile previously Verilated code.
\&    \-\-output\-split <statements>          Split .cpp files into pieces
\&    \-\-output\-split\-cfuncs <statements>   Split model functions
\&    \-\-output\-split\-ctrace <statements>   Split tracing functions
\&     \-P                         Disable line numbers and blanks with \-E
\&    \-\-pins\-bv <bits>            Specify types for top level ports
\&    \-\-pins\-sc\-uint              Specify types for top level ports
\&    \-\-pins\-sc\-biguint           Specify types for top level ports
\&    \-\-pins\-uint8                Specify types for top level ports
\&    \-\-pipe\-filter <command>     Filter all input through a script
\&    \-\-pp\-comments               Show preprocessor comments with \-E
\&    \-\-prefix <topname>          Name of top level class
\&    \-\-prof\-c                    Compile C++ code with profiling
\&    \-\-prof\-cfuncs               Name functions for profiling
\&    \-\-prof\-threads              Enable generating gantt chart data for threads
\&    \-\-protect\-key <key>         Key for symbol protection
\&    \-\-protect\-ids               Hash identifier names for obscurity
\&    \-\-protect\-lib <name>        Create a DPI protected library
\&    \-\-private                   Debugging; see docs
\&    \-\-public                    Debugging; see docs
\&    \-\-public\-flat\-rw            Mark all variables, etc as public_flat_rw
\&     \-pvalue+<name>=<value>     Overwrite toplevel parameter
\&    \-\-quiet\-exit                Don\*(Aqt print the command on failure
\&    \-\-relative\-includes         Resolve includes relative to current file
\&    \-\-reloop\-limit              Minimum iterations for forming loops
\&    \-\-report\-unoptflat          Extra diagnostics for UNOPTFLAT
\&    \-\-rr                        Run Verilator and record with rr
\&    \-\-savable                   Enable model save\-restore
\&    \-\-sc                        Create SystemC output
\&    \-\-stats                     Create statistics file
\&    \-\-stats\-vars                Provide statistics on variables
\&     \-sv                        Enable SystemVerilog parsing
\&     +systemverilogext+<ext>    Synonym for +1800\-2017ext+<ext>
\&    \-\-threads <threads>         Enable multithreading
\&    \-\-threads\-dpi <mode>        Enable multithreaded DPI
\&    \-\-threads\-max\-mtasks <mtasks>  Tune maximum mtask partitioning
\&    \-\-timescale <timescale>     Sets default timescale
\&    \-\-timescale\-override <timescale>  Overrides all timescales
\&    \-\-top <topname>             Alias of \-\-top\-module
\&    \-\-top\-module <topname>      Name of top level input module
\&    \-\-trace                     Enable waveform creation
\&    \-\-trace\-coverage            Enable tracing of coverage
\&    \-\-trace\-depth <levels>      Depth of tracing
\&    \-\-trace\-fst                 Enable FST waveform creation
\&    \-\-trace\-max\-array <depth>   Maximum bit width for tracing
\&    \-\-trace\-max\-width <width>   Maximum array depth for tracing
\&    \-\-trace\-params              Enable tracing of parameters
\&    \-\-trace\-structs             Enable tracing structure names
\&    \-\-trace\-threads <threads>   Enable waveform creation on separate threads
\&    \-\-trace\-underscore          Enable tracing of _signals
\&     \-U<var>                    Undefine preprocessor define
\&    \-\-unroll\-count <loops>      Tune maximum loop iterations
\&    \-\-unroll\-stmts <stmts>      Tune maximum loop body size
\&    \-\-unused\-regexp <regexp>    Tune UNUSED lint signals
\&     \-V                         Verbose version and config
\&     \-v <filename>              Verilog library
\&     +verilog1995ext+<ext>      Synonym for +1364\-1995ext+<ext>
\&     +verilog2001ext+<ext>      Synonym for +1364\-2001ext+<ext>
\&    \-\-version                   Displays program version and exits
\&    \-\-vpi                       Enable VPI compiles
\&    \-\-waiver\-output <filename>  Create a waiver file based on the linter warnings
\&     \-Wall                      Enable all style warnings
\&     \-Werror\-<message>          Convert warnings to errors
\&     \-Wfuture\-<message>         Disable unknown message warnings
\&     \-Wno\-<message>             Disable warning
\&     \-Wno\-context               Disable source context on warnings
\&     \-Wno\-fatal                 Disable fatal exit on warnings
\&     \-Wno\-lint                  Disable all lint warnings
\&     \-Wno\-style                 Disable all style warnings
\&     \-Wpedantic                 Warn on compliance\-test issues
\&    \-\-x\-assign <mode>           Assign non\-initial Xs to this value
\&    \-\-x\-initial <mode>          Assign initial Xs to this value
\&    \-\-x\-initial\-edge            Enable initial X\->0 and X\->1 edge triggers
\&    \-\-xml\-only                  Create XML parser output
\&    \-\-xml\-output                XML output filename
\&     \-y <dir>                   Directory to search for modules
.Ve
.PP
This is a short summary of the simulation runtime arguments, i.e. for the
final Verilated simulation runtime models.  See
<https://verilator.org/guide/latest/exe_verilator.html> for the detailed
description of these arguments.
.PP
.Vb 12
\&     +verilator+debug                  Enable debugging
\&     +verilator+debugi+<value>         Enable debugging at a level
\&     +verilator+error+limit+<value>    Set error limit
\&     +verilator+help                   Display help
\&     +verilator+noassert               Disable assert checking
\&     +verilator+prof+threads+file+<filename>  Set profile filename
\&     +verilator+prof+threads+start+<value>    Set profile starting point
\&     +verilator+prof+threads+window+<value>   Set profile duration
\&     +verilator+rand+reset+<value>     Set random reset technique
\&     +verilator+seed+<value>           Set random seed
\&     +verilator+V                      Verbose version and config
\&     +verilator+version                Show version and exit
.Ve
.SH "DISTRIBUTION"
.IX Header "DISTRIBUTION"
The latest version is available from <https://verilator.org>.
.PP
Copyright 2003\-2021 by Wilson Snyder. This program is free software; you can
redistribute it and/or modify the Verilator internals under the terms of
either the \s-1GNU\s0 Lesser General Public License Version 3 or the Perl Artistic
License Version 2.0.
.PP
All Verilog and \*(C+/SystemC code quoted within this documentation file are
released as Creative Commons Public Domain (\s-1CC0\s0).  Many example files and
test files are likewise released under \s-1CC0\s0 into effectively the Public
Domain as described in the files themselves.
.SH "SEE ALSO"
.IX Header "SEE ALSO"
verilator_coverage, verilator_gantt, verilator_profcfunc, make,
.PP
\&\*(L"verilator \-\-help\*(R" which is the source for this document,
.PP
and <https://verilator.org/verilator_doc.html> for detailed documentation.
