$date
	Thu May  7 20:20:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_1_2_tb $end
$var wire 16 ! output2 [15:0] $end
$var wire 16 " output1 [15:0] $end
$var reg 16 # input1 [15:0] $end
$var reg 1 $ selector $end
$scope module mux $end
$var wire 16 % input1 [15:0] $end
$var wire 1 $ selector $end
$var wire 16 & output2 [15:0] $end
$var wire 16 ' output1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11010100100100 '
b0 &
b11010100100100 %
0$
b11010100100100 #
b11010100100100 "
b0 !
$end
#1
b0 "
b0 '
b11010100100100 !
b11010100100100 &
1$
#2
b11010100100100 "
b11010100100100 '
b0 !
b0 &
0$
#3
b0 "
b0 '
b11010100100100 !
b11010100100100 &
1$
