Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 02:59:55 PST 2020
Options: -legacy_ui -files /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/tcl/b15_400MHtz_slow_hvt.tcl 
Date:    Tue Nov 26 10:36:19 2024
Host:    DIGITAL-SERVER (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (131826584KB)
PID:     35518
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (24 seconds elapsed).

#@ Processing -files option
@genus 1> source /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/tcl/b15_400MHtz_slow_hvt.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC
  Setting attribute of root '/': 'init_hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells_hvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells_hvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNAHVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNAHVT' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells_hvt.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'b15' from file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'BEHAV' for entity 'b15'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'StateNA' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 86.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'Extended' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'NonAligned' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 615.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'b15'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: b15, recur: true)
Completed remove undriven muxes (accepts: 43, rejects: 0, runtime: 0.009s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: b15, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for source RTL...
Check completed for source RTL.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     16 , failed      0 (runtime  0.00)
 "get_ports"                - successful     14 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      6 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      7 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
##Generic Timing Info for library domain: _default_ typical gate delay: 182.5 ps std_slew: 29.2 ps std_load: 0.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[2]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[21]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 26 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'b15' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.015s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 45, runtime: 0.023s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.686s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.031s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.005s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Number of big hc bmuxes before = 0
new_area=12011850  new_slack=-175.70  new_is_better=1
new_area=2406373950  new_slack=-3098.80  new_is_better=1
new_area=2334302850  new_slack=-761.10  new_is_better=1
new_area=108106650  new_slack=-320.20  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'b15':
          live_trim(10) sop(3) output_trim(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'b15'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:14 Speculation: 0
MAXCSA: Successfully built Maximal CSA Expression Expr0
MAXCSA: Successfully built Maximal CSA Expression Expr1
MAXCSA: Successfully built Maximal CSA Expression Expr2
MAXCSA: Successfully built Maximal CSA Expression Expr3
MAXCSA: Successfully built Maximal CSA Expression Expr4
MAXCSA: Successfully built Maximal CSA Expression Expr5
MAXCSA: Successfully built Maximal CSA Expression Expr6
MAXCSA: Successfully built Maximal CSA Expression Expr7
MAXCSA: Successfully built Maximal CSA Expression Expr8
MAXCSA: Successfully built Maximal CSA Expression Expr9
MAXCSA: Successfully built Maximal CSA Expression Expr10
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_5, final_adder_ADD_TC_OP_1)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_23, final_adder_ADD_TC_OP_7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_SUB_TC_OP_26, final_adder_SUB_TC_OP_220)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (ADD_TC_OP_213, ADD_TC_OP206, ADD_TC_OP_210)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (csa_tree_SUB_TC_OP235_spec2, csa_tree_SUB_TC_OP235_spec0)

new_area=233563750  new_slack=-2277.30  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=233563750  new_slack=-2270.90  new_is_better=0
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=1079731850  new_slack=-815.90  new_is_better=1
new_area=300296250  new_slack=-506.20  new_is_better=1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in b15':
	  (addinc_add_338_51, addinc_add_314_41)
	  (inc_add_197_25, inc_add_125_23)
	  (final_adder_sub_357_67, final_adder_add_360_67)
	  (final_adder_add_536_56, final_adder_add_371_59, final_adder_add_344_56)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in b15':
	  (csa_tree_sub_357_67, csa_tree_add_360_67)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in b15':
	  (inc_add_197_25, inc_add_125_23)
	  (final_adder_sub_357_67, add_360_67)
	  (inc_add_338_51, inc_add_309_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in b15':
	  (addinc_add_338_51, addinc_add_314_41)
	  (inc_add_197_25, inc_add_125_23)
	  (final_adder_add_536_56, final_adder_add_371_59)

new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=1079731850  new_slack=-815.90  new_is_better=1
new_area=322985300  new_slack=-448.70  new_is_better=1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in b15':
	  (inc_add_197_25, inc_add_125_23)
	  (inc_add_338_51, inc_add_309_51)

new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=1004991450  new_slack=-815.90  new_is_better=1
new_area=322985300  new_slack=-448.70  new_is_better=1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in b15':
	  (inc_add_197_25, inc_add_125_23)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in b15':
	  (inc_add_338_51, inc_add_309_51)

new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=236233050  new_slack=-639.20  new_is_better=1
new_area=1004991450  new_slack=-815.90  new_is_better=1
new_area=322985300  new_slack=-448.70  new_is_better=1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in b15':
	  (add_197_25, add_125_23)
	  (add_314_41, add_338_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in b15':
	  (final_adder_sub_357_67, final_adder_add_360_67)
	  (final_adder_add_536_56, final_adder_add_371_59, final_adder_add_344_56)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in b15':
	  (csa_tree_sub_357_67, csa_tree_add_360_67)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in b15: area: 16324104150 ,dp = 64 mux = 68 sg = slow         worst_clk_period: 0.0000 
    wns: 21435  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3798595  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in b15: area: 20209270300 ,dp = 44 mux = 67 sg = fast         worst_clk_period: 0.0000 
    wns: 26380  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3907168  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in b15: area: 15750204650 ,dp = 45 mux = 63 sg = very_slow    worst_clk_period: 0.0000 
    wns: 24510  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3952230  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in b15: area: 25518508000 ,dp = 47 mux = 67 sg = very_fast    worst_clk_period: 0.0000 
    wns: 21435  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3453191  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in b15: area: 19463200950 ,dp = 45 mux = 65 sg = very_fast    worst_clk_period: 0.0000 
    wns: 24510  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3563717  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c5 in b15: area: 20022419300 ,dp = 61 mux = 66 sg = very_fast    worst_clk_period: 0.0000 
    wns: 24510  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3528235  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c6 in b15: area: 20326719500 ,dp = 44 mux = 67 sg = very_fast    worst_clk_period: 0.0000 
    wns: 26380  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3920194  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0

CDN_DP_region_0_0_c7 in b15: area: 40816266300 ,dp = 68 mux = 70 sg = very_fast    worst_clk_period: 0.0000 
    wns: 27051  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  4635858  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c3 in b15: area: 25518508000 ,dp = 47 mux = 67 sg = very_fast    worst_clk_period: 0.0000 
    wns: 21435  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  3453191  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 15750204650.  Fastest config wns;  21435
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c3)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      16324104150        20209270300        15750204650        25518508000        19463200950        20022419300        20326719500        40816266300  
##>            WNS         -2143.50           -2638.00           -2451.00           -2143.50           -2451.00           -2451.00           -2638.00           -2705.10  
##>            TNS          3798595            3907168            3952230            3453191            3563717            3528235            3920194            4635858  
##>    Num Rewrite                0                 17                  7                 14                  8                  8                 18                 18  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  5                  3                  3                  2                  2                  5                  5  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  3                  1                  2                  0                  7  
##>     Runtime(s)                0                 31                 13                142                121                108                 21                140  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c3
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            16324104150 (      )    -2143.50 (        )       3798595 (        )              
##> datapath_rewrite_one_def       START            16324104150 ( +0.00)    -2143.50 (   +0.00)       3798595 (       0)              
##>  fast_cse_elim                 START            16324104150 ( +0.00)    -2143.50 (   +0.00)       3798595 (       0)              
##>                                  END            15902354750 ( -2.58)    -2143.50 (   +0.00)       3795272 (   -3323)           0  
##>  fast_cse_elim                 START            15902354750 ( +0.00)    -2143.50 (   +0.00)       3795272 (       0)              
##>                                  END            15902354750 ( +0.00)    -2143.50 (   +0.00)       3795272 (       0)           0  
##>  rewrite                       START            15902354750 ( +0.00)    -2143.50 (   +0.00)       3795272 (       0)              (a,csaa) add_c_with_invselect_version1 --> add_c_with_invselect_version2
##>                                  END            15911697300 ( +0.06)    -2143.50 (   +0.00)       3793328 (   -1944)           0  
##>  rewrite                       START            15911697300 ( +0.00)    -2143.50 (   +0.00)       3793328 (       0)              (a,ar) add_c_ohmux_version1 --> add_c_ohmux_version2
##>                                  END            15902354750 ( -0.06)    -2141.90 (   +1.60)       3790028 (   -3300)           0  
##>  fast_cse_elim                 START            15902354750 ( +0.00)    -2141.90 (   +0.00)       3790028 (       0)              
##>                                  END            15901020100 ( -0.01)    -2141.90 (   +0.00)       3790028 (       0)           0  
##>  fast_cse_elim                 START            15901020100 ( +0.00)    -2141.90 (   +0.00)       3790028 (       0)              
##>                                  END            15901020100 ( +0.00)    -2141.90 (   +0.00)       3790028 (       0)           0  
##>  rewrite                       START            15901020100 ( +0.00)    -2141.90 (   +0.00)       3790028 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            15897016150 ( -0.03)    -2141.90 (   +0.00)       3788297 (   -1731)           0  
##>  rewrite                       START            15897016150 ( +0.00)    -2141.90 (   +0.00)       3788297 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            15893012200 ( -0.03)    -2141.90 (   +0.00)       3786644 (   -1653)           0  
##>  rewrite                       START            15893012200 ( +0.00)    -2141.90 (   +0.00)       3786644 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            15887673600 ( -0.03)    -2141.90 (   +0.00)       3786644 (       0)           0  
##>  fast_cse_elim                 START            15887673600 ( +0.00)    -2141.90 (   +0.00)       3786644 (       0)              
##>                                  END            15885004300 ( -0.02)    -2141.90 (   +0.00)       3787093 (     449)           0  
##>                                  END            15885004300 ( -2.69)    -2141.90 (   +1.60)       3787093 (  -11502)           0  
##> csa_opto                       START            15885004300 ( +0.00)    -2141.90 (   +0.00)       3787093 (       0)              
##>                                  END            24542878850 (+54.50)    -2377.10 ( -235.20)       4029428 (  242335)           0  
##>                                  END            24542878850 (+50.35)    -2377.10 ( -233.60)       4029428 (  230833)           0  
##>canonicalize_by_names           START            24542878850 ( +0.00)    -2377.10 (   +0.00)       4029428 (       0)              
##>                                  END            24542878850 ( +0.00)    -2377.10 (   +0.00)       4029428 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            24542878850 ( +0.00)    -2377.10 (   +0.00)       4029428 (       0)              
##> rewrite                        START            23752766050 ( -3.22)    -2377.10 (   +0.00)       3846260 ( -183168)              (a,csaa) combined_csa2_unsigned_csa_unsigned_from --> combined_csa2_unsigned_csa_unsigned_to
##>                                  END            22641002600 ( -4.68)    -2377.10 (   +0.00)       3440781 ( -405479)           0  
##> rewrite                        START            22641002600 ( +0.00)    -2377.10 (   +0.00)       3440781 (       0)              (a,csaa) combined_csa2_unsigned_csa_unsigned_from --> combined_csa2_unsigned_csa_unsigned_to
##>                                  END            21529239150 ( -4.91)    -2377.10 (   +0.00)       3223522 ( -217259)           0  
##> rewrite                        START            21529239150 ( +0.00)    -2377.10 (   +0.00)       3223522 (       0)              (a,csaa) combined_csa2_unsigned_csa2_unsigned_from --> combined_csa2_unsigned_csa2_unsigned_to
##>                                  END            21495872900 ( -0.15)    -2377.10 (   +0.00)       2942501 ( -281021)           0  
##>                                  END            21495872900 (-12.42)    -2377.10 (   +0.00)       2942501 (-1086927)           2  
##>datapath_csa_factoring_one_gde  START            21495872900 ( +0.00)    -2377.10 (   +0.00)       2942501 (       0)              
##>                                  END            21495872900 ( +0.00)    -2377.10 (   +0.00)       2942501 (       0)           0  
##>dpopt_share_one_def             START            21495872900 ( +0.00)    -2377.10 (   +0.00)       2942501 (       0)              
##>                                  END            19642044050 ( -8.62)    -2377.10 (   +0.00)       2926471 (  -16030)          23  
##>datapath_rewrite_post_share     START            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)              
##>                                  END            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)           0  
##>dp_combine_const_mult_with_com  START            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)              
##>                                  END            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)           0  
##>speculate_in_gdef               START            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)              
##> pre_speculate_mux_merge        START            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)              
##>                                  END            19642044050 ( +0.00)    -2377.10 (   +0.00)       2926471 (       0)           0  
##> createMaxCarrySave             START            23596612000 (+20.13)    -2228.00 ( +149.10)       2818642 ( -107829)              
##>  datapath_rewrite_one_def      START            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)              
##>   fast_cse_elim                START            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)              
##>                                  END            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)           0  
##>   fast_cse_elim                START            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)              
##>                                  END            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)           0  
##>                                  END            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)           0  
##>  csa_opto                      START            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)              
##>                                  END            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)           0  
##>                                  END            23596612000 ( +0.00)    -2228.00 (   +0.00)       2818642 (       0)           0  
##> createMaxCarrySave             START            23268288100 ( -1.39)    -2225.30 (   +2.70)       2796223 (  -22419)              
##>  datapath_rewrite_one_def      START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              
##>   fast_cse_elim                START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>   fast_cse_elim                START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>   rewrite                      START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>   rewrite                      START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>  csa_opto                      START            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)              
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>                                  END            23268288100 ( +0.00)    -2225.30 (   +0.00)       2796223 (       0)           0  
##>                                  END            23237591150 (+18.31)    -2227.70 ( +149.40)       2798660 ( -127811)           0  
##>dp_operator_level_decompositio  START            23237591150 ( +0.00)    -2227.70 (   +0.00)       2798660 (       0)              
##>                                  END            23237591150 ( +0.00)    -2227.70 (   +0.00)       2798660 (       0)           0  
##>selective_flatten_dp_config     START            23237591150 ( +0.00)    -2227.70 (   +0.00)       2798660 (       0)              
##>                                  END            23162850750 ( -0.32)    -2231.30 (   -3.60)       2787829 (  -10831)           0  
##>createMaxCarrySave              START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)              
##> datapath_rewrite_one_def       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)              
##>  fast_cse_elim                 START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)              
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)           0  
##>  fast_cse_elim                 START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)              
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2787829 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2788676 (     847)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2788676 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (     726)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)           0  
##>  rewrite                       START            23162850750 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23529879500 ( +1.58)    -2231.30 (   +0.00)       2929773 (  140371)           0  
##>  rewrite                       START            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>                                  END            23529879500 ( +1.58)    -2231.30 (   +0.00)       2929773 (  141944)           0  
##> csa_opto                       START            23529879500 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              
##>                                  END            24945943150 ( +6.02)    -2231.30 (   +0.00)       3335330 (  405557)           0  
##>                                  END            24945943150 ( +7.70)    -2231.30 (   +0.00)       3335330 (  547501)           0  
##>datapath_rewrite_post_csa_one_  START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           1  
##>datapath_csa_factoring_one_gde  START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>dpopt_share_one_def             START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           6  
##>datapath_rewrite_post_share     START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>dp_combine_const_mult_with_com  START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>speculate_in_gdef               START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##> pre_speculate_mux_merge        START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##> createMaxCarrySave             START            25266259150 ( +1.28)    -2234.00 (   -2.70)       3359258 (   23928)              
##>  datapath_rewrite_one_def      START            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)              
##>   fast_cse_elim                START            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)              
##>                                  END            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)           0  
##>   fast_cse_elim                START            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)              
##>                                  END            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)           0  
##>                                  END            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)           0  
##>  csa_opto                      START            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)              
##>                                  END            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)           0  
##>                                  END            25266259150 ( +0.00)    -2234.00 (   +0.00)       3359258 (       0)           0  
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>dp_operator_level_decompositio  START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>selective_flatten_dp_config     START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>createMaxCarrySave              START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##> datapath_rewrite_one_def       START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>  fast_cse_elim                 START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>  fast_cse_elim                 START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>  rewrite                       START            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            24066408800 ( -3.53)    -2231.30 (   +0.00)       2958708 ( -376622)           0  
##>  rewrite                       START            24066408800 ( +0.00)    -2231.30 (   +0.00)       2958708 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23186874450 ( -3.65)    -2231.30 (   +0.00)       2789402 ( -169306)           0  
##>  rewrite                       START            23186874450 ( +0.00)    -2231.30 (   +0.00)       2789402 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +1.58)    -2231.30 (   +0.00)       2929773 (  140371)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>  rewrite                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)           0  
##>                                  END            23553903200 ( -5.58)    -2231.30 (   +0.00)       2929773 ( -405557)           0  
##> csa_opto                       START            23553903200 ( +0.00)    -2231.30 (   +0.00)       2929773 (       0)              
##>                                  END            24945943150 ( +5.91)    -2231.30 (   +0.00)       3335330 (  405557)           0  
##>                                  END            24945943150 ( +0.00)    -2231.30 (   +0.00)       3335330 (       0)           0  
##>context_based_simplify          START            25051380500 ( +0.42)    -2231.30 (   +0.00)       3316663 (  -18667)              
##>                                  END            24816482100 ( -0.94)    -2231.30 (   +0.00)       3249190 (  -67473)           0  
##>group_csa_final_adder_dp        START            24816482100 ( +0.00)    -2231.30 (   +0.00)       3249190 (       0)              
##>                                  END            25518508000 ( +2.83)    -2143.50 (  +87.80)       3453191 (  204001)           0  
##>dpopt_flatten_critical_muxes_i  START            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)              
##>                                  END            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)           0  
##>speculate_in_gdef               START            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)              
##> pre_speculate_mux_merge        START            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)              
##>                                  END            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)           0  
##>                                  END            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)           0  
##>create_score                    START            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)              
##>                                  END            25518508000 ( +0.00)    -2143.50 (   +0.00)       3453191 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c3
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 3 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(14), factoring(0), sharing(3), cmultcse(0), downsizing(0), speculation(3)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'b15'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: b15, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: b15, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
  Accepted mux data reorder optimization in module b15 for instance(s): mux_InstQueue[0]_391_70
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
  Accepted mux data reorder optimization in module b15 for instance(s): mux_InstQueue[0]_391_120
Completed mux data reorder optimization (accepts: 2, rejects: 0, runtime: 0.082s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: b15, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.549s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                           Message Text                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.                                                                                               |
| CDFG-508  |Warning |    3 |Removing unused register.                                                                                                          |
|           |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the        |
|           |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                       |
| CDFG-738  |Info    |  101 |Common subexpression eliminated.                                                                                                   |
| CDFG-739  |Info    |  101 |Common subexpression kept.                                                                                                         |
| CDFG-769  |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                               |
| CDFG-771  |Info    |    1 |Replaced logic with a constant value.                                                                                              |
| CDFG-893  |Info    |    4 |Optimized the MUX created for array read / write or variable shifter.                                                              |
| CWD-19    |Info    | 2675 |An implementation was inferred.                                                                                                    |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                         |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                    |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                              |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                         |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                      |
| DPOPT-10  |Info    |   26 |Optimized a mux chain.                                                                                                             |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                           |
| ELAB-5    |Info    |    1 |Binding to architecture.                                                                                                           |
| GB-6      |Info    |   15 |A datapath component has been ungrouped.                                                                                           |
| GLO-12    |Info    |   32 |Replacing a flip-flop with a logic constant 0.                                                                                     |
|           |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance  |
|           |        |      | attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted'          |
|           |        |      | (on Reason 'constant0').                                                                                                          |
| GLO-34    |Info    |    7 |Deleting instances not driving any primary outputs.                                                                                |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not  |
|           |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2  |
|           |        |      | or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this     |
|           |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.     |
| GLO-40    |Info    |    2 |Combinational hierarchical blocks with identical inputs have been merged.                                                          |
|           |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the                    |
|           |        |      | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to   |
|           |        |      | 'false'.                                                                                                                          |
| GLO-42    |Info    |    1 |Equivalent sequential instances have been merged.                                                                                  |
|           |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' |
|           |        |      | or the 'optimize_merge_seq' instance attribute to 'false'.                                                                        |
| LBR-9     |Warning |    2 |Library cell has no output pins defined.                                                                                           |
|           |        |      |Add the missing output pin(s)                                                                                                      |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell   |
|           |        |      | does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute        |
|           |        |      | 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from  |
|           |        |      | the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no      |
|           |        |      | output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the   |
|           |        |      | output function defined in the pin group (output pin)                                                                             |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                  |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                    |
|           |        |      | (because one of its outputs does not have a valid function.                                                                       |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                           |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                    |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                         |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                            |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                           |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                               |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                   |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                         |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                       |
| RTLOPT-30 |Info    |   15 |Accepted resource sharing opportunity.                                                                                             |
| RTLOPT-40 |Info    |   27 |Transformed datapath macro.                                                                                                        |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                      |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                                          |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'InstQueueRd_Addr_reg[4]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
new_area=591249950  new_slack=-1812.60  new_is_better=0
new_area=783439550  new_slack=-1513.90  new_is_better=1
new_area=266930000  new_slack=-876.50  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                              Message Text                                                               |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |   27 |A datapath component has been ungrouped.                                                                                                 |
| GLO-12 |Info |    1 |Replacing a flip-flop with a logic constant 0.                                                                                           |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance        |
|        |     |      | attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted'                |
|        |     |      | (on Reason 'constant0').                                                                                                                |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                      |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive  |
|        |     |      | any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If |
|        |     |      | the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the  |
|        |     |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLOCK' target slack:  -532 ps
Target path end-point (Pin: Datao_reg[30]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   415        100.0
Excluded from State Retention     415        100.0
    - Will not convert            415        100.0
      - Preserved                   0          0.0
      - Power intent excluded     415        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 672, CPU_Time 669.167812
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) | 100.0(100.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) | 100.0( 99.9) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     14423     45602       299
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      9555     28273       730
##>G:Misc                             673
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      674
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'b15' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 182.5 ps std_slew: 29.2 ps std_load: 0.8 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'b15' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  99.9( 99.9) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  99.9( 99.7) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
new_area=3428715850  new_slack=-1540.80  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLOCK' target slack:  -450 ps
Target path end-point (Pin: InstAddrPointer_reg[24]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                12399    -1031 
            Worst cost_group: CLOCK, WNS: -1031.5
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         CLOCK              -450    -1032     -20%     2500 

 
Global incremental target info
==============================
Cost Group 'CLOCK' target slack: -1031 ps
Target path end-point (Pin: InstAddrPointer_reg[17]/D (DFFRHQX4HVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   28 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               11057    -1119 
            Worst cost_group: CLOCK, WNS: -1119.2
            Path: InstQueueRd_Addr_reg[2]/CK --> InstAddrPointer_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         CLOCK             -1031    -1119      -2%     2500 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   415        100.0
Excluded from State Retention     415        100.0
    - Will not convert            415        100.0
      - Preserved                   0          0.0
      - Power intent excluded     415        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 68, CPU_Time 69.93407600000012
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  90.4( 90.6) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.4(  9.2) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/b15/fv_map.fv.json' for netlist 'fv/b15/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/b15/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.8640139999999974
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  90.1( 90.3) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.4(  9.1) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:02(00:00:02) |   0.4(  0.3) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.12552500000003874
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  90.1( 90.3) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.4(  9.1) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:02(00:00:02) |   0.4(  0.3) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/b15 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  90.1( 90.2) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.4(  9.1) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:02(00:00:02) |   0.4(  0.3) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:47) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:49:13 (Nov26) |  716.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 11057    -1119   -174353       250        0
            Worst cost_group: CLOCK, WNS: -1119.2
            Path: InstQueueRd_Addr_reg[2]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                11057    -1119   -174353       250        0
            Worst cost_group: CLOCK, WNS: -1119.2
            Path: InstQueueRd_Addr_reg[2]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11225     -875   -141383       250        0
            Worst cost_group: CLOCK, WNS: -875.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11229     -859   -140486       250        0
            Worst cost_group: CLOCK, WNS: -859.4
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       241  (      106 /      106 )  1.08
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        65  (        0 /        0 )  0.00
    plc_st_fence        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
      plc_laf_st        65  (        0 /        0 )  0.00
 plc_laf_st_fence        65  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        83  (        8 /        8 )  0.34
   plc_laf_lo_st        63  (        0 /        0 )  0.00
       plc_lo_st        63  (        0 /        0 )  0.00
        mb_split        63  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  11229     -859   -140486       250        0
            Worst cost_group: CLOCK, WNS: -859.4
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_tns                  11357     -841   -111708      7972        0
            Worst cost_group: CLOCK, WNS: -841.1
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_tns                  11357     -841   -111708      7972        0
            Worst cost_group: CLOCK, WNS: -841.1
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1851  (      243 /      379 )  4.39
   plc_laf_lo_st      1608  (        0 /        0 )  0.00
       plc_lo_st      1608  (        0 /        0 )  0.00
            fopt      1608  (        0 /        0 )  0.11
       crit_dnsz      3107  (      217 /      416 )  6.27
             dup      1391  (       12 /       17 )  0.33
        setup_dn      1379  (       38 /       41 )  0.30
        mb_split      1341  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 13, CPU_Time 14.664572000000135
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  88.3( 88.7) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.2(  9.0) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:02(00:00:02) |   0.4(  0.3) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:47) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:49:13 (Nov26) |  716.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:52(00:13:00) |  00:00:14(00:00:13) |   1.9(  1.7) |   10:49:26 (Nov26) |  719.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:36:48 (Nov26) |  299.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:34) |  00:11:09(00:11:12) |  88.3( 88.7) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:11:35) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:01 (Nov26) |  730.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:35) |  00:00:01(00:00:00) |   0.1(  0.0) |   10:48:01 (Nov26) |  730.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:11:36) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:48:02 (Nov26) |  730.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:35(00:12:44) |  00:01:09(00:01:08) |   9.2(  9.0) |   10:49:10 (Nov26) |  716.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:02(00:00:02) |   0.4(  0.3) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:49:12 (Nov26) |  716.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:37(00:12:47) |  00:00:00(00:00:01) |   0.0(  0.1) |   10:49:13 (Nov26) |  716.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:52(00:13:00) |  00:00:14(00:00:13) |   1.9(  1.7) |   10:49:26 (Nov26) |  719.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:52(00:13:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:49:26 (Nov26) |  719.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      9555     28273       730
##>M:Pre Cleanup                        0         -         -      9555     28273       730
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      5813     11057       716
##>M:Const Prop                         0     -1119    174353      5813     11057       716
##>M:Cleanup                           13      -841    111708      5883     11357       719
##>M:MBCI                               0         -         -      5883     11357       719
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              70
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       85
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'b15'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'b15' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 11357     -841   -111708      7972        0
            Worst cost_group: CLOCK, WNS: -841.1
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
-------------------------------------------------------------------------------
 const_prop                11357     -841   -111708      7972        0
            Worst cost_group: CLOCK, WNS: -841.1
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 simp_cc_inputs            11347     -840   -111131      7972        0
            Worst cost_group: CLOCK, WNS: -840.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                11347     -840   -111131      7972        0
            Worst cost_group: CLOCK, WNS: -840.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11420     -823   -118718      7972        0
            Worst cost_group: CLOCK, WNS: -823.9
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11427     -814   -117957      7972        0
            Worst cost_group: CLOCK, WNS: -814.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11426     -812   -117223      7972        0
            Worst cost_group: CLOCK, WNS: -812.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11429     -811   -117075      7972        0
            Worst cost_group: CLOCK, WNS: -811.0
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       206  (       24 /       26 )  0.43
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       109  (        0 /        0 )  0.00
    plc_st_fence       109  (        0 /        0 )  0.00
        plc_star       109  (        0 /        0 )  0.00
      plc_laf_st       109  (        0 /        0 )  0.00
 plc_laf_st_fence       109  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       109  (        0 /        0 )  0.00
       plc_lo_st       109  (        0 /        0 )  0.00
            fopt       109  (        0 /        0 )  0.01
       crit_dnsz       437  (       18 /       19 )  0.73
             dup       109  (        1 /        1 )  0.04
            fopt       152  (        8 /        9 )  0.46
        setup_dn       106  (        0 /        0 )  0.00
         buf2inv       106  (        0 /        0 )  0.00
        mb_split       106  (        0 /        0 )  0.00
             exp        24  (        3 /       13 )  0.27
       gate_deco        76  (        0 /        0 )  1.55
       gcomp_tim        53  (        1 /        5 )  0.34
  inv_pair_2_buf       107  (        0 /        0 )  0.00

 init_drc                  11429     -811   -117075      7972        0
            Worst cost_group: CLOCK, WNS: -811.0
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 incr_max_trans            11445     -811   -116896       125        0
            Worst cost_group: CLOCK, WNS: -811.0
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         5  (        0 /        0 )  0.00
        plc_star         5  (        0 /        0 )  0.00
        drc_bufs        10  (        4 /        4 )  0.02
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
      simple_buf         1  (        0 /        0 )  0.01
             dup         1  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        1 )  0.00
       crit_upsz         1  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  11445     -811   -116896       125        0
            Worst cost_group: CLOCK, WNS: -811.0
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 incr_tns                  11507     -809   -104084       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 incr_tns                  11507     -809   -104084       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1554  (      100 /      234 )  3.64
   plc_laf_lo_st      1454  (        0 /        0 )  0.00
       plc_lo_st      1454  (        0 /        0 )  0.00
            fopt      1454  (        0 /        0 )  0.13
       crit_dnsz      2669  (      153 /      300 )  5.17
             dup      1301  (        6 /       12 )  0.27
        setup_dn      1295  (       18 /       19 )  0.18
         buf2inv      1277  (        0 /        0 )  0.00
        mb_split      1277  (        0 /        0 )  0.01

 init_area                 11507     -809   -104084       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 undup                     11477     -809   -104055       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 rem_buf                   11425     -809   -102930       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 rem_inv                   11409     -809   -102036       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 merge_bi                  11379     -809   -101091       195        0
            Worst cost_group: CLOCK, WNS: -809.4
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 merge_bi                  11380     -808   -101045       195        0
            Worst cost_group: CLOCK, WNS: -808.9
            Path: InstQueueRd_Addr_reg[2]/CK --> InstAddrPointer_reg[17]/D
 rem_inv_qb                11350     -807   -101135       195        0
            Worst cost_group: CLOCK, WNS: -807.6
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 io_phase                  11341     -807   -101020       195        0
            Worst cost_group: CLOCK, WNS: -807.6
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 gate_comp                 11280     -807   -100646       195        0
            Worst cost_group: CLOCK, WNS: -807.2
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 glob_area                 11263     -807    -99556       195        0
            Worst cost_group: CLOCK, WNS: -807.0
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[17]/D
 area_down                 11232     -806    -99358       195        0
            Worst cost_group: CLOCK, WNS: -806.4
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 rem_buf                   11222     -806    -98974       195        0
            Worst cost_group: CLOCK, WNS: -806.4
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 rem_inv                   11219     -806    -98839       195        0
            Worst cost_group: CLOCK, WNS: -806.4
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 merge_bi                  11218     -806    -98713       195        0
            Worst cost_group: CLOCK, WNS: -806.4
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        61  (       22 /       45 )  0.53
         rem_buf        57  (       27 /       39 )  0.25
         rem_inv        75  (       22 /       46 )  0.35
        merge_bi        73  (       38 /       63 )  0.45
      rem_inv_qb       132  (        1 /        2 )  0.42
        io_phase        79  (       22 /       36 )  0.35
       gate_comp       882  (      102 /      141 )  4.16
       gcomp_mog         3  (        0 /        0 )  0.33
       glob_area        40  (       26 /       40 )  1.05
       area_down       126  (       25 /       59 )  2.35
      size_n_buf         4  (        0 /        0 )  0.23
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        30  (        6 /       12 )  0.13
         rem_inv        46  (        5 /       14 )  0.18
        merge_bi        36  (        2 /       24 )  0.27
      rem_inv_qb        89  (        0 /        2 )  0.31

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                11218     -806    -98713       195        0
            Worst cost_group: CLOCK, WNS: -806.4
            Path: InstQueueRd_Addr_reg[1]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11218     -803    -98737       195        0
            Worst cost_group: CLOCK, WNS: -803.1
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_delay                11222     -800    -98852       195        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        97  (        8 /        8 )  0.24
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        63  (        0 /        0 )  0.00
    plc_st_fence        63  (        0 /        0 )  0.00
        plc_star        63  (        0 /        0 )  0.00
      plc_laf_st        63  (        0 /        0 )  0.00
 plc_laf_st_fence        63  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        63  (        0 /        0 )  0.00
       plc_lo_st        63  (        0 /        0 )  0.00
            fopt        63  (        0 /        0 )  0.00
       crit_dnsz       181  (        0 /        0 )  0.25
             dup        63  (        0 /        0 )  0.02
            fopt        63  (        0 /        0 )  0.13
        setup_dn        63  (        0 /        0 )  0.00
         buf2inv        63  (        0 /        0 )  0.00
        mb_split        63  (        0 /        0 )  0.00
             exp         7  (        0 /        3 )  0.04
       gate_deco        48  (        0 /        0 )  0.96
       gcomp_tim        32  (        2 /        2 )  0.16
  inv_pair_2_buf        63  (        0 /        0 )  0.00

 init_drc                  11222     -800    -98852       195        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 incr_max_trans            11224     -800    -98852       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
        drc_bufs         6  (        1 /        2 )  0.01
        drc_fopt         2  (        0 /        0 )  0.00
        drc_bufb         2  (        0 /        0 )  0.00
      simple_buf         2  (        0 /        0 )  0.01
             dup         2  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        1 )  0.00
       crit_upsz         2  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 11224     -800    -98852       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 undup                     11216     -800    -98831       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 rem_buf                   11212     -800    -98832       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 rem_inv                   11210     -800    -98832       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 merge_bi                  11209     -800    -98457       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 merge_bi                  11209     -800    -98457       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 rem_inv_qb                11205     -800    -98381       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 gate_comp                 11190     -800    -98383       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 glob_area                 11189     -800    -98383       173        0
            Worst cost_group: CLOCK, WNS: -800.5
            Path: InstQueueRd_Addr_reg[3]/CK --> InstAddrPointer_reg[17]/D
 area_down                 11172     -800    -98440       173        0
            Worst cost_group: CLOCK, WNS: -800.3
            Path: InstQueueRd_Addr_reg[0]/CK --> InstAddrPointer_reg[11]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        42  (        6 /       21 )  0.41
         rem_buf        25  (        2 /        7 )  0.11
         rem_inv        40  (        2 /        9 )  0.17
        merge_bi        35  (        6 /       15 )  0.21
      rem_inv_qb        88  (        1 /        2 )  0.27
        io_phase        52  (        0 /       13 )  0.23
       gate_comp       724  (       19 /       58 )  3.29
       gcomp_mog         3  (        0 /        0 )  0.31
       glob_area        30  (        6 /       30 )  1.05
       area_down       121  (       10 /       52 )  2.10
      size_n_buf         1  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'b15'.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'b15'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : b15
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  17%  35%  53%  82% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/reports/b15_400MHtz_slow_hvt_power.rpt
Normal exit.