

================================================================
== Synthesis Summary Report of 'mem_read_top_rfi_C'
================================================================
+ General Information: 
    * Date:           Thu Jul  6 01:43:03 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        mem_read_top_rfi_C
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |        Modules       |  Issue |       | Latency | Latency| Iteration|         | Trip |          |        |    |           |           |     |
    |        & Loops       |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +----------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ mem_read_top_rfi_C  |  Timing|  -0.29|        -|       -|         -|        -|     -|        no|  8 (2%)|   -|  1301 (1%)|  1678 (3%)|    -|
    | o Loop 1             |      II|   7.30|        -|       -|        11|        2|     -|       yes|       -|   -|          -|          -|    -|
    +----------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------------+--------+-------+--------+------------------------------------+----------------------------------------------------------+
| Interface     | Register              | Offset | Width | Access | Description                        | Bit Fields                                               |
+---------------+-----------------------+--------+-------+--------+------------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL                  | 0x00   | 32    | RW     | Control signals                    | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER                  | 0x04   | 32    | RW     | Global Interrupt Enable Register   | 0=Enable                                                 |
| s_axi_control | IP_IER                | 0x08   | 32    | RW     | IP Interrupt Enable Register       | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR                | 0x0c   | 32    | RW     | IP Interrupt Status Register       | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | raw_data_real_i_mem_1 | 0x10   | 32    | W      | Data signal of raw_data_real_i_mem |                                                          |
| s_axi_control | raw_data_real_i_mem_2 | 0x14   | 32    | W      | Data signal of raw_data_real_i_mem |                                                          |
| s_axi_control | raw_data_im_i_mem_1   | 0x1c   | 32    | W      | Data signal of raw_data_im_i_mem   |                                                          |
| s_axi_control | raw_data_im_i_mem_2   | 0x20   | 32    | W      | Data signal of raw_data_im_i_mem   |                                                          |
+---------------+-----------------------+--------+-------+--------+------------------------------------+----------------------------------------------------------+

* AXIS
+------------------------+---------------+-------+--------+--------+
| Interface              | Register Mode | TDATA | TREADY | TVALID |
+------------------------+---------------+-------+--------+--------+
| raw_data_im_i_stream   | both          | 64    | 1      | 1      |
| raw_data_real_i_stream | both          | 64    | 1      | 1      |
+------------------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------------+-----------+--------------------+
| Argument               | Direction | Datatype           |
+------------------------+-----------+--------------------+
| raw_data_real_i_mem    | in        | double*            |
| raw_data_real_i_stream | out       | stream<double, 0>& |
| raw_data_im_i_mem      | in        | double*            |
| raw_data_im_i_stream   | out       | stream<double, 0>& |
+------------------------+-----------+--------------------+

* SW-to-HW Mapping
+------------------------+------------------------+-----------+----------+-------------------------------------------------+
| Argument               | HW Interface           | HW Type   | HW Usage | HW Info                                         |
+------------------------+------------------------+-----------+----------+-------------------------------------------------+
| raw_data_real_i_mem    | m_axi_gmem             | interface |          |                                                 |
| raw_data_real_i_mem    | s_axi_control          | register  | offset   | name=raw_data_real_i_mem_1 offset=0x10 range=32 |
| raw_data_real_i_mem    | s_axi_control          | register  | offset   | name=raw_data_real_i_mem_2 offset=0x14 range=32 |
| raw_data_real_i_stream | raw_data_real_i_stream | interface |          |                                                 |
| raw_data_im_i_mem      | m_axi_gmem             | interface |          |                                                 |
| raw_data_im_i_mem      | s_axi_control          | register  | offset   | name=raw_data_im_i_mem_1 offset=0x1c range=32   |
| raw_data_im_i_mem      | s_axi_control          | register  | offset   | name=raw_data_im_i_mem_2 offset=0x20 range=32   |
| raw_data_im_i_stream   | raw_data_im_i_stream   | interface |          |                                                 |
+------------------------+------------------------+-----------+----------+-------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + mem_read_top_rfi_C   | 0   |        |            |     |        |         |
|   add_ln58_fu_208_p2   | -   |        | add_ln58   | add | fabric | 0       |
|   add_ln59_fu_223_p2   | -   |        | add_ln59   | add | fabric | 0       |
|   add_ln64_fu_247_p2   | -   |        | add_ln64   | add | fabric | 0       |
|   add_ln58_1_fu_342_p2 | -   |        | add_ln58_1 | add | fabric | 0       |
|   add_ln59_1_fu_285_p2 | -   |        | add_ln59_1 | add | fabric | 0       |
|   add_ln64_1_fu_309_p2 | -   |        | add_ln64_1 | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------------------+-------------------------------------------------------------------------+
| Type      | Options                                                              | Location                                                                |
+-----------+----------------------------------------------------------------------+-------------------------------------------------------------------------+
| interface | m_axi offset=slave port=raw_data_real_i_mem name=raw_data_real_i_mem | mem_read_top_rfi_C.cpp:83 in mem_read_top_rfi_c, raw_data_real_i_mem    |
| interface | axis port=raw_data_real_i_stream name=raw_data_real_i_stream         | mem_read_top_rfi_C.cpp:84 in mem_read_top_rfi_c, raw_data_real_i_stream |
| interface | m_axi offset=slave port=raw_data_im_i_mem name=raw_data_im_i_mem     | mem_read_top_rfi_C.cpp:85 in mem_read_top_rfi_c, raw_data_im_i_mem      |
| interface | axis port=raw_data_im_i_stream name=raw_data_im_i_stream             | mem_read_top_rfi_C.cpp:86 in mem_read_top_rfi_c, raw_data_im_i_stream   |
| interface | s_axilite port=return                                                | mem_read_top_rfi_C.cpp:87 in mem_read_top_rfi_c, return                 |
+-----------+----------------------------------------------------------------------+-------------------------------------------------------------------------+


