Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 14 17:59:33 2020
| Host         : DESKTOP-3ODG2VN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.285        0.000                      0                  821        0.173        0.000                      0                  821        9.500        0.000                       0                   769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.285        0.000                      0                  821        0.173        0.000                      0                  821        9.500        0.000                       0                   769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.647ns  (logic 8.079ns (43.325%)  route 10.568ns (56.675%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 23.875 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.988    22.679    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.097    22.776 r  U1/jmp4[17]_i_1/O
                         net (fo=1, routed)           0.000    22.776    U1/jmp4[17]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  U1/jmp4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.123    23.875    U1/CLK
    SLICE_X38Y23         FDCE                                         r  U1/jmp4_reg[17]/C
                         clock pessimism              0.152    24.028    
                         clock uncertainty           -0.035    23.992    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.069    24.061    U1/jmp4_reg[17]
  -------------------------------------------------------------------
                         required time                         24.061    
                         arrival time                         -22.776    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.646ns  (logic 8.079ns (43.328%)  route 10.567ns (56.672%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 23.877 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.987    22.678    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I1_O)        0.097    22.775 r  U1/jmp4[9]_i_1/O
                         net (fo=1, routed)           0.000    22.775    U1/jmp4[9]_i_1_n_0
    SLICE_X38Y21         FDCE                                         r  U1/jmp4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.125    23.877    U1/CLK
    SLICE_X38Y21         FDCE                                         r  U1/jmp4_reg[9]/C
                         clock pessimism              0.152    24.030    
                         clock uncertainty           -0.035    23.994    
    SLICE_X38Y21         FDCE (Setup_fdce_C_D)        0.069    24.063    U1/jmp4_reg[9]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -22.775    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.636ns  (logic 8.079ns (43.351%)  route 10.557ns (56.649%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 23.877 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.977    22.668    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I1_O)        0.097    22.765 r  U1/jmp4[14]_i_1/O
                         net (fo=1, routed)           0.000    22.765    U1/jmp4[14]_i_1_n_0
    SLICE_X38Y22         FDCE                                         r  U1/jmp4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.125    23.877    U1/CLK
    SLICE_X38Y22         FDCE                                         r  U1/jmp4_reg[14]/C
                         clock pessimism              0.152    24.030    
                         clock uncertainty           -0.035    23.994    
    SLICE_X38Y22         FDCE (Setup_fdce_C_D)        0.069    24.063    U1/jmp4_reg[14]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -22.765    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 8.079ns (43.358%)  route 10.554ns (56.642%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 23.877 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.974    22.665    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I1_O)        0.097    22.762 r  U1/jmp4[15]_i_1/O
                         net (fo=1, routed)           0.000    22.762    U1/jmp4[15]_i_1_n_0
    SLICE_X38Y22         FDCE                                         r  U1/jmp4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.125    23.877    U1/CLK
    SLICE_X38Y22         FDCE                                         r  U1/jmp4_reg[15]/C
                         clock pessimism              0.152    24.030    
                         clock uncertainty           -0.035    23.994    
    SLICE_X38Y22         FDCE (Setup_fdce_C_D)        0.072    24.066    U1/jmp4_reg[15]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                         -22.762    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.577ns  (logic 8.079ns (43.488%)  route 10.498ns (56.512%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 23.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.918    22.609    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I1_O)        0.097    22.706 r  U1/jmp4[11]_i_1/O
                         net (fo=1, routed)           0.000    22.706    U1/jmp4[11]_i_1_n_0
    SLICE_X35Y23         FDCE                                         r  U1/jmp4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.120    23.872    U1/CLK
    SLICE_X35Y23         FDCE                                         r  U1/jmp4_reg[11]/C
                         clock pessimism              0.152    24.025    
                         clock uncertainty           -0.035    23.989    
    SLICE_X35Y23         FDCE (Setup_fdce_C_D)        0.030    24.019    U1/jmp4_reg[11]
  -------------------------------------------------------------------
                         required time                         24.019    
                         arrival time                         -22.706    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.519ns  (logic 8.079ns (43.625%)  route 10.440ns (56.375%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 23.880 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.860    22.551    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.097    22.648 r  U1/jmp4[8]_i_1/O
                         net (fo=1, routed)           0.000    22.648    U1/jmp4[8]_i_1_n_0
    SLICE_X33Y19         FDCE                                         r  U1/jmp4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.128    23.880    U1/CLK
    SLICE_X33Y19         FDCE                                         r  U1/jmp4_reg[8]/C
                         clock pessimism              0.152    24.033    
                         clock uncertainty           -0.035    23.997    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.030    24.027    U1/jmp4_reg[8]
  -------------------------------------------------------------------
                         required time                         24.027    
                         arrival time                         -22.648    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 8.079ns (43.694%)  route 10.411ns (56.306%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 23.871 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.831    22.521    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.097    22.618 r  U1/jmp4[10]_i_1/O
                         net (fo=1, routed)           0.000    22.618    U1/jmp4[10]_i_1_n_0
    SLICE_X35Y24         FDCE                                         r  U1/jmp4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.119    23.871    U1/CLK
    SLICE_X35Y24         FDCE                                         r  U1/jmp4_reg[10]/C
                         clock pessimism              0.152    24.024    
                         clock uncertainty           -0.035    23.988    
    SLICE_X35Y24         FDCE (Setup_fdce_C_D)        0.030    24.018    U1/jmp4_reg[10]
  -------------------------------------------------------------------
                         required time                         24.018    
                         arrival time                         -22.618    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.488ns  (logic 8.079ns (43.699%)  route 10.409ns (56.301%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 23.871 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.829    22.519    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.097    22.616 r  U1/jmp4[21]_i_1/O
                         net (fo=1, routed)           0.000    22.616    U1/jmp4[21]_i_1_n_0
    SLICE_X35Y24         FDCE                                         r  U1/jmp4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.119    23.871    U1/CLK
    SLICE_X35Y24         FDCE                                         r  U1/jmp4_reg[21]/C
                         clock pessimism              0.152    24.024    
                         clock uncertainty           -0.035    23.988    
    SLICE_X35Y24         FDCE (Setup_fdce_C_D)        0.032    24.020    U1/jmp4_reg[21]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                         -22.616    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 8.079ns (43.977%)  route 10.292ns (56.023%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 23.882 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.712    22.403    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.097    22.500 r  U1/jmp4[20]_i_1/O
                         net (fo=1, routed)           0.000    22.500    U1/jmp4[20]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  U1/jmp4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.130    23.882    U1/CLK
    SLICE_X32Y32         FDCE                                         r  U1/jmp4_reg[20]/C
                         clock pessimism              0.152    24.035    
                         clock uncertainty           -0.035    23.999    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.030    24.029    U1/jmp4_reg[20]
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.356ns  (logic 8.079ns (44.012%)  route 10.277ns (55.988%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 23.882 - 20.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.224     4.128    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.341     4.469 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.404     5.874    U1/p_0_in
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.971 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     5.971    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.366 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.366    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.455 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.544    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.633    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.722    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.811    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.900    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  U1/jmp4_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.007     6.996    U1/jmp4_reg[31]_i_2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.085 r  U1/jmp4_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.085    U1/jmp4_reg[35]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.174 r  U1/jmp4_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    U1/jmp4_reg[39]_i_2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.408 r  U1/jmp4_reg[43]_i_2/O[3]
                         net (fo=47, routed)          1.317     8.725    U1/jmp4_reg[43]_i_2_n_4
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.234     8.959 r  U1/jmp4[11]_i_508/O
                         net (fo=1, routed)           0.539     9.498    U1/jmp4[11]_i_508_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.427     9.925 r  U1/jmp4_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp4_reg[11]_i_439_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.014 r  U1/jmp4_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    10.014    U1/jmp4_reg[11]_i_366_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.244 r  U1/jmp4_reg[11]_i_293/O[1]
                         net (fo=2, routed)           0.623    10.866    U1/jmp4_reg[11]_i_293_n_6
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.241    11.107 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.320    11.427    U1/jmp4[11]_i_198_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.234    11.661 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.661    U1/jmp4[11]_i_202_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.063 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.007    12.070    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.227 r  U1/jmp4_reg[11]_i_79/O[0]
                         net (fo=2, routed)           0.470    12.697    U1/jmp4_reg[11]_i_79_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.226    12.923 r  U1/jmp4[11]_i_71/O
                         net (fo=2, routed)           0.507    13.430    U1/jmp4[11]_i_71_n_0
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.240    13.670 r  U1/jmp4[11]_i_75/O
                         net (fo=1, routed)           0.000    13.670    U1/jmp4[11]_i_75_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.969 r  U1/jmp4_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.007    13.976    U1/jmp4_reg[11]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.065 r  U1/jmp4_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.065    U1/jmp4_reg[11]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.154 r  U1/jmp4_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.154    U1/jmp4_reg[11]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.243 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.243    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.402 r  U1/jmp4_reg[15]_i_10/O[0]
                         net (fo=17, routed)          1.157    15.559    U1/jmp4_reg[15]_i_10_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.227    15.786 r  U1/jmp4[26]_i_65/O
                         net (fo=1, routed)           0.464    16.250    U1/jmp4[26]_i_65_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529    16.779 r  U1/jmp4_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.779    U1/jmp4_reg[26]_i_26_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.009 r  U1/jmp4_reg[26]_i_20/O[1]
                         net (fo=3, routed)           0.427    17.436    U1/jmp4_reg[26]_i_20_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.225    17.661 r  U1/jmp4[26]_i_24/O
                         net (fo=2, routed)           0.614    18.276    U1/jmp4[26]_i_24_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.098    18.374 r  U1/jmp4[26]_i_12/O
                         net (fo=2, routed)           0.570    18.944    U1/jmp4[26]_i_12_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.250    19.194 r  U1/jmp4[26]_i_16/O
                         net (fo=1, routed)           0.000    19.194    U1/jmp4[26]_i_16_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    19.365 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.535    19.899    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.216    20.115 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    20.115    U1/jmp4[26]_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    20.547 r  U1/jmp4_reg[26]_i_3/O[2]
                         net (fo=2, routed)           0.612    21.160    U1/jmp4_reg[26]_i_3_n_5
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531    21.691 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.697    22.388    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X29Y30         LUT5 (Prop_lut5_I1_O)        0.097    22.485 r  U1/jmp4[26]_i_1/O
                         net (fo=1, routed)           0.000    22.485    U1/jmp4[26]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  U1/jmp4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         1.130    23.882    U1/CLK
    SLICE_X29Y30         FDCE                                         r  U1/jmp4_reg[26]/C
                         clock pessimism              0.152    24.035    
                         clock uncertainty           -0.035    23.999    
    SLICE_X29Y30         FDCE (Setup_fdce_C_D)        0.033    24.032    U1/jmp4_reg[26]
  -------------------------------------------------------------------
                         required time                         24.032    
                         arrival time                         -22.485    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 number_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.559     1.465    sys_clk_IBUF_BUFG
    SLICE_X43Y61         FDCE                                         r  number_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  number_1_reg[2]/Q
                         net (fo=7, routed)           0.121     1.727    U1/number_1_reg[3]_0[2]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.772 r  U1/number1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    U1_n_37
    SLICE_X42Y61         FDCE                                         r  number1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.980    sys_clk_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  number1_reg[2]/C
                         clock pessimism             -0.502     1.478    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.121     1.599    number1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 number_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.188ns (52.613%)  route 0.169ns (47.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.559     1.465    sys_clk_IBUF_BUFG
    SLICE_X43Y61         FDCE                                         r  number_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  number_1_reg[3]/Q
                         net (fo=7, routed)           0.169     1.775    U1/number_1_reg[3]_0[3]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.047     1.822 r  U1/number1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    U1_n_36
    SLICE_X42Y61         FDCE                                         r  number1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.980    sys_clk_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  number1_reg[3]/C
                         clock pessimism             -0.502     1.478    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.131     1.609    number1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pwd2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.560     1.466    sys_clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  pwd2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  pwd2_reg[3]/Q
                         net (fo=1, routed)           0.140     1.770    U1/succ_status_reg_5[0]
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  U1/succ_status_i_1/O
                         net (fo=1, routed)           0.000     1.815    U1_n_15
    SLICE_X46Y61         FDRE                                         r  succ_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.830     1.981    sys_clk_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  succ_status_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     1.602    succ_status_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 number_8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.682%)  route 0.136ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.561     1.467    sys_clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  number_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  number_8_reg[0]/Q
                         net (fo=1, routed)           0.136     1.744    U1/Q[0]
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  U1/number2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U1_n_14
    SLICE_X51Y63         FDCE                                         r  number2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.981    sys_clk_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  number2_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X51Y63         FDCE (Hold_fdce_C_D)         0.092     1.573    number2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 is_jmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            numbit_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.734%)  route 0.150ns (44.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.561     1.467    sys_clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  is_jmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  is_jmp_reg[6]/Q
                         net (fo=3, routed)           0.150     1.758    U1/p_6_in
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.048     1.806 r  U1/numbit[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U1_n_4
    SLICE_X49Y63         FDPE                                         r  numbit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.828     1.980    sys_clk_IBUF_BUFG
    SLICE_X49Y63         FDPE                                         r  numbit_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X49Y63         FDPE (Hold_fdpe_C_D)         0.107     1.588    numbit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 number_8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.246ns (69.478%)  route 0.108ns (30.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.561     1.467    sys_clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  number_8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  number_8_reg[2]/Q
                         net (fo=1, routed)           0.108     1.723    U1/Q[2]
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.098     1.821 r  U1/number2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U1_n_12
    SLICE_X50Y63         FDCE                                         r  number2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.981    sys_clk_IBUF_BUFG
    SLICE_X50Y63         FDCE                                         r  number2_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.121     1.602    number2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 number_4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwd4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.982%)  route 0.203ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.559     1.465    sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  number_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  number_4_reg[2]/Q
                         net (fo=7, routed)           0.203     1.809    number_4_reg_n_0_[2]
    SLICE_X44Y61         FDRE                                         r  pwd4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.830     1.981    sys_clk_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  pwd4_reg[2]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.070     1.572    pwd4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 number_4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.559     1.465    sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  number_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  number_4_reg[0]/Q
                         net (fo=7, routed)           0.146     1.752    U1/number_4_reg[0][0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  U1/number_4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U1_n_33
    SLICE_X41Y61         FDCE                                         r  number_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.980    sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  number_4_reg[2]/C
                         clock pessimism             -0.515     1.465    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092     1.557    number_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 number_7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.912%)  route 0.210ns (53.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.561     1.467    sys_clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  number_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  number_7_reg[0]/Q
                         net (fo=2, routed)           0.210     1.819    U1/number_7[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  U1/number2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U1_n_13
    SLICE_X50Y63         FDCE                                         r  number2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.981    sys_clk_IBUF_BUFG
    SLICE_X50Y63         FDCE                                         r  number2_reg[1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.120     1.622    number2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 number_4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.786%)  route 0.147ns (44.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.559     1.465    sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  number_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  number_4_reg[0]/Q
                         net (fo=7, routed)           0.147     1.753    U1/number_4_reg[0][0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  U1/number_4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U1_n_34
    SLICE_X41Y61         FDCE                                         r  number_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=768, routed)         0.829     1.980    sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  number_4_reg[1]/C
                         clock pessimism             -0.515     1.465    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.091     1.556    number_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y62   FSM_sequential_choose_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y62   FSM_sequential_choose_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y35   U1/jmp3_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y34   U1/jmp3_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y35   U1/jmp3_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y19   U1/jmp4_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y32   U1/jmp4_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y24   U1/jmp4_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X29Y31   U1/jmp4_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp3_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y34   U1/jmp3_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp3_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y58   U1/led_timer_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   U1/jmp3_reg[37]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y58   U1/left_timer_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y38   U1/jmp3_reg[38]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y38   U1/jmp3_reg[39]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y38   U1/jmp3_reg[40]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y39   U1/jmp3_reg[41]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp3_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp3_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y47   U1/jmp1_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y47   U1/jmp1_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y47   U1/jmp1_reg[33]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y47   U1/jmp1_reg[34]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y46   U1/jmp1_reg[35]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y46   U1/jmp1_reg[36]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y46   U1/jmp1_reg[37]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y46   U1/jmp1_reg[38]/C



