# ATM-System-Design-and-verification
this an ATM system designed and implemented in verilog and verified using systemverilog verifaction enviroment, assertions and covered and a reference model using c++ and systemc library
