Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Dec 31 00:56:13 2023
| Host         : DESKTOP-5C5TPG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BranchPredictor_timing_summary_routed.rpt -pb BranchPredictor_timing_summary_routed.pb -rpx BranchPredictor_timing_summary_routed.rpx -warn_on_violation
| Design       : BranchPredictor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-20  Warning           Non-clocked latch            65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (8)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (49)

1. checking no_clock (587)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: actual_branch_outcome (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: branch_instruction_valid (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_branch_prediction2_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_history_index2_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_history_index2_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_history_index2_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_history_index2_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: delayed_history_index2_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: predictor_table_reg[9][1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (49)
-----------------------------
 There are 49 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  156          inf        0.000                      0                  156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            branch_prediction
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.325ns  (logic 5.205ns (39.063%)  route 8.120ns (60.937%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          1.664     4.330    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X32Y15         LDCE (SetClr_ldce_CLR_Q)     0.898     5.228 f  predictor_table_reg[28][1]/Q
                         net (fo=5, routed)           1.159     6.387    predictor_table_reg_n_0_[28][1]
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.511 f  branch_prediction_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.177     7.687    branch_prediction_OBUF_inst_i_9_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.811 f  branch_prediction_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.656     8.468    branch_prediction_OBUF_inst_i_3_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.154     8.622 f  branch_prediction_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.880    10.501    branch_prediction_OBUF
    V18                  OBUF (Prop_obuf_I_O)         2.823    13.325 f  branch_prediction_OBUF_inst/O
                         net (fo=0)                   0.000    13.325    branch_prediction
    V18                                                               f  branch_prediction (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[29][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.160ns  (logic 2.276ns (20.394%)  route 8.884ns (79.606%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.661     8.358    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  predictor_table_reg[0][1]_i_7/O
                         net (fo=32, routed)          1.966    10.449    predictor_table_reg[0][1]_i_7_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.573 r  predictor_table_reg[29][1]_i_1/O
                         net (fo=1, routed)           0.587    11.160    predictor_table_reg[29][1]_i_1_n_0
    SLICE_X34Y12         LDCE                                         r  predictor_table_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 2.276ns (20.581%)  route 8.782ns (79.419%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.556     8.253    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.377 f  predictor_table_reg[0][0]_i_4/O
                         net (fo=32, routed)          2.015    10.392    predictor_table_reg[0][0]_i_4_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.516 f  predictor_table_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.543    11.058    predictor_table_reg[5][0]_i_1_n_0
    SLICE_X34Y15         LDPE                                         f  predictor_table_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.965ns  (logic 2.276ns (20.757%)  route 8.689ns (79.243%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.556     8.253    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.377 f  predictor_table_reg[0][0]_i_4/O
                         net (fo=32, routed)          1.991    10.368    predictor_table_reg[0][0]_i_4_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.492 f  predictor_table_reg[14][0]_i_1/O
                         net (fo=1, routed)           0.473    10.965    predictor_table_reg[14][0]_i_1_n_0
    SLICE_X32Y16         LDPE                                         f  predictor_table_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.943ns  (logic 2.276ns (20.797%)  route 8.667ns (79.203%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.661     8.358    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  predictor_table_reg[0][1]_i_7/O
                         net (fo=32, routed)          1.844    10.326    predictor_table_reg[0][1]_i_7_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.450 r  predictor_table_reg[12][1]_i_1/O
                         net (fo=1, routed)           0.493    10.943    predictor_table_reg[12][1]_i_1_n_0
    SLICE_X33Y15         LDCE                                         r  predictor_table_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[30][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.932ns  (logic 2.276ns (20.819%)  route 8.656ns (79.181%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.556     8.253    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.377 f  predictor_table_reg[0][0]_i_4/O
                         net (fo=32, routed)          1.517     9.894    predictor_table_reg[0][0]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.018 f  predictor_table_reg[30][0]_i_1/O
                         net (fo=1, routed)           0.914    10.932    predictor_table_reg[30][0]_i_1_n_0
    SLICE_X33Y14         LDPE                                         f  predictor_table_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.878ns  (logic 2.276ns (20.923%)  route 8.602ns (79.077%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.556     8.253    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.377 f  predictor_table_reg[0][0]_i_4/O
                         net (fo=32, routed)          1.998    10.375    predictor_table_reg[0][0]_i_4_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.499 f  predictor_table_reg[13][0]_i_1/O
                         net (fo=1, routed)           0.379    10.878    predictor_table_reg[13][0]_i_1_n_0
    SLICE_X34Y17         LDPE                                         f  predictor_table_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[31][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 2.463ns (22.731%)  route 8.372ns (77.269%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          1.820     4.486    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X41Y16         LDCE (SetClr_ldce_CLR_Q)     0.885     5.371 f  predictor_table_reg[9][1]/Q
                         net (fo=5, routed)           0.679     6.050    predictor_table_reg_n_0_[9][1]
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.174 f  predictor_table_reg[0][1]_i_15/O
                         net (fo=6, routed)           0.581     6.755    predictor_table_reg[0][1]_i_15_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.879 f  predictor_table_reg[0][1]_i_18/O
                         net (fo=5, routed)           1.070     7.949    predictor_table_reg[0][1]_i_18_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I5_O)        0.124     8.073 r  predictor_table_reg[0][1]_i_6/O
                         net (fo=96, routed)          2.070    10.143    predictor_table_reg[0][1]_i_6_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.267 r  predictor_table_reg[31][1]_i_1/O
                         net (fo=1, routed)           0.568    10.835    predictor_table_reg[31][1]_i_1_n_0
    SLICE_X34Y14         LDCE                                         r  predictor_table_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[30][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 2.276ns (21.042%)  route 8.540ns (78.958%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.661     8.358    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  predictor_table_reg[0][1]_i_7/O
                         net (fo=32, routed)          1.831    10.313    predictor_table_reg[0][1]_i_7_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  predictor_table_reg[30][1]_i_1/O
                         net (fo=1, routed)           0.379    10.816    predictor_table_reg[30][1]_i_1_n_0
    SLICE_X33Y14         LDCE                                         r  predictor_table_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            predictor_table_reg[28][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 2.276ns (21.119%)  route 8.501ns (78.881%))
  Logic Levels:           7  (IBUF=1 LDPE=1 LUT1=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.584     2.542    reset_IBUF
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.666 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=77, routed)          2.415     5.080    predictor_table_reg[0][1]_i_3_n_0
    SLICE_X36Y18         LDPE (SetClr_ldpe_PRE_Q)     0.698     5.778 r  predictor_table_reg[2][0]/Q
                         net (fo=4, routed)           0.834     6.612    predictor_table_reg_n_0_[2][0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  predictor_table_reg[4][0]_i_3/O
                         net (fo=6, routed)           0.837     7.573    predictor_table_reg[4][0]_i_3_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  predictor_table_reg[0][1]_i_17/O
                         net (fo=5, routed)           0.556     8.253    predictor_table_reg[0][1]_i_17_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.377 f  predictor_table_reg[0][0]_i_4/O
                         net (fo=32, routed)          1.946    10.322    predictor_table_reg[0][0]_i_4_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  predictor_table_reg[28][0]_i_1/O
                         net (fo=1, routed)           0.330    10.777    predictor_table_reg[28][0]_i_1_n_0
    SLICE_X32Y15         LDPE                                         f  predictor_table_reg[28][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayed_history_index_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_history_index2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.975%)  route 0.115ns (44.025%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  delayed_history_index_reg[3]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  delayed_history_index_reg[3]/Q
                         net (fo=1, routed)           0.115     0.261    delayed_history_index[3]
    SLICE_X40Y12         FDCE                                         r  delayed_history_index2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_history_index2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  delayed_history_index_reg[1]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  delayed_history_index_reg[1]/Q
                         net (fo=1, routed)           0.112     0.279    delayed_history_index[1]
    SLICE_X38Y14         FDCE                                         r  delayed_history_index2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_history_index2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  delayed_history_index_reg[0]/Q
                         net (fo=1, routed)           0.116     0.283    delayed_history_index[0]
    SLICE_X38Y14         FDCE                                         r  delayed_history_index2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_branch_prediction2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            misprediction_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.191ns (62.547%)  route 0.114ns (37.453%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  delayed_branch_prediction2_reg/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  delayed_branch_prediction2_reg/Q
                         net (fo=33, routed)          0.114     0.260    delayed_branch_prediction2
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  misprediction_reg_i_1/O
                         net (fo=1, routed)           0.000     0.305    misprediction_reg_i_1_n_0
    SLICE_X42Y12         LDCE                                         r  misprediction_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_history_index2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.146ns (39.351%)  route 0.225ns (60.649%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  delayed_history_index_reg[4]/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  delayed_history_index_reg[4]/Q
                         net (fo=1, routed)           0.225     0.371    delayed_history_index[4]
    SLICE_X41Y12         FDCE                                         r  delayed_history_index2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_branch_prediction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_branch_prediction2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.146ns (39.246%)  route 0.226ns (60.754%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  delayed_branch_prediction_reg/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  delayed_branch_prediction_reg/Q
                         net (fo=1, routed)           0.226     0.372    delayed_branch_prediction
    SLICE_X41Y12         FDCE                                         r  delayed_branch_prediction2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delayed_history_index2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.146ns (38.369%)  route 0.235ns (61.631%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  delayed_history_index_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  delayed_history_index_reg[2]/Q
                         net (fo=1, routed)           0.235     0.381    delayed_history_index[2]
    SLICE_X40Y12         FDCE                                         r  delayed_history_index2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.191ns (46.894%)  route 0.216ns (53.106%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  delayed_history_index2_reg[3]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  delayed_history_index2_reg[3]/Q
                         net (fo=86, routed)          0.216     0.362    delayed_history_index2[3]
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.407 r  predictor_table_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    predictor_table_reg[1][1]_i_1_n_0
    SLICE_X36Y12         LDCE                                         r  predictor_table_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[19][1]/G
                            (positive level-sensitive latch)
  Destination:            predictor_table_reg[18][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.248ns (50.321%)  route 0.245ns (49.679%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         LDCE                         0.000     0.000 r  predictor_table_reg[19][1]/G
    SLICE_X40Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  predictor_table_reg[19][1]/Q
                         net (fo=5, routed)           0.110     0.268    predictor_table_reg_n_0_[19][1]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  predictor_table_reg[18][1]_i_3/O
                         net (fo=1, routed)           0.135     0.448    predictor_table_reg[18][1]_i_3_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.493 r  predictor_table_reg[18][1]_i_1/O
                         net (fo=1, routed)           0.000     0.493    predictor_table_reg[18][1]_i_1_n_0
    SLICE_X41Y14         LDCE                                         r  predictor_table_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[15][0]/G
                            (positive level-sensitive latch)
  Destination:            predictor_table_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.248ns (48.403%)  route 0.264ns (51.597%))
  Logic Levels:           3  (LDPE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         LDPE                         0.000     0.000 r  predictor_table_reg[15][0]/G
    SLICE_X33Y17         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  predictor_table_reg[15][0]/Q
                         net (fo=4, routed)           0.124     0.282    predictor_table_reg_n_0_[15][0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.327 r  predictor_table_reg[12][0]_i_2/O
                         net (fo=1, routed)           0.140     0.467    predictor_table_reg[12][0]_i_2_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.512 r  predictor_table_reg[12][0]_i_1/O
                         net (fo=1, routed)           0.000     0.512    predictor_table_reg[12][0]_i_1_n_0
    SLICE_X32Y17         LDPE                                         r  predictor_table_reg[12][0]/D
  -------------------------------------------------------------------    -------------------





