<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Aug 22 14:00:55 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   33.446MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 270.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              29.193ns  (46.6% logic, 53.4% route), 22 logic levels.

 Constraint Details:

     29.193ns physical path delay i_stop_btn_MGIOL to SLICE_15 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.401ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13A.A0 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_16
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R5C16A.FCI to      R5C16A.F0 SLICE_15
ROUTE         1     0.000      R5C16A.F0 to     R5C16A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   29.193   (46.6% logic, 53.4% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              28.993ns  (46.3% logic, 53.7% route), 21 logic levels.

 Constraint Details:

     28.993ns physical path delay i_stop_btn_MGIOL to SLICE_16 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.601ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13A.A0 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R5C15D.FCI to      R5C15D.F1 SLICE_16
ROUTE         1     0.000      R5C15D.F1 to     R5C15D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   28.993   (46.3% logic, 53.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.924ns  (46.1% logic, 53.9% route), 22 logic levels.

 Constraint Details:

     28.924ns physical path delay i_stop_btn_MGIOL to SLICE_15 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.670ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R5C13A.A1 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_16
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R5C16A.FCI to      R5C16A.F0 SLICE_15
ROUTE         1     0.000      R5C16A.F0 to     R5C16A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.924   (46.1% logic, 53.9% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.876ns  (46.0% logic, 54.0% route), 21 logic levels.

 Constraint Details:

     28.876ns physical path delay i_stop_btn_MGIOL to SLICE_15 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.718ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13B.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13B.A0 to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_16
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R5C16A.FCI to      R5C16A.F0 SLICE_15
ROUTE         1     0.000      R5C16A.F0 to     R5C16A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.876   (46.0% logic, 54.0% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              28.876ns  (46.0% logic, 54.0% route), 21 logic levels.

 Constraint Details:

     28.876ns physical path delay i_stop_btn_MGIOL to SLICE_16 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.718ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13A.A0 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R5C15D.FCI to      R5C15D.F0 SLICE_16
ROUTE         1     0.000      R5C15D.F0 to     R5C15D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   28.876   (46.0% logic, 54.0% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              28.750ns  (47.4% logic, 52.6% route), 22 logic levels.

 Constraint Details:

     28.750ns physical path delay i_stop_btn_MGIOL to SLICE_28 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.844ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     8.189    IOL_T24D.IN to     R10C13A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795     R10C13A.C1 to    R10C13A.FCO SLICE_14
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI w_duty_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C13B.FCI to    R10C13B.FCO SLICE_13
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317    R10C13C.FCI to    R10C13C.FCO SLICE_12
ROUTE         1     0.000    R10C13C.FCO to    R10C13D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317    R10C13D.FCI to    R10C13D.FCO SLICE_11
ROUTE         1     0.000    R10C13D.FCO to    R10C14A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317    R10C14A.FCI to    R10C14A.FCO SLICE_10
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317    R10C14B.FCI to    R10C14B.FCO SLICE_9
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298    R10C14C.FCI to     R10C14C.F1 SLICE_8
ROUTE         4     1.812     R10C14C.F1 to     R10C15C.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923     R10C15C.C1 to     R10C15C.F1 SLICE_69
ROUTE        25     5.135     R10C15C.F1 to     R11C12A.A0 r_duty_cnt
C0TOFCO_DE  ---     2.064     R11C12A.A0 to    R11C12A.FCO SLICE_40
ROUTE         1     0.000    R11C12A.FCO to    R11C12B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317    R11C12B.FCI to    R11C12B.FCO SLICE_39
ROUTE         1     0.000    R11C12B.FCO to    R11C12C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317    R11C12C.FCI to    R11C12C.FCO SLICE_38
ROUTE         1     0.000    R11C12C.FCO to    R11C12D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317    R11C12D.FCI to    R11C12D.FCO SLICE_37
ROUTE         1     0.000    R11C12D.FCO to    R11C13A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317    R11C13A.FCI to    R11C13A.FCO SLICE_36
ROUTE         1     0.000    R11C13A.FCO to    R11C13B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317    R11C13B.FCI to    R11C13B.FCO SLICE_35
ROUTE         1     0.000    R11C13B.FCO to    R11C13C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317    R11C13C.FCI to    R11C13C.FCO SLICE_34
ROUTE         1     0.000    R11C13C.FCO to    R11C13D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317    R11C13D.FCI to    R11C13D.FCO SLICE_33
ROUTE         1     0.000    R11C13D.FCO to    R11C14A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317    R11C14A.FCI to    R11C14A.FCO SLICE_32
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317    R11C14B.FCI to    R11C14B.FCO SLICE_31
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317    R11C14C.FCI to    R11C14C.FCO SLICE_30
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317    R11C14D.FCI to    R11C14D.FCO SLICE_29
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181    R11C15A.FCI to     R11C15A.F0 SLICE_28
ROUTE         1     0.000     R11C15A.F0 to    R11C15A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   28.750   (47.4% logic, 52.6% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to    R11C15A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              28.724ns  (45.8% logic, 54.2% route), 21 logic levels.

 Constraint Details:

     28.724ns physical path delay i_stop_btn_MGIOL to SLICE_16 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.870ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R5C13A.A1 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R5C15D.FCI to      R5C15D.F1 SLICE_16
ROUTE         1     0.000      R5C15D.F1 to     R5C15D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   28.724   (45.8% logic, 54.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              28.676ns  (45.7% logic, 54.3% route), 20 logic levels.

 Constraint Details:

     28.676ns physical path delay i_stop_btn_MGIOL to SLICE_16 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.918ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13B.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13B.A0 to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R5C15D.FCI to      R5C15D.F1 SLICE_16
ROUTE         1     0.000      R5C15D.F1 to     R5C15D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   28.676   (45.7% logic, 54.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[20]  (to w_clk +)

   Delay:              28.676ns  (45.7% logic, 54.3% route), 20 logic levels.

 Constraint Details:

     28.676ns physical path delay i_stop_btn_MGIOL to SLICE_17 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.918ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R5C13A.A0 to     R5C13A.FCO SLICE_27
ROUTE         1     0.000     R5C13A.FCO to     R5C13B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R5C13B.FCI to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOF1_DE  ---     1.298     R5C15C.FCI to      R5C15C.F1 SLICE_17
ROUTE         1     0.000      R5C15C.F1 to     R5C15C.DI1 r_idle_cnt_s[20] (to w_clk)
                  --------
                   28.676   (45.7% logic, 54.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C15C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 270.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.607ns  (45.5% logic, 54.5% route), 21 logic levels.

 Constraint Details:

     28.607ns physical path delay i_stop_btn_MGIOL to SLICE_15 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 270.987ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        18     7.036    IOL_T24D.IN to      R4C14A.C1 r_duty[0]
C1TOFCO_DE  ---     1.795      R4C14A.C1 to     R4C14A.FCO SLICE_7
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R4C14B.FCI to     R4C14B.FCO SLICE_6
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R4C14C.FCI to     R4C14C.FCO SLICE_5
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R4C14D.FCI to     R4C14D.FCO SLICE_4
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R4C15A.FCI to     R4C15A.FCO SLICE_3
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R4C15B.FCI to     R4C15B.FCO SLICE_2
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R4C15C.FCI to      R4C15C.F1 SLICE_1
ROUTE         3     4.484      R4C15C.F1 to      R7C15C.A0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R7C15C.A0 to      R7C15C.F0 SLICE_70
ROUTE        25     4.059      R7C15C.F0 to      R5C13B.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R5C13B.A1 to     R5C13B.FCO SLICE_26
ROUTE         1     0.000     R5C13B.FCO to     R5C13C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R5C13C.FCI to     R5C13C.FCO SLICE_25
ROUTE         1     0.000     R5C13C.FCO to     R5C13D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R5C13D.FCI to     R5C13D.FCO SLICE_24
ROUTE         1     0.000     R5C13D.FCO to     R5C14A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R5C14A.FCI to     R5C14A.FCO SLICE_23
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R5C14B.FCI to     R5C14B.FCO SLICE_22
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R5C14C.FCI to     R5C14C.FCO SLICE_21
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R5C14D.FCI to     R5C14D.FCO SLICE_20
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R5C15A.FCI to     R5C15A.FCO SLICE_19
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R5C15B.FCI to     R5C15B.FCO SLICE_18
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_17
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_16
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R5C16A.FCI to      R5C16A.F0 SLICE_15
ROUTE         1     0.000      R5C16A.F0 to     R5C16A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.607   (45.5% logic, 54.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   33.446MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   33.446 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 54
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 34496 paths, 1 nets, and 561 connections (97.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Aug 22 14:00:55 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[23]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C16A.CLK to      R5C16A.Q0 SLICE_15 (from w_clk)
ROUTE         2     0.369      R5C16A.Q0 to      R5C16A.A0 r_idle_cnt[23]
CTOF_DEL    ---     0.199      R5C16A.A0 to      R5C16A.F0 SLICE_15
ROUTE         1     0.000      R5C16A.F0 to     R5C16A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[22]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_16 to SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15D.CLK to      R5C15D.Q1 SLICE_16 (from w_clk)
ROUTE         2     0.369      R5C15D.Q1 to      R5C15D.A1 r_idle_cnt[22]
CTOF_DEL    ---     0.199      R5C15D.A1 to      R5C15D.F1 SLICE_16
ROUTE         1     0.000      R5C15D.F1 to     R5C15D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_16 to SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15D.CLK to      R5C15D.Q0 SLICE_16 (from w_clk)
ROUTE         2     0.369      R5C15D.Q0 to      R5C15D.A0 r_idle_cnt[21]
CTOF_DEL    ---     0.199      R5C15D.A0 to      R5C15D.F0 SLICE_16
ROUTE         1     0.000      R5C15D.F0 to     R5C15D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[17]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_18 to SLICE_18 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15B.CLK to      R5C15B.Q0 SLICE_18 (from w_clk)
ROUTE         2     0.369      R5C15B.Q0 to      R5C15B.A0 r_idle_cnt[17]
CTOF_DEL    ---     0.199      R5C15B.A0 to      R5C15B.F0 SLICE_18
ROUTE         1     0.000      R5C15B.F0 to     R5C15B.DI0 r_idle_cnt_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_18 to SLICE_18 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15B.CLK to      R5C15B.Q1 SLICE_18 (from w_clk)
ROUTE         2     0.369      R5C15B.Q1 to      R5C15B.A1 r_idle_cnt[18]
CTOF_DEL    ---     0.199      R5C15B.A1 to      R5C15B.F1 SLICE_18
ROUTE         1     0.000      R5C15B.F1 to     R5C15B.DI1 r_idle_cnt_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R5C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[17]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10B.CLK to     R10C10B.Q0 SLICE_44 (from w_clk)
ROUTE         2     0.369     R10C10B.Q0 to     R10C10B.A0 r_interphase_cnt[17]
CTOF_DEL    ---     0.199     R10C10B.A0 to     R10C10B.F0 SLICE_44
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 r_interphase_cnt_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[18]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10B.CLK to     R10C10B.Q1 SLICE_44 (from w_clk)
ROUTE         2     0.369     R10C10B.Q1 to     R10C10B.A1 r_interphase_cnt[18]
CTOF_DEL    ---     0.199     R10C10B.A1 to     R10C10B.F1 SLICE_44
ROUTE         1     0.000     R10C10B.F1 to    R10C10B.DI1 r_interphase_cnt_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_45 to SLICE_45 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10A.CLK to     R10C10A.Q0 SLICE_45 (from w_clk)
ROUTE         2     0.369     R10C10A.Q0 to     R10C10A.A0 r_interphase_cnt[15]
CTOF_DEL    ---     0.199     R10C10A.A0 to     R10C10A.F0 SLICE_45
ROUTE         1     0.000     R10C10A.F0 to    R10C10A.DI0 r_interphase_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_45 to SLICE_45 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10A.CLK to     R10C10A.Q1 SLICE_45 (from w_clk)
ROUTE         2     0.369     R10C10A.Q1 to     R10C10A.A1 r_interphase_cnt[16]
CTOF_DEL    ---     0.199     R10C10A.A1 to     R10C10A.F1 SLICE_45
ROUTE         1     0.000     R10C10A.F1 to    R10C10A.DI1 r_interphase_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[6]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[6]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_50 to SLICE_50 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C8D.CLK to      R10C8D.Q1 SLICE_50 (from w_clk)
ROUTE         2     0.369      R10C8D.Q1 to      R10C8D.A1 r_interphase_cnt[6]
CTOF_DEL    ---     0.199      R10C8D.A1 to      R10C8D.F1 SLICE_50
ROUTE         1     0.000      R10C8D.F1 to     R10C8D.DI1 r_interphase_cnt_s[6] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R10C8D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R10C8D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 54
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 34496 paths, 1 nets, and 561 connections (97.57% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
