{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 20:18:51 2019 " "Info: Processing started: Fri May 17 20:18:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[0\] register UnidadeControle:CtrlUnit\|state\[0\] 37.36 MHz 26.764 ns Internal " "Info: Clock \"clock\" has Internal fmax of 37.36 MHz between source register \"mux_srcB:ALUSrcB\|out\[0\]\" and destination register \"UnidadeControle:CtrlUnit\|state\[0\]\" (period= 26.764 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register register " "Info: + Longest register to register delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[0\] 1 REG LCCOMB_X13_Y16_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.228 ns) 0.510 ns Ula32:ALU\|carry_temp\[0\]~1 2 COMB LCCOMB_X13_Y16_N0 6 " "Info: 2: + IC(0.282 ns) + CELL(0.228 ns) = 0.510 ns; Loc. = LCCOMB_X13_Y16_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.272 ns) 1.145 ns Ula32:ALU\|carry_temp\[2\]~4DUPLICATE 3 COMB LCCOMB_X14_Y16_N10 2 " "Info: 3: + IC(0.363 ns) + CELL(0.272 ns) = 1.145 ns; Loc. = LCCOMB_X14_Y16_N10; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.357 ns) 1.764 ns Ula32:ALU\|carry_temp\[7\]~7DUPLICATE 4 COMB LCCOMB_X14_Y16_N30 1 " "Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 1.764 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.018 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X14_Y16_N16 5 " "Info: 5: + IC(0.201 ns) + CELL(0.053 ns) = 2.018 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 2.308 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X14_Y16_N0 7 " "Info: 6: + IC(0.237 ns) + CELL(0.053 ns) = 2.308 ns; Loc. = LCCOMB_X14_Y16_N0; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.588 ns Ula32:ALU\|carry_temp\[15\]~11 7 COMB LCCOMB_X14_Y16_N22 6 " "Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 2.588 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.053 ns) 3.478 ns Ula32:ALU\|carry_temp\[17\]~12 8 COMB LCCOMB_X11_Y12_N16 6 " "Info: 8: + IC(0.837 ns) + CELL(0.053 ns) = 3.478 ns; Loc. = LCCOMB_X11_Y12_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.762 ns Ula32:ALU\|carry_temp\[19\]~13 9 COMB LCCOMB_X11_Y12_N4 6 " "Info: 9: + IC(0.231 ns) + CELL(0.053 ns) = 3.762 ns; Loc. = LCCOMB_X11_Y12_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.040 ns Ula32:ALU\|carry_temp\[21\]~14 10 COMB LCCOMB_X11_Y12_N26 5 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X11_Y12_N26; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.319 ns Ula32:ALU\|carry_temp\[23\]~15 11 COMB LCCOMB_X11_Y12_N12 7 " "Info: 11: + IC(0.226 ns) + CELL(0.053 ns) = 4.319 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 4.755 ns Ula32:ALU\|carry_temp\[25\]~16 12 COMB LCCOMB_X11_Y12_N2 6 " "Info: 12: + IC(0.383 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X11_Y12_N2; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.053 ns) 5.193 ns Ula32:ALU\|carry_temp\[27\]~17 13 COMB LCCOMB_X11_Y12_N20 6 " "Info: 13: + IC(0.385 ns) + CELL(0.053 ns) = 5.193 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.053 ns) 6.074 ns Ula32:ALU\|carry_temp\[29\]~18 14 COMB LCCOMB_X10_Y11_N8 15 " "Info: 14: + IC(0.828 ns) + CELL(0.053 ns) = 6.074 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 15; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 6.741 ns UnidadeControle:CtrlUnit\|Mux18~62 15 COMB LCCOMB_X9_Y12_N12 1 " "Info: 15: + IC(0.614 ns) + CELL(0.053 ns) = 6.741 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Ula32:ALU|carry_temp[29]~18 UnidadeControle:CtrlUnit|Mux18~62 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.272 ns) 7.351 ns UnidadeControle:CtrlUnit\|Mux18~2 16 COMB LCCOMB_X10_Y12_N8 1 " "Info: 16: + IC(0.338 ns) + CELL(0.272 ns) = 7.351 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { UnidadeControle:CtrlUnit|Mux18~62 UnidadeControle:CtrlUnit|Mux18~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.154 ns) 8.057 ns UnidadeControle:CtrlUnit\|Mux18~4 17 COMB LCCOMB_X10_Y11_N4 1 " "Info: 17: + IC(0.552 ns) + CELL(0.154 ns) = 8.057 ns; Loc. = LCCOMB_X10_Y11_N4; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { UnidadeControle:CtrlUnit|Mux18~2 UnidadeControle:CtrlUnit|Mux18~4 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 8.580 ns UnidadeControle:CtrlUnit\|Mux18~10 18 COMB LCCOMB_X10_Y11_N20 2 " "Info: 18: + IC(0.251 ns) + CELL(0.272 ns) = 8.580 ns; Loc. = LCCOMB_X10_Y11_N20; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { UnidadeControle:CtrlUnit|Mux18~4 UnidadeControle:CtrlUnit|Mux18~10 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 8.847 ns UnidadeControle:CtrlUnit\|Mux18~72 19 COMB LCCOMB_X10_Y11_N30 1 " "Info: 19: + IC(0.214 ns) + CELL(0.053 ns) = 8.847 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~72'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { UnidadeControle:CtrlUnit|Mux18~10 UnidadeControle:CtrlUnit|Mux18~72 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 9.113 ns UnidadeControle:CtrlUnit\|Mux18~73 20 COMB LCCOMB_X10_Y11_N0 1 " "Info: 20: + IC(0.213 ns) + CELL(0.053 ns) = 9.113 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~73'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { UnidadeControle:CtrlUnit|Mux18~72 UnidadeControle:CtrlUnit|Mux18~73 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.268 ns UnidadeControle:CtrlUnit\|state\[0\] 21 REG LCFF_X10_Y11_N1 56 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 9.268 ns; Loc. = LCFF_X10_Y11_N1; Fanout = 56; REG Node = 'UnidadeControle:CtrlUnit\|state\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|Mux18~73 UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.399 ns ( 25.88 % ) " "Info: Total cell delay = 2.399 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.869 ns ( 74.12 % ) " "Info: Total interconnect delay = 6.869 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 UnidadeControle:CtrlUnit|Mux18~62 UnidadeControle:CtrlUnit|Mux18~2 UnidadeControle:CtrlUnit|Mux18~4 UnidadeControle:CtrlUnit|Mux18~10 UnidadeControle:CtrlUnit|Mux18~72 UnidadeControle:CtrlUnit|Mux18~73 UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[2]~4DUPLICATE {} Ula32:ALU|carry_temp[7]~7DUPLICATE {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} UnidadeControle:CtrlUnit|Mux18~62 {} UnidadeControle:CtrlUnit|Mux18~2 {} UnidadeControle:CtrlUnit|Mux18~4 {} UnidadeControle:CtrlUnit|Mux18~10 {} UnidadeControle:CtrlUnit|Mux18~72 {} UnidadeControle:CtrlUnit|Mux18~73 {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.282ns 0.363ns 0.262ns 0.201ns 0.237ns 0.227ns 0.837ns 0.231ns 0.225ns 0.226ns 0.383ns 0.385ns 0.828ns 0.614ns 0.338ns 0.552ns 0.251ns 0.214ns 0.213ns 0.000ns } { 0.000ns 0.228ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.024 ns - Smallest " "Info: - Smallest clock skew is -4.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns UnidadeControle:CtrlUnit\|state\[0\] 3 REG LCFF_X10_Y11_N1 56 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y11_N1; Fanout = 56; REG Node = 'UnidadeControle:CtrlUnit\|state\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.515 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 2.828 ns UnidadeControle:CtrlUnit\|ALUSrcB\[2\] 2 REG LCFF_X6_Y13_N9 22 " "Info: 2: + IC(1.262 ns) + CELL(0.712 ns) = 2.828 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.228 ns) 3.635 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y13_N4 1 " "Info: 3: + IC(0.579 ns) + CELL(0.228 ns) = 3.635 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.000 ns) 5.584 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.949 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.053 ns) 6.515 ns mux_srcB:ALUSrcB\|out\[0\] 5 REG LCCOMB_X13_Y16_N20 5 " "Info: 5: + IC(0.878 ns) + CELL(0.053 ns) = 6.515 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 28.35 % ) " "Info: Total cell delay = 1.847 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 71.65 % ) " "Info: Total interconnect delay = 4.668 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 UnidadeControle:CtrlUnit|Mux18~62 UnidadeControle:CtrlUnit|Mux18~2 UnidadeControle:CtrlUnit|Mux18~4 UnidadeControle:CtrlUnit|Mux18~10 UnidadeControle:CtrlUnit|Mux18~72 UnidadeControle:CtrlUnit|Mux18~73 UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[2]~4DUPLICATE {} Ula32:ALU|carry_temp[7]~7DUPLICATE {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} UnidadeControle:CtrlUnit|Mux18~62 {} UnidadeControle:CtrlUnit|Mux18~2 {} UnidadeControle:CtrlUnit|Mux18~4 {} UnidadeControle:CtrlUnit|Mux18~10 {} UnidadeControle:CtrlUnit|Mux18~72 {} UnidadeControle:CtrlUnit|Mux18~73 {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.282ns 0.363ns 0.262ns 0.201ns 0.237ns 0.227ns 0.837ns 0.231ns 0.225ns 0.226ns 0.383ns 0.385ns 0.828ns 0.614ns 0.338ns 0.552ns 0.251ns 0.214ns 0.213ns 0.000ns } { 0.000ns 0.228ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterB\|Saida\[27\] mux_srcB:ALUSrcB\|out\[27\] clock 3.23 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterB\|Saida\[27\]\" and destination pin or register \"mux_srcB:ALUSrcB\|out\[27\]\" for clock \"clock\" (Hold time is 3.23 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.055 ns + Largest " "Info: + Largest clock skew is 4.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.535 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 2.828 ns UnidadeControle:CtrlUnit\|ALUSrcB\[2\] 2 REG LCFF_X6_Y13_N9 22 " "Info: 2: + IC(1.262 ns) + CELL(0.712 ns) = 2.828 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.228 ns) 3.635 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y13_N4 1 " "Info: 3: + IC(0.579 ns) + CELL(0.228 ns) = 3.635 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.000 ns) 5.584 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.949 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 6.535 ns mux_srcB:ALUSrcB\|out\[27\] 5 REG LCCOMB_X10_Y17_N2 3 " "Info: 5: + IC(0.898 ns) + CELL(0.053 ns) = 6.535 ns; Loc. = LCCOMB_X10_Y17_N2; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB\|out\[27\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 28.26 % ) " "Info: Total cell delay = 1.847 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.688 ns ( 71.74 % ) " "Info: Total interconnect delay = 4.688 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[27] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Registrador:RegisterB\|Saida\[27\] 3 REG LCFF_X10_Y17_N1 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[27\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Registrador:RegisterB|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[27] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.731 ns - Shortest register register " "Info: - Shortest register to register delay is 0.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterB\|Saida\[27\] 1 REG LCFF_X10_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[27\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterB|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.266 ns mux_srcB:ALUSrcB\|Mux27~0 2 COMB LCCOMB_X10_Y17_N22 1 " "Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X10_Y17_N22; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux27~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Registrador:RegisterB|Saida[27] mux_srcB:ALUSrcB|Mux27~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.228 ns) 0.731 ns mux_srcB:ALUSrcB\|out\[27\] 3 REG LCCOMB_X10_Y17_N2 3 " "Info: 3: + IC(0.237 ns) + CELL(0.228 ns) = 0.731 ns; Loc. = LCCOMB_X10_Y17_N2; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB\|out\[27\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { mux_srcB:ALUSrcB|Mux27~0 mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 38.44 % ) " "Info: Total cell delay = 0.281 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 61.56 % ) " "Info: Total interconnect delay = 0.450 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { Registrador:RegisterB|Saida[27] mux_srcB:ALUSrcB|Mux27~0 mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.731 ns" { Registrador:RegisterB|Saida[27] {} mux_srcB:ALUSrcB|Mux27~0 {} mux_srcB:ALUSrcB|out[27] {} } { 0.000ns 0.213ns 0.237ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[27] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { Registrador:RegisterB|Saida[27] mux_srcB:ALUSrcB|Mux27~0 mux_srcB:ALUSrcB|out[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.731 ns" { Registrador:RegisterB|Saida[27] {} mux_srcB:ALUSrcB|Mux27~0 {} mux_srcB:ALUSrcB|out[27] {} } { 0.000ns 0.213ns 0.237ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|RegDst\[1\] reset clock 6.304 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|RegDst\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.690 ns + Longest pin register " "Info: + Longest pin to register delay is 8.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 18; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.908 ns) + CELL(0.053 ns) 5.825 ns UnidadeControle:CtrlUnit\|RegDst\[0\]~2 2 COMB LCCOMB_X11_Y11_N16 1 " "Info: 2: + IC(4.908 ns) + CELL(0.053 ns) = 5.825 ns; Loc. = LCCOMB_X11_Y11_N16; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|RegDst\[0\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { reset UnidadeControle:CtrlUnit|RegDst[0]~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.366 ns) 7.175 ns UnidadeControle:CtrlUnit\|RegDst\[0\]~4 3 COMB LCCOMB_X5_Y10_N8 6 " "Info: 3: + IC(0.984 ns) + CELL(0.366 ns) = 7.175 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 6; COMB Node = 'UnidadeControle:CtrlUnit\|RegDst\[0\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { UnidadeControle:CtrlUnit|RegDst[0]~2 UnidadeControle:CtrlUnit|RegDst[0]~4 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.746 ns) 8.690 ns UnidadeControle:CtrlUnit\|RegDst\[1\] 4 REG LCFF_X3_Y14_N19 5 " "Info: 4: + IC(0.769 ns) + CELL(0.746 ns) = 8.690 ns; Loc. = LCFF_X3_Y14_N19; Fanout = 5; REG Node = 'UnidadeControle:CtrlUnit\|RegDst\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { UnidadeControle:CtrlUnit|RegDst[0]~4 UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 23.35 % ) " "Info: Total cell delay = 2.029 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.661 ns ( 76.65 % ) " "Info: Total interconnect delay = 6.661 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { reset UnidadeControle:CtrlUnit|RegDst[0]~2 UnidadeControle:CtrlUnit|RegDst[0]~4 UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|RegDst[0]~2 {} UnidadeControle:CtrlUnit|RegDst[0]~4 {} UnidadeControle:CtrlUnit|RegDst[1] {} } { 0.000ns 0.000ns 4.908ns 0.984ns 0.769ns } { 0.000ns 0.864ns 0.053ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns UnidadeControle:CtrlUnit\|RegDst\[1\] 3 REG LCFF_X3_Y14_N19 5 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X3_Y14_N19; Fanout = 5; REG Node = 'UnidadeControle:CtrlUnit\|RegDst\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|RegDst[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { reset UnidadeControle:CtrlUnit|RegDst[0]~2 UnidadeControle:CtrlUnit|RegDst[0]~4 UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|RegDst[0]~2 {} UnidadeControle:CtrlUnit|RegDst[0]~4 {} UnidadeControle:CtrlUnit|RegDst[1] {} } { 0.000ns 0.000ns 4.908ns 0.984ns 0.769ns } { 0.000ns 0.864ns 0.053ns 0.366ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|RegDst[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|RegDst[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LessThan mux_srcB:ALUSrcB\|out\[0\] 16.648 ns register " "Info: tco from clock \"clock\" to destination pin \"LessThan\" through register \"mux_srcB:ALUSrcB\|out\[0\]\" is 16.648 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.515 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 2.828 ns UnidadeControle:CtrlUnit\|ALUSrcB\[2\] 2 REG LCFF_X6_Y13_N9 22 " "Info: 2: + IC(1.262 ns) + CELL(0.712 ns) = 2.828 ns; Loc. = LCFF_X6_Y13_N9; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.228 ns) 3.635 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y13_N4 1 " "Info: 3: + IC(0.579 ns) + CELL(0.228 ns) = 3.635 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.000 ns) 5.584 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.949 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.053 ns) 6.515 ns mux_srcB:ALUSrcB\|out\[0\] 5 REG LCCOMB_X13_Y16_N20 5 " "Info: 5: + IC(0.878 ns) + CELL(0.053 ns) = 6.515 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 28.35 % ) " "Info: Total cell delay = 1.847 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 71.65 % ) " "Info: Total interconnect delay = 4.668 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.133 ns + Longest register pin " "Info: + Longest register to pin delay is 10.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[0\] 1 REG LCCOMB_X13_Y16_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.228 ns) 0.510 ns Ula32:ALU\|carry_temp\[0\]~1 2 COMB LCCOMB_X13_Y16_N0 6 " "Info: 2: + IC(0.282 ns) + CELL(0.228 ns) = 0.510 ns; Loc. = LCCOMB_X13_Y16_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.272 ns) 1.145 ns Ula32:ALU\|carry_temp\[2\]~4DUPLICATE 3 COMB LCCOMB_X14_Y16_N10 2 " "Info: 3: + IC(0.363 ns) + CELL(0.272 ns) = 1.145 ns; Loc. = LCCOMB_X14_Y16_N10; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.357 ns) 1.764 ns Ula32:ALU\|carry_temp\[7\]~7DUPLICATE 4 COMB LCCOMB_X14_Y16_N30 1 " "Info: 4: + IC(0.262 ns) + CELL(0.357 ns) = 1.764 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 2.018 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X14_Y16_N16 5 " "Info: 5: + IC(0.201 ns) + CELL(0.053 ns) = 2.018 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 2.308 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X14_Y16_N0 7 " "Info: 6: + IC(0.237 ns) + CELL(0.053 ns) = 2.308 ns; Loc. = LCCOMB_X14_Y16_N0; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.588 ns Ula32:ALU\|carry_temp\[15\]~11 7 COMB LCCOMB_X14_Y16_N22 6 " "Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 2.588 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.053 ns) 3.478 ns Ula32:ALU\|carry_temp\[17\]~12 8 COMB LCCOMB_X11_Y12_N16 6 " "Info: 8: + IC(0.837 ns) + CELL(0.053 ns) = 3.478 ns; Loc. = LCCOMB_X11_Y12_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.762 ns Ula32:ALU\|carry_temp\[19\]~13 9 COMB LCCOMB_X11_Y12_N4 6 " "Info: 9: + IC(0.231 ns) + CELL(0.053 ns) = 3.762 ns; Loc. = LCCOMB_X11_Y12_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.040 ns Ula32:ALU\|carry_temp\[21\]~14 10 COMB LCCOMB_X11_Y12_N26 5 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X11_Y12_N26; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.319 ns Ula32:ALU\|carry_temp\[23\]~15 11 COMB LCCOMB_X11_Y12_N12 7 " "Info: 11: + IC(0.226 ns) + CELL(0.053 ns) = 4.319 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 4.755 ns Ula32:ALU\|carry_temp\[25\]~16 12 COMB LCCOMB_X11_Y12_N2 6 " "Info: 12: + IC(0.383 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X11_Y12_N2; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.053 ns) 5.193 ns Ula32:ALU\|carry_temp\[27\]~17 13 COMB LCCOMB_X11_Y12_N20 6 " "Info: 13: + IC(0.385 ns) + CELL(0.053 ns) = 5.193 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.053 ns) 6.074 ns Ula32:ALU\|carry_temp\[29\]~18 14 COMB LCCOMB_X10_Y11_N8 15 " "Info: 14: + IC(0.828 ns) + CELL(0.053 ns) = 6.074 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 15; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.053 ns) 6.483 ns Ula32:ALU\|Menor 15 COMB LCCOMB_X9_Y11_N12 2 " "Info: 15: + IC(0.356 ns) + CELL(0.053 ns) = 6.483 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'Ula32:ALU\|Menor'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ALU|carry_temp[29]~18 Ula32:ALU|Menor } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(2.144 ns) 10.133 ns LessThan 16 PIN PIN_J21 0 " "Info: 16: + IC(1.506 ns) + CELL(2.144 ns) = 10.133 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'LessThan'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 35.37 % ) " "Info: Total cell delay = 3.584 ns ( 35.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.549 ns ( 64.63 % ) " "Info: Total interconnect delay = 6.549 ns ( 64.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.133 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.133 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[2]~4DUPLICATE {} Ula32:ALU|carry_temp[7]~7DUPLICATE {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.282ns 0.363ns 0.262ns 0.201ns 0.237ns 0.227ns 0.837ns 0.231ns 0.225ns 0.226ns 0.383ns 0.385ns 0.828ns 0.356ns 1.506ns } { 0.000ns 0.228ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[2] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[2] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.262ns 0.579ns 1.949ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.133 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[2]~4DUPLICATE Ula32:ALU|carry_temp[7]~7DUPLICATE Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.133 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[2]~4DUPLICATE {} Ula32:ALU|carry_temp[7]~7DUPLICATE {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.282ns 0.363ns 0.262ns 0.201ns 0.237ns 0.227ns 0.837ns 0.231ns 0.225ns 0.226ns 0.383ns 0.385ns 0.828ns 0.356ns 1.506ns } { 0.000ns 0.228ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[1\] reset clock -3.038 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -3.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns UnidadeControle:CtrlUnit\|state\[1\] 3 REG LCFF_X7_Y11_N19 90 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 90; REG Node = 'UnidadeControle:CtrlUnit\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 18; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.412 ns) + CELL(0.397 ns) 5.673 ns UnidadeControle:CtrlUnit\|state\[1\] 2 REG LCFF_X7_Y11_N19 90 " "Info: 2: + IC(4.412 ns) + CELL(0.397 ns) = 5.673 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 90; REG Node = 'UnidadeControle:CtrlUnit\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { reset UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 22.23 % ) " "Info: Total cell delay = 1.261 ns ( 22.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 77.77 % ) " "Info: Total interconnect delay = 4.412 ns ( 77.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { reset UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 4.412ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { reset UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[1] {} } { 0.000ns 0.000ns 4.412ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 20:18:52 2019 " "Info: Processing ended: Fri May 17 20:18:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
