
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000678                       # Number of seconds simulated (Second)
simTicks                                    677539000                       # Number of ticks simulated (Tick)
finalTick                                  1673777000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.85                       # Real time elapsed on the host (Second)
hostTickRate                                176090270                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      2867376                       # Number of instructions simulated (Count)
simOps                                        3156631                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   745197                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     820368                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          1355078                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1247563                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      236                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1237932                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     98                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                17985                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             28860                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  91                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1336174                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.926475                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.864199                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    982006     73.49%     73.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     87010      6.51%     80.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     58374      4.37%     84.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     35884      2.69%     87.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     28407      2.13%     89.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     86295      6.46%     95.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     36442      2.73%     98.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     11281      0.84%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     10475      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1336174                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      96      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  70372     34.44%     34.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     34.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     34.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     34.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     34.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 18817      9.21%     43.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                112584     55.10%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2253      1.10%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   202      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          486      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        592304     47.85%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       219520     17.73%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         7013      0.57%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       150543     12.16%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       156800     12.67%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        81547      6.59%     97.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        29673      2.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1237932                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.913550                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              204324                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.165053                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2665695                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  680836                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          662526                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1350765                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  584976                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          573205                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      664456                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      777314                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           1237360                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         81197                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       572                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                             110835                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           9284                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        29638                       # Number of stores executed (Count)
system.cpu.numRate                           0.913128                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             159                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18904                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1209685                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1229868                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.120191                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.120191                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.892705                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.892705                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1313849                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    769977                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    1189342                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       22113                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      22170                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1154618                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads          81951                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         30024                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1440                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          374                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   11192                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              9723                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               569                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 8260                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  206                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    7970                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.964891                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     373                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             603                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              581                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           18098                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               901                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1333062                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.922601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.246303                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          971389     72.87%     72.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213751     16.03%     88.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           12742      0.96%     89.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           11275      0.85%     90.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            4976      0.37%     91.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            3231      0.24%     91.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1091      0.08%     91.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            2637      0.20%     91.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          111970      8.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1333062                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1209701                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1229884                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      108136                       # Number of memory references committed (Count)
system.cpu.commit.loads                         78833                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       8493                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           572718                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      839609                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           72      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       588050     47.81%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           29      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     47.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       219520     17.85%     65.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         6728      0.55%     66.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       150540     12.24%     78.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       156800     12.75%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        78833      6.41%     97.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        29303      2.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1229884                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        111970                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          89408                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             89408                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         89408                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            89408                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        19774                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           19774                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        19774                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          19774                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1590572998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1590572998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1590572998                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1590572998                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       109182                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        109182                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       109182                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       109182                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.181110                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.181110                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.181110                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.181110                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 80437.594720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 80437.594720                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 80437.594720                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 80437.594720                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4065                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          153                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           62                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      65.564516                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          153                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6481                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6481                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6681                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6681                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6681                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6681                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        13093                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        13093                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        13093                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        13093                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1063057500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1063057500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1063057500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1063057500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.119919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.119919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.119919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.119919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81192.812953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81192.812953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81192.812953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81192.812953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  13097                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        60228                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           60228                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        19723                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         19723                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1586525500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1586525500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        79951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        79951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.246689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.246689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 80440.374182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80440.374182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         6646                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         6646                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        13077                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        13077                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1061650500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1061650500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.163563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.163563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81184.560679                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81184.560679                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       172000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       172000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        86000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        86000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       170000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       170000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        85000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        85000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        29180                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          29180                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4047498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4047498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        29231                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        29231                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001745                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001745                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79362.705882                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 79362.705882                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1407000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1407000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000547                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000547                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87937.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87937.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               159144                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14121                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.270023                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          916                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             450113                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            450113                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    43951                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1131781                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     88544                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 70865                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1033                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 7878                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    75                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1252520                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   258                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              92010                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1244141                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       11192                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               8365                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1239987                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2208                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2662                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     86847                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   363                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1336174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.947532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.497536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1153092     86.30%     86.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      595      0.04%     86.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    23579      1.76%     88.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      421      0.03%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      419      0.03%     88.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      526      0.04%     88.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    23437      1.75%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      716      0.05%     90.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   133389      9.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1336174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.008259                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.918132                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          86581                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             86581                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         86581                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            86581                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          266                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             266                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          266                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            266                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21853000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21853000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        86847                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         86847                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        86847                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        86847                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 82154.135338                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 82154.135338                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 82154.135338                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 82154.135338                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          135                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      67.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          212                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               212                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            54                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           54                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           54                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          212                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          212                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17609000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17609000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 83061.320755                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 83061.320755                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 83061.320755                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 83061.320755                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    212                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        86581                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           86581                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          266                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           266                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21853000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21853000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        86847                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        86847                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 82154.135338                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 82154.135338                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           54                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           54                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17609000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17609000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 83061.320755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 83061.320755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               172063                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                468                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             367.655983                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             347600                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            347600                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1033                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     907064                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     3509                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1247867                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  322                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    81951                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   30024                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   236                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1756                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1580                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            309                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          676                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  985                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1236626                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1235731                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1153882                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1315072                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.911926                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.877429                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         805                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3127                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  31                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    750                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   64                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     53                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              78833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             42.345160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.448712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  59434     75.39%     75.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.02%     75.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    8      0.01%     75.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   25      0.03%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.00%     75.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   36      0.05%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   24      0.03%     75.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   49      0.06%     75.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   13      0.02%     75.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 45      0.06%     75.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4513      5.72%     81.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11733     14.88%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                246      0.31%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                308      0.39%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                860      1.09%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 21      0.03%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 30      0.04%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                259      0.33%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 51      0.06%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.01%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 14      0.02%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 12      0.02%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 25      0.03%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 48      0.06%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 53      0.07%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              996      1.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                78833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1033                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    66823                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  936954                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8825                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    135851                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                186688                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1250934                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   662                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 133631                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  37796                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    322                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1234123                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     3288100                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1323039                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   779118                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               1214187                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19963                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    329548                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2467618                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2499030                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1209685                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1229868                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     23                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        24                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    23                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       24                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  189                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13093                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   13282                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 189                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13093                       # number of overall misses (Count)
system.l2.overallMisses::total                  13282                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17027500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1043522000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1060549500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17027500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1043522000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1060549500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                212                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              13094                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 13306                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               212                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             13094                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                13306                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.891509                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999924                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.998196                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.891509                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999924                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.998196                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 90092.592593                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79700.756129                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79848.629724                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 90092.592593                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79700.756129                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79848.629724                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 5234                       # number of writebacks (Count)
system.l2.writebacks::total                      5234                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              189                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13093                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               13282                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             189                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13093                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              13282                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15137500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    912572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      927709500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15137500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    912572000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     927709500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.891509                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999924                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.998196                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.891509                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999924                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.998196                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 80092.592593                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69699.228595                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69847.123927                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 80092.592593                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69699.228595                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69847.123927                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          13508                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           189                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              189                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17027500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17027500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.891509                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.891509                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 90092.592593                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90092.592593                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          189                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          189                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15137500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15137500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.891509                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.891509                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 80092.592593                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80092.592593                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               17                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  17                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1519000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1519000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 89352.941176                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 89352.941176                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           17                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              17                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1349000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1349000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 79352.941176                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79352.941176                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        13076                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           13076                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1042003000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1042003000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        13077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         13077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999924                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999924                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79688.207403                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79688.207403                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        13076                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        13076                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    911223000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    911223000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69686.677883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69686.677883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        37208                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      17604                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.113611                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      38.217677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       132.499238                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3925.283085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.032348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.958321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1871                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1993                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     226436                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    226436                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      5233.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       189.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13095.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000118376500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          326                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          326                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               31228                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               4920                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       13284                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       5233                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     13284                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     5233                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 13284                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 5233                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean             41                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     34.319151                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     46.627427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              3      0.92%      0.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            63     19.33%     20.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           236     72.39%     92.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             3      0.92%     93.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             5      1.53%     95.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      0.31%     95.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      0.92%     96.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.31%     96.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            2      0.61%     97.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.31%     97.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.61%     98.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.31%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.31%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.31%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.31%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            1      0.31%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.31%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.064417                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.059948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.398641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              317     97.24%     97.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.31%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                4      1.23%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      1.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  850176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               334912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1254800092.68839145                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              494306600.80083948                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     677529000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      36589.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       838080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       335168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 17852846.847192559391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1236947245.841198682785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 494684438.829351544380                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          189                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13095                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         5233                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7290500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    374148000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  17054173250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     38574.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28571.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3258966.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       838080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         850176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       334912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       334912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          189                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           13284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5233                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5233                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       17852847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1236947246                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1254800093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     17852847                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      17852847                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    494306601                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        494306601                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    494306601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      17852847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1236947246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1749106693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                13284                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                5237                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               132363500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              66420000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          381438500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9964.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28714.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               12060                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               4677                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   665.693431                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   475.888894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   389.515317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          215     12.07%     12.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          193     10.84%     22.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          157      8.82%     31.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           97      5.45%     37.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           75      4.21%     41.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           71      3.99%     45.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           99      5.56%     50.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      3.31%     54.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          815     45.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                850176                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             335168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1254.800093                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              494.684439                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         6433140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3388935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       47952240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      13050000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    210106560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     85973760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     420378315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   620.448882                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    220390000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     22620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    441639500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         6504540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         3430680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       47495280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      14287140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    214610700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     82090560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     421892580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   622.683831                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    210043000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     22620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    451752000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13267                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5233                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8007                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 17                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                17                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13267                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        39809                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   39809                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1185088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1185088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13285                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13285    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13285                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            51304000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           68929500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          26525                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        13240                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              13291                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        11715                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          212                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            14890                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         13077                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          636                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        39289                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  39925                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1252928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1280064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           13508                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    334976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             26815                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011300                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.105699                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   26512     98.87%     98.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     303      1.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               26815                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1673777000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           20001000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            318000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          19644500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         26616                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        13310                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             302                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
