{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:19:14 2014 " "Info: Processing started: Wed Dec 03 18:19:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyFill -c polyFill " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off polyFill -c polyFill" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpolygon.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file drawpolygon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drawPolygon-behv " "Info (12022): Found design unit 1: drawPolygon-behv" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 drawPolygon " "Info (12023): Found entity 1: drawPolygon" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_gfxchip.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fp_gfxchip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_GfxChip-behv " "Info (12022): Found design unit 1: fp_GfxChip-behv" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fp_GfxChip " "Info (12023): Found entity 1: fp_GfxChip" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vga-SYN " "Info (12022): Found design unit 1: pll_vga-SYN" {  } { { "PLL_VGA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Info (12023): Found entity 1: PLL_VGA" {  } { { "PLL_VGA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync-behv " "Info (12022): Found design unit 1: VGA_Sync-behv" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Info (12023): Found entity 1: VGA_Sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behv " "Info (12022): Found design unit 1: VGA_Controller-behv" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info (12023): Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_video_page.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ram_video_page.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_video_page-SYN " "Info (12022): Found design unit 1: ram_video_page-SYN" {  } { { "RAM_VIDEO_PAGE.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_VIDEO_PAGE " "Info (12023): Found entity 1: RAM_VIDEO_PAGE" {  } { { "RAM_VIDEO_PAGE.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anim_data.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file anim_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anim_data-SYN " "Info (12022): Found design unit 1: anim_data-SYN" {  } { { "ANIM_DATA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ANIM_DATA " "Info (12023): Found entity 1: ANIM_DATA" {  } { { "ANIM_DATA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_GfxChip " "Info (12127): Elaborating entity \"fp_GfxChip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANIM_DATA ANIM_DATA:rom0 " "Info (12128): Elaborating entity \"ANIM_DATA\" for hierarchy \"ANIM_DATA:rom0\"" {  } { { "fp_GfxChip.vhd" "rom0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANIM_DATA:rom0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"ANIM_DATA:rom0\|altsyncram:altsyncram_component\"" {  } { { "ANIM_DATA.vhd" "altsyncram_component" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ANIM_DATA:rom0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"ANIM_DATA:rom0\|altsyncram:altsyncram_component\"" {  } { { "ANIM_DATA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANIM_DATA:rom0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"ANIM_DATA:rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\Zamaster\\Academic\\Spring 2014\\FPGA Files\\Project\\rom.hex " "Info (12134): Parameter \"init_file\" = \"C:\\Users\\Zamaster\\Academic\\Spring 2014\\FPGA Files\\Project\\rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 360 " "Info (12134): Parameter \"numwords_a\" = \"360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info (12134): Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 494 " "Info (12134): Parameter \"width_a\" = \"494\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ANIM_DATA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0je1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0je1 " "Info (12023): Found entity 1: altsyncram_0je1" {  } { { "db/altsyncram_0je1.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_0je1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0je1 ANIM_DATA:rom0\|altsyncram:altsyncram_component\|altsyncram_0je1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0je1\" for hierarchy \"ANIM_DATA:rom0\|altsyncram:altsyncram_component\|altsyncram_0je1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga0 " "Info (12128): Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga0\"" {  } { { "fp_GfxChip.vhd" "vga0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA VGA_Controller:vga0\|PLL_VGA:pll0 " "Info (12128): Elaborating entity \"PLL_VGA\" for hierarchy \"VGA_Controller:vga0\|PLL_VGA:pll0\"" {  } { { "VGA_Controller.vhd" "pll0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "altpll_component" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info (12134): Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_VGA.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Info (12023): Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/pll_vga_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Info (12128): Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync VGA_Controller:vga0\|VGA_Sync:sync0 " "Info (12128): Elaborating entity \"VGA_Sync\" for hierarchy \"VGA_Controller:vga0\|VGA_Sync:sync0\"" {  } { { "VGA_Controller.vhd" "sync0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_VIDEO_PAGE VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0 " "Info (12128): Elaborating entity \"RAM_VIDEO_PAGE\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\"" {  } { { "VGA_Controller.vhd" "vga_buffer_0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\"" {  } { { "RAM_VIDEO_PAGE.vhd" "altsyncram_component" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\"" {  } { { "RAM_VIDEO_PAGE.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Info (12134): Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Info (12134): Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Info (12134): Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Info (12134): Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info (12134): Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Info (12134): Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM_VIDEO_PAGE.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krj1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krj1 " "Info (12023): Found entity 1: altsyncram_krj1" {  } { { "db/altsyncram_krj1.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_krj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krj1 VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_krj1\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Info (12023): Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/decode_5ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|decode_5ua:decode2 " "Info (12128): Elaborating entity \"decode_5ua\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_krj1.tdf" "decode2" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_krj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Info (12023): Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|decode_u9a:rden_decode_b " "Info (12128): Elaborating entity \"decode_u9a\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_krj1.tdf" "rden_decode_b" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_krj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qb " "Info (12023): Found entity 1: mux_0qb" {  } { { "db/mux_0qb.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mux_0qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qb VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|mux_0qb:mux3 " "Info (12128): Elaborating entity \"mux_0qb\" for hierarchy \"VGA_Controller:vga0\|RAM_VIDEO_PAGE:vga_buffer_0\|altsyncram:altsyncram_component\|altsyncram_krj1:auto_generated\|mux_0qb:mux3\"" {  } { { "db/altsyncram_krj1.tdf" "mux3" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_krj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPolygon drawPolygon:draw0 " "Info (12128): Elaborating entity \"drawPolygon\" for hierarchy \"drawPolygon:draw0\"" {  } { { "fp_GfxChip.vhd" "draw0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ufei_OneHalf drawPolygon.vhd(43) " "Warning (10540): VHDL Signal Declaration warning at drawPolygon.vhd(43): used explicit default value for signal \"ufei_OneHalf\" because signal was never assigned a value" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ufei_One drawPolygon.vhd(44) " "Warning (10540): VHDL Signal Declaration warning at drawPolygon.vhd(44): used explicit default value for signal \"ufei_One\" because signal was never assigned a value" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {          } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Info (278001): Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult3 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult3\"" {  } { { "drawPolygon.vhd" "Mult3" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult0\"" {  } { { "drawPolygon.vhd" "Mult0" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult10 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult10\"" {  } { { "drawPolygon.vhd" "Mult10" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 282 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult11 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult11\"" {  } { { "drawPolygon.vhd" "Mult11" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 285 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult8 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult8\"" {  } { { "drawPolygon.vhd" "Mult8" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 276 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult12 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult12\"" {  } { { "drawPolygon.vhd" "Mult12" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult6 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult6\"" {  } { { "drawPolygon.vhd" "Mult6" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult15 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult15\"" {  } { { "drawPolygon.vhd" "Mult15" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 403 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult7 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult7\"" {  } { { "drawPolygon.vhd" "Mult7" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 258 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult16 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult16\"" {  } { { "drawPolygon.vhd" "Mult16" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 406 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult9 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult9\"" {  } { { "drawPolygon.vhd" "Mult9" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 278 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult14 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult14\"" {  } { { "drawPolygon.vhd" "Mult14" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 391 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult13 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult13\"" {  } { { "drawPolygon.vhd" "Mult13" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult5 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult5\"" {  } { { "drawPolygon.vhd" "Mult5" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawPolygon:draw0\|Mult4 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawPolygon:draw0\|Mult4\"" {  } { { "drawPolygon.vhd" "Mult4" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "drawPolygon:draw0\|lpm_mult:Mult3 " "Info (12130): Elaborated megafunction instantiation \"drawPolygon:draw0\|lpm_mult:Mult3\"" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drawPolygon:draw0\|lpm_mult:Mult3 " "Info (12133): Instantiated megafunction \"drawPolygon:draw0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Info (12023): Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "drawPolygon:draw0\|lpm_mult:Mult10 " "Info (12130): Elaborated megafunction instantiation \"drawPolygon:draw0\|lpm_mult:Mult10\"" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 282 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drawPolygon:draw0\|lpm_mult:Mult10 " "Info (12133): Instantiated megafunction \"drawPolygon:draw0\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 282 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Info (12023): Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_96t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "drawPolygon:draw0\|lpm_mult:Mult9 " "Info (12130): Elaborated megafunction instantiation \"drawPolygon:draw0\|lpm_mult:Mult9\"" {  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drawPolygon:draw0\|lpm_mult:Mult9 " "Info (12133): Instantiated megafunction \"drawPolygon:draw0\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Info (12023): Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_p4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning (14285): Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult4\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult4\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 249 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult4\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult4\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 249 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult13\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult13\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 389 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult13\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult13\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 389 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult16\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult16\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 406 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult16\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult16\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 406 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult7\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult7\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 258 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult7\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult7\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 258 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult12\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult12\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 372 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult12\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult12\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 372 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult8\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult8\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 276 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult8\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult8\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 276 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult11\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult11\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 285 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult11\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult11\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 285 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult0\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult0\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 193 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult0\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult0\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 193 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult3\|mult_76t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult3\|mult_76t:auto_generated\|mac_mult7\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 195 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawPolygon:draw0\|lpm_mult:Mult3\|mult_76t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"drawPolygon:draw0\|lpm_mult:Mult3\|mult_76t:auto_generated\|mac_out8\"" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "drawPolygon.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd" 195 -1 0 } } { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1107 " "Info (13014): Ignored 1107 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1107 " "Info (13019): Ignored 1107 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 " "Info (16011): Adding node \"VGA_Controller:vga0\|PLL_VGA:pll0\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "Warning (15610): No output dependent on input pin \"mode\"" {  } { { "fp_GfxChip.vhd" "" { Text "C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4518 " "Info (21057): Implemented 4518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info (21059): Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3676 " "Info (21061): Implemented 3676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "734 " "Info (21064): Implemented 734 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "75 " "Info (21062): Implemented 75 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Info: Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:19:32 2014 " "Info: Processing ended: Wed Dec 03 18:19:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
