<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8EFDC673-3A3B-4ABF-B81A-447DC61248C7"><gtr:id>8EFDC673-3A3B-4ABF-B81A-447DC61248C7</gtr:id><gtr:firstName>David</gtr:firstName><gtr:surname>May</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/00FD569F-C47D-4E71-A66F-E3EAC3FB46EF"><gtr:id>00FD569F-C47D-4E71-A66F-E3EAC3FB46EF</gtr:id><gtr:firstName>Kerstin</gtr:firstName><gtr:surname>Eder</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/EDD26912-2F97-4CC6-9946-2D695768FE0F"><gtr:id>EDD26912-2F97-4CC6-9946-2D695768FE0F</gtr:id><gtr:firstName>Daniel</gtr:firstName><gtr:surname>Page</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FE001556%2F1"><gtr:id>E375AF30-F570-4F32-8D76-F3CD65057DB7</gtr:id><gtr:title>Reassessing Processor Design Assumptions in Cryptography</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E001556/1</gtr:grantReference><gtr:abstractText>The design of computer processors is based on many years of research andunderpins the performance of most other areas of Computer Science. One canroughly split processor designs into two groups: general purpose, which arecapable of being programmed for any task, and special purpose, which arelimited to one task only. The trade-off between the two approaches is thatspecial purpose processors generally deliver higher performance or smallersize and power budgets because they can focus on one particular task and notworry about needing to execute the others.Special purpose processors are attractive in cryptography. Cryptographicalgorithms are representative of a domain which uses specialist data typesand operations and demands high performance. However, cryptography is a fastmoving field and if a cryptographic algorithm is found to be weak, it needsreplacing quickly to avoid breaches in security. This need for algorithmagility negates the benefit of special purpose processors. Therefore, if ageneral purpose processor were able to deliver the required performance itwould be a better choice since it could simply be reprogrammed to run a newalgorithm rather than simply discarded.Like most aspects of computer architecture, successful general purposeprocessor designs rely heavily on selecting an effective trade-off betweenmany competing factors. Such decisions are typically resolved by performinga workload characterisation of the sorts of algorithm that the processor willexecute. By considering an average program, the architecture is designed sothat the average case is optimised while non-typical cases are marginalisedor omitted. A quarter century after many design decisions and assumptionswere made by the pioneers of the field, we are still using largely similardesigns. One expects that such decisions were initially made using a mix ofresearch and common sense based on prevailing technologies of the time.Despite the success of these assumptions, the technology landscape has nowchanged radically: the types of algorithm we execute today are differentand many of the constraints which guided initial thinking have disappeared.We claim that current general purpose processor design is based on entrenchedassumptions that are limiting their flexibility and long term viability forexecuting a wide range of algorithms. The crux of our proposed research isthe reassessment of such assumptions and investigation of alternativeapproaches using cryptography algorithms as an example domain. We aim, throughrelatively minor and non-disruptive alterations in design which lie outsidecurrent thinking, to deliver a high performance platform for cryptographicalgorithms while allowing algorithm agility: essentially delivering the bestof both world from general and special purpose processor design.</gtr:abstractText><gtr:fund><gtr:end>2010-06-20</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-12-21</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>386437</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C802E475-4282-48F9-B63E-859F73B8D438"><gtr:id>C802E475-4282-48F9-B63E-859F73B8D438</gtr:id><gtr:title>Information, Security and Cryptology - ICISC 2009</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d44dc2fa539e89c7cbc89f7758bc72ab"><gtr:id>d44dc2fa539e89c7cbc89f7758bc72ab</gtr:id><gtr:otherNames>Gro?sch?dl J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-14422-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/399C528B-8665-41D5-9F86-B011C832C175"><gtr:id>399C528B-8665-41D5-9F86-B011C832C175</gtr:id><gtr:title>Cryptographic Hardware and Embedded Systems, CHES 2010</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/173a3a5611131f007f12f68d2c241f67"><gtr:id>173a3a5611131f007f12f68d2c241f67</gtr:id><gtr:otherNames>Acii?mez O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-15030-2</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/96BE2123-3EF1-4F7D-9CE9-9D66511289E7"><gtr:id>96BE2123-3EF1-4F7D-9CE9-9D66511289E7</gtr:id><gtr:title>Transactions on Computational Science IV</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9c4a88c7394aefec8b9b58eea0d98908"><gtr:id>9c4a88c7394aefec8b9b58eea0d98908</gtr:id><gtr:otherNames>Regazzoni F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-01003-3</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/91CD55DF-318D-4DCA-A584-A566FA05CBDB"><gtr:id>91CD55DF-318D-4DCA-A584-A566FA05CBDB</gtr:id><gtr:title>Information Security Theory and Practice. Smart Devices, Pervasive Systems, and Ubiquitous Networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/6bd6627193e397713dc5d19b632872bd"><gtr:id>6bd6627193e397713dc5d19b632872bd</gtr:id><gtr:otherNames>Lederer C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-03943-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A7585487-1A44-4329-A478-DA1D73DD0012"><gtr:id>A7585487-1A44-4329-A478-DA1D73DD0012</gtr:id><gtr:title>Cryptology and Network Security</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/65b86377126cf50ca531a2abe87f1e33"><gtr:id>65b86377126cf50ca531a2abe87f1e33</gtr:id><gtr:otherNames>Koschuch M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-3-540-89640-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A020AE37-D7E3-4516-AE1C-C10BDA191220"><gtr:id>A020AE37-D7E3-4516-AE1C-C10BDA191220</gtr:id><gtr:title>Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box</gtr:title><gtr:parentPublicationTitle>Journal of Signal Processing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f5cc8582a1348655459a386a4eabd366"><gtr:id>f5cc8582a1348655459a386a4eabd366</gtr:id><gtr:otherNames>Tillich S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B5695B6F-4319-46A8-8344-6B6BE1299D82"><gtr:id>B5695B6F-4319-46A8-8344-6B6BE1299D82</gtr:id><gtr:title>Power Attacks Resistance of Cryptographic S-boxes with added Error Detection Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9c4a88c7394aefec8b9b58eea0d98908"><gtr:id>9c4a88c7394aefec8b9b58eea0d98908</gtr:id><gtr:otherNames>Regazzoni F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:isbn>0-7695-2885-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/924B03AF-A4DA-44D2-8976-56E38EAAE15E"><gtr:id>924B03AF-A4DA-44D2-8976-56E38EAAE15E</gtr:id><gtr:title>Randomised representations</gtr:title><gtr:parentPublicationTitle>IET Information Security</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/29659a25cd767d8c01d0485b884017e4"><gtr:id>29659a25cd767d8c01d0485b884017e4</gtr:id><gtr:otherNames>Smart N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0B35A6F3-FDC9-436F-9DCB-4725E622B275"><gtr:id>0B35A6F3-FDC9-436F-9DCB-4725E622B275</gtr:id><gtr:title>Selected Areas in Cryptography</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/255a51e35423093a82b75878ce08598d"><gtr:id>255a51e35423093a82b75878ce08598d</gtr:id><gtr:otherNames>Grabher P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-04158-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D6AE8ED0-8AB6-4308-928B-81FDB725B522"><gtr:id>D6AE8ED0-8AB6-4308-928B-81FDB725B522</gtr:id><gtr:title>Cryptographic Hardware and Embedded Systems - CHES 2008</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/255a51e35423093a82b75878ce08598d"><gtr:id>255a51e35423093a82b75878ce08598d</gtr:id><gtr:otherNames>Grabher P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-3-540-85052-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/58918699-BB55-4683-AC9D-873F2F45D60C"><gtr:id>58918699-BB55-4683-AC9D-873F2F45D60C</gtr:id><gtr:title>Information Security and Cryptology</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d44dc2fa539e89c7cbc89f7758bc72ab"><gtr:id>d44dc2fa539e89c7cbc89f7758bc72ab</gtr:id><gtr:otherNames>Gro?sch?dl J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-16341-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6D0334F3-B3F2-4FCC-B533-0E38008A7A7A"><gtr:id>6D0334F3-B3F2-4FCC-B533-0E38008A7A7A</gtr:id><gtr:title>Information and Communications Security</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/65b86377126cf50ca531a2abe87f1e33"><gtr:id>65b86377126cf50ca531a2abe87f1e33</gtr:id><gtr:otherNames>Koschuch M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-11144-0</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E001556/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>35</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>65</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>