<module name="DSI1_PLLCTRL_L4_PER" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSI_PLL_CONTROL" acronym="DSI_PLL_CONTROL" offset="0x0" width="32" description="This register controls the PLL reset/power and modes">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="HSDIV_SYSRESET" width="1" begin="4" end="4" resetval="0" description="Force HSDIVIDER SYSRESET" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIV_SYSRESET_0" description="HSDIVIDER SYSRESET controlled by power FSM"/>
      <bitenum value="1" id="1" token="HSDIV_SYSRESET_1" description="HSDIVIDER SYSRESET forced active"/>
    </bitfield>
    <bitfield id="PLL_SYSRESET" width="1" begin="3" end="3" resetval="0" description="Force DSI PLL SYSRESET" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_SYSRESET_0" description="PLL SYSRESET controlled by power FSM"/>
      <bitenum value="1" id="1" token="PLL_SYSRESET_1" description="PLL SYSRESET forced active"/>
    </bitfield>
    <bitfield id="PLL_HALTMODE" width="1" begin="2" end="2" resetval="0" description="Allow PLL to be halted if no activity. Reserved when DSI1_PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_HALTMODE_0" description="PLL will not be halted"/>
      <bitenum value="1" id="1" token="PLL_HALTMODE_1" description="PLL will be halted based on activity"/>
    </bitfield>
    <bitfield id="PLL_GATEMODE" width="1" begin="1" end="1" resetval="0" description="Allow PLL clock gating for power saving Reserved when DSI1_PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_GATEMODE_0" description="CLKIN4DDR clock on"/>
      <bitenum value="1" id="1" token="PLL_GATEMODE_1" description="CLKIN4DDR clock gated by DSI Protocol Engine activity"/>
    </bitfield>
    <bitfield id="PLL_AUTOMODE" width="1" begin="0" end="0" resetval="0" description="Automatic update mode. If this bit is set then the configuration updates will be synchronised to DISPCUpdateSync. If this bit is clear configuration updates will be done immediately. Reserved when DSI1_PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_AUTOMODE_0" description="Manual mode"/>
      <bitenum value="1" id="1" token="PLL_AUTOMODE_1" description="Automatic mode"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_STATUS" acronym="DSI_PLL_STATUS" offset="0x4" width="32" description="This register contains the status information">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="SSC_EN_ACK" width="1" begin="12" end="12" resetval="0" description="Spread Spectrum Clocking acknowledge" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SSC_EN_ACK_0_r" description="Spread Spectrum Clocking inactive"/>
      <bitenum value="1" id="1" token="SSC_EN_ACK_1_r" description="Spread Spectrum Clocking active"/>
    </bitfield>
    <bitfield id="M7_CLOCK_ACK" width="1" begin="11" end="11" resetval="0" description="Acknowledge for enable of clock Verify the status before selecting this source in the clock mux" range="" rwaccess="R">
      <bitenum value="0" id="0" token="M7_CLOCK_ACK_0_r" description="M7 clock inactive"/>
      <bitenum value="1" id="1" token="M7_CLOCK_ACK_1_r" description="M7 clock active"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Reserved . ." range="" rwaccess="R"/>
    <bitfield id="BYPASSACKZ" width="1" begin="9" end="9" resetval="0" description="State of bypass mode on PHY and HSDIVIDER" range="" rwaccess="R">
      <bitenum value="0" id="0" token="BYPASSACKZ_0_r" description="DSI_PHY and HSDIVIDER have switched to using the bypass clocks."/>
      <bitenum value="1" id="1" token="BYPASSACKZ_1_r" description="PLL outputs are still being used by DSI_PHY or HSDIVIDER"/>
    </bitfield>
    <bitfield id="M5_CLOCK_ACK" width="1" begin="8" end="8" resetval="0" description="Acknowledge for enable of DSI Protcol Engine clock Verify the status before selecting this source in the DSI Protcol Engine clock mux" range="" rwaccess="R">
      <bitenum value="0" id="0" token="M5_CLOCK_ACK_0_r" description="M5 Protocol Engine clock inactive"/>
      <bitenum value="1" id="1" token="M5_CLOCK_ACK_1_r" description="M5 Protocol Engine clock active"/>
    </bitfield>
    <bitfield id="M4_CLOCK_ACK" width="1" begin="7" end="7" resetval="0" description="Acknowledge for enable of clock Verify the status before selecting this source in the clock mux" range="" rwaccess="R">
      <bitenum value="0" id="0" token="M4_CLOCK_ACK_0_r" description="M4 clock inactive"/>
      <bitenum value="1" id="1" token="M4_CLOCK_ACK_1_r" description="M4 clock active"/>
    </bitfield>
    <bitfield id="PLL_BYPASS" width="1" begin="6" end="6" resetval="0" description="DSI PLL Bypass status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_BYPASS_0_r" description="PLL not bypassing"/>
      <bitenum value="1" id="1" token="PLL_BYPASS_1_r" description="PLL bypass"/>
    </bitfield>
    <bitfield id="PLL_HIGHJITTER" width="1" begin="5" end="5" resetval="0" description="PLL High Jitter status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_HIGHJITTER_0_r" description="PLL in normal jitter condition"/>
      <bitenum value="1" id="1" token="PLL_HIGHJITTER_1_r" description="PLL in high jitter condition: Phase error &amp;gt; 24%"/>
    </bitfield>
    <bitfield id="PLL_LIMP" width="1" begin="4" end="4" resetval="0" description="PLL Limp status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_LIMP_0_r" description="LIMP mode inactive"/>
      <bitenum value="1" id="1" token="PLL_LIMP_1_r" description="LIMP mode active"/>
    </bitfield>
    <bitfield id="PLL_LOSSREF" width="1" begin="3" end="3" resetval="0" description="PLL Reference Loss status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_LOSSREF_0_r" description="Reference input active"/>
      <bitenum value="1" id="1" token="PLL_LOSSREF_1_r" description="Reference input inactive"/>
    </bitfield>
    <bitfield id="PLL_RECAL" width="1" begin="2" end="2" resetval="0" description="PLL recalibration status If this bit is active, the PLL needs to be recalibrated" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_RECAL_0_r" description="Recalibration is not required"/>
      <bitenum value="1" id="1" token="PLL_RECAL_1_r" description="Recalibration is required"/>
    </bitfield>
    <bitfield id="PLL_LOCK" width="1" begin="1" end="1" resetval="0" description="PLL Lock status See the programming guide for the use of this bit" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PLL_LOCK_0_r" description="PLL is not locked"/>
      <bitenum value="1" id="1" token="PLL_LOCK_1_r" description="PLL is locked"/>
    </bitfield>
    <bitfield id="DSI1_PLLCTRL_RESET_DONE" width="1" begin="0" end="0" resetval="0" description="DSI1_PLLCTRL reset done status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DSI1_PLLCTRL_RESET_DONE_0_r" description="Reset is in progress"/>
      <bitenum value="1" id="1" token="DSI1_PLLCTRL_RESET_DONE_1_r" description="Reset has completed"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_GO" acronym="DSI_PLL_GO" offset="0x8" width="32" description="This register contains the GO bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved. Wirte only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="PLL_GO" width="1" begin="0" end="0" resetval="0" description="Request (re-)locking sequence of the PLL. If the AutoMode bit is set, then this will be deferred until DISPCUpdate Sync goes active" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_GO_0" description="No pending action"/>
      <bitenum value="1" id="1" token="PLL_GO_1" description="Request PLL (re-)locking/locking pending"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_CONFIGURATION1" acronym="DSI_PLL_CONFIGURATION1" offset="0xC" width="32" description="This register contains the latched PLL and HSDIVDER configuration bits">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="M5_CLOCK_DIV" width="5" begin="30" end="26" resetval="0x00" description="Divider value for Protocol Engine clock source M5REG" range="" rwaccess="RW"/>
    <bitfield id="M4_CLOCK_DIV" width="5" begin="25" end="21" resetval="0x00" description="Divider value for clock source M4REG" range="" rwaccess="RW"/>
    <bitfield id="PLL_REGM" width="12" begin="20" end="9" resetval="0x000" description="M Divider for PLL" range="" rwaccess="RW"/>
    <bitfield id="PLL_REGN" width="8" begin="8" end="1" resetval="0x00" description="N Divider for PLL (Reference)Note: As a result of device-specific integration, the 8th MSB of this field has no effect; thus, the divider factor can be 0 to 127. ." range="" rwaccess="RW"/>
    <bitfield id="PLL_STOPMODE" width="1" begin="0" end="0" resetval="0" description="PLL STOPMODE" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_STOPMODE_0" description="STOPMODE is not selected"/>
      <bitenum value="1" id="1" token="PLL_STOPMODE_1" description="STOPMODE is selected"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_CONFIGURATION2" acronym="DSI_PLL_CONFIGURATION2" offset="0x10" width="32" description="This register contains the unlatched PLL and HSDIVDER configuration bits These bits are 'shadowed' when automatic mode is selected">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Read as zero." range="" rwaccess="R"/>
    <bitfield id="M7_CLOCK_PWDN" width="1" begin="26" end="26" resetval="0" description="Power down for M7 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M7_CLOCK_PWDN_0" description="M7 clock divider is active"/>
      <bitenum value="1" id="1" token="M7_CLOCK_PWDN_1" description="M7 clock divider is powered-down"/>
    </bitfield>
    <bitfield id="M7_CLOCK_EN" width="1" begin="25" end="25" resetval="0" description="Enable for M7 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M7_CLOCK_EN_0" description="M7 clock divider is disbled"/>
      <bitenum value="1" id="1" token="M7_CLOCK_EN_1" description="M7 clock divider is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="Reserved . ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="Reserved . ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIVBYPASS" width="1" begin="20" end="20" resetval="0" description="Forces HSDIVIDER to bypass mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVBYPASS_0" description="HSDIVIDER in normal operation. Bypass controlled by PLL."/>
      <bitenum value="1" id="1" token="HSDIVBYPASS_1" description="HSDIVIDER forced to bypass mode."/>
    </bitfield>
    <bitfield id="M5_CLOCK_PWDN" width="1" begin="19" end="19" resetval="0" description="Power down for Protocol Engine clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M5_CLOCK_PWDN_0" description="DSI Protocol Engine clock divider is active"/>
      <bitenum value="1" id="1" token="M5_CLOCK_PWDN_1" description="DSI Protocol Engine clock divider is powered-down"/>
    </bitfield>
    <bitfield id="M5_CLOCK_EN" width="1" begin="18" end="18" resetval="0" description="Enable for Protocol Engine clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M5_CLOCK_EN_0" description="DSI Protocol Engine clock divider is disabled"/>
      <bitenum value="1" id="1" token="M5_CLOCK_EN_1" description="DSI Protocol Engine clock divider is enabled"/>
    </bitfield>
    <bitfield id="M4_CLOCK_PWDN" width="1" begin="17" end="17" resetval="0" description="Power down for M4 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M4_CLOCK_PWDN_0" description="clock divider is active"/>
      <bitenum value="1" id="1" token="M4_CLOCK_PWDN_1" description="clock divider is powered-down"/>
    </bitfield>
    <bitfield id="M4_CLOCK_EN" width="1" begin="16" end="16" resetval="0" description="Enable for M4 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="M4_CLOCK_EN_0" description="clock divider is disabled"/>
      <bitenum value="1" id="1" token="M4_CLOCK_EN_1" description="clock divider is enabled"/>
    </bitfield>
    <bitfield id="BYPASSEN" width="1" begin="15" end="15" resetval="0" description="Selects functional clock asCLKIN4DDR clock source" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BYPASSEN_0" description="PLL controls CLKIN4DDR clock source: PLL DCO if PLL is locked functional clock if not locked"/>
      <bitenum value="1" id="1" token="BYPASSEN_1" description="Force functional clock to be used as CLKIN4DDR clock source"/>
    </bitfield>
    <bitfield id="PHY_CLKINEN" width="1" begin="14" end="14" resetval="0" description="CLKIN4DDR clock control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PHY_CLKINEN_0" description="CLKIN4DDR clock is disabled"/>
      <bitenum value="1" id="1" token="PHY_CLKINEN_1" description="CLKIN4DDR clock is enabled"/>
    </bitfield>
    <bitfield id="PLL_REFEN" width="1" begin="13" end="13" resetval="0" description="PLL reference clock control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_REFEN_0" description="PLL reference clock disabled"/>
      <bitenum value="1" id="1" token="PLL_REFEN_1" description="PLL reference clock enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="Reserved. Keep at reset value." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Reserved. Keep at reset value." range="" rwaccess="R"/>
    <bitfield id="PLL_LOCKSEL" width="2" begin="10" end="9" resetval="0x0" description="Selects the lock criteria for the PLL" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_LOCKSEL_0" description="Phase Lock"/>
      <bitenum value="1" id="1" token="PLL_LOCKSEL_1" description="Frequency Lock"/>
      <bitenum value="2" id="2" token="PLL_LOCKSEL_2" description="Spare"/>
    </bitfield>
    <bitfield id="PLL_DRIFTGUARDEN" width="1" begin="8" end="8" resetval="0" description="PLL DRIFTGUARDEN" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_DRIFTGUARDEN_0" description="Only RECAL flag is asserted in case of temperature drift. The programmer should take appropriate action."/>
      <bitenum value="1" id="1" token="PLL_DRIFTGUARDEN_1" description="Temperature drift will initiate automatic recalibration. RECAL flag will be asserted while this is taking place."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_LOWCURRSTBY" width="1" begin="6" end="6" resetval="0" description="PLL LOW CURRENT STANDBY" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_LOWCURRSTBY_0" description="LOWCURRSTBY is not selected"/>
      <bitenum value="1" id="1" token="PLL_LOWCURRSTBY_1" description="LOWCURRSTBY is selected"/>
    </bitfield>
    <bitfield id="PLL_PLLLPMODE" width="1" begin="5" end="5" resetval="0" description="Select the power / performance of the PLL" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_PLLLPMODE_0" description="Full performance, minimised jitter"/>
      <bitenum value="1" id="1" token="PLL_PLLLPMODE_1" description="Reduced power, increased jitter"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reads return zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_IDLE" width="1" begin="0" end="0" resetval="0" description="PLL IDLE:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" id="1" token="PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_CONFIGURATION3" acronym="DSI_PLL_CONFIGURATION3" offset="0x14" width="32" description="HSDIVIDER configuration bits for the M5 and M6 dividers">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M7_CLOCK_DIV" width="5" begin="9" end="5" resetval="0x00" description="Divider value for M7 divider." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DSI_PLL_SSC_CONFIGURATION1" acronym="DSI_PLL_SSC_CONFIGURATION1" offset="0x18" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD" width="1" begin="2" end="2" resetval="0" description="Forces the clock spreading only in the down spectrum." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DOWNSPREAD_0" description="Clock spreading not forced."/>
      <bitenum value="1" id="1" token="DOWNSPREAD_1" description="Spectrum spreading only in down direction."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="EN_SSC" width="1" begin="0" end="0" resetval="0" description="Spread Spectrum Clockiing enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="EN_SSC_0" description="Spread Spectrum Clockiing disabled"/>
      <bitenum value="1" id="1" token="EN_SSC_1" description="Spread Spectrum Clockiing enabled"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_SSC_CONFIGURATION2" acronym="DSI_PLL_SSC_CONFIGURATION2" offset="0x1C" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reads as zero" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIVIDER" width="10" begin="29" end="20" resetval="0x000" description="Modulation Frequency Divider (ModFreqDivider) control for SSCThe ModFreqDivider is split into Mantissa and 2Exponent(ModFreqDivider = ModFreqDividerMantissa * 2ModFreqDividerExponent). . Bits [29:23] define the Mantissa. . Bits [22:20] define the Exponent. ." range="" rwaccess="RW"/>
    <bitfield id="DELTAM" width="20" begin="19" end="0" resetval="0x00000" description="DeltaM control for SSC. Split into integer and fractional parts.Bits [19:18] define the integer part. . Bits [17:0] define the fractional part. ." range="" rwaccess="RW"/>
  </register>
</module>
