#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 26 11:38:37 2021
# Process ID: 17824
# Current directory: E:/GenesysDDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5624 E:\GenesysDDR\Genesys.xpr
# Log file: E:/GenesysDDR/vivado.log
# Journal file: E:/GenesysDDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GenesysDDR/Genesys.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/xujia/Genesys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1105.109 ; gain = 447.848
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0'.
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - lmb_v10
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_225M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Successfully read diagram <Genesys> from BD file <E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1937.242 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells pingpong_clk_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/Memristor_testboard/FPGA_test/pingpong_platform [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
set_property location {1 89 72} [get_bd_cells pingpong_clk_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/pingpong_clk_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pingpong_clk_0/S00_AXI]
Slave segment </pingpong_clk_0/S00_AXI/S00_AXI_reg> is being mapped into address space </microblaze_0/Data> at <0x44A0_0000 [ 64K ]>
set_property location {2 280 56} [get_bd_cells pingpong_clk_0]
startgroup
make_bd_pins_external  [get_bd_pins pingpong_clk_0/pingpong_clk]
endgroup
connect_bd_net [get_bd_pins pingpong_clk_0/clk] [get_bd_pins mig_7series_0/ui_addn_clk_0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/ui_addn_clk_0(clk) and /pingpong_clk_0/clk(undef)
generate_target all [get_files  E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd]
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.727 ; gain = 0.000
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xFFFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pingpong_clk_0/frequency

Wrote  : <E:\GenesysDDR\Genesys.srcs\sources_1\bd\Genesys\Genesys.bd> 
Wrote  : <E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ui/bd_61cb0658.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/sim/Genesys.v
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hdl/Genesys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/hw_handoff/Genesys_axi_smc_0.hwh
Generated Block Design Tcl file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/hw_handoff/Genesys_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/synth/Genesys_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/hw_handoff/Genesys_system_ila_0.hwh
Generated Block Design Tcl file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/hw_handoff/Genesys_system_ila_0_bd.tcl
Generated Hardware Definition File e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/synth/Genesys_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_225M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pingpong_clk_0 .
Exporting to file E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hw_handoff/Genesys.hwh
Generated Block Design Tcl file E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hw_handoff/Genesys_bd.tcl
Generated Hardware Definition File E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.hwdef
generate_target: Time (s): cpu = 00:01:53 ; elapsed = 00:02:08 . Memory (MB): peak = 2315.727 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Genesys_mig_7series_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Genesys_mig_7series_0_0, cache-ID = d1cfb8e5b52b6be1; cache size = 136.550 MB.
catch { [ delete_ip_run [get_ips -all Genesys_mig_7series_0_0] ] }
catch { config_ip_cache -export [get_ips -all Genesys_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Genesys_axi_smc_0, cache-ID = 408dc497386dda8a; cache size = 136.551 MB.
catch { [ delete_ip_run [get_ips -all Genesys_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all Genesys_xbar_0] }
catch { config_ip_cache -export [get_ips -all Genesys_system_ila_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Genesys_system_ila_0, cache-ID = ab3721d7de78ca3a; cache size = 136.551 MB.
catch { config_ip_cache -export [get_ips -all Genesys_pingpong_clk_0_1] }
export_ip_user_files -of_objects [get_files E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd]
launch_runs -jobs 8 {Genesys_xbar_0_synth_1 Genesys_pingpong_clk_0_1_synth_1}
[Mon Jul 26 12:19:27 2021] Launched Genesys_xbar_0_synth_1, Genesys_pingpong_clk_0_1_synth_1...
Run output will be captured here:
Genesys_xbar_0_synth_1: E:/GenesysDDR/Genesys.runs/Genesys_xbar_0_synth_1/runme.log
Genesys_pingpong_clk_0_1_synth_1: E:/GenesysDDR/Genesys.runs/Genesys_pingpong_clk_0_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd] -directory E:/GenesysDDR/Genesys.ip_user_files/sim_scripts -ip_user_files_dir E:/GenesysDDR/Genesys.ip_user_files -ipstatic_source_dir E:/GenesysDDR/Genesys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GenesysDDR/Genesys.cache/compile_simlib/modelsim} {questa=E:/GenesysDDR/Genesys.cache/compile_simlib/questa} {riviera=E:/GenesysDDR/Genesys.cache/compile_simlib/riviera} {activehdl=E:/GenesysDDR/Genesys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets pingpong_clk_0_pingpong_clk] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells pingpong_clk_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/pingpong_clk_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pingpong_clk_0/S00_AXI]
Slave segment </pingpong_clk_0/S00_AXI/S00_AXI_reg> is being mapped into address space </microblaze_0/Data> at <0x44A0_0000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_pins pingpong_clk_0/pingpong_clk]
endgroup
connect_bd_net [get_bd_pins pingpong_clk_0/clk] [get_bd_pins mig_7series_0/ui_addn_clk_0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/ui_addn_clk_0(clk) and /pingpong_clk_0/clk(undef)
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
save_bd_design
Wrote  : <E:\GenesysDDR\Genesys.srcs\sources_1\bd\Genesys\Genesys.bd> 
Wrote  : <E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ui/bd_61cb0658.ui> 
reset_run synth_1
reset_run Genesys_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.730 ; gain = 0.004
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xFFFFFFFF.
Wrote  : <E:\GenesysDDR\Genesys.srcs\sources_1\bd\Genesys\Genesys.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/sim/Genesys.v
VHDL Output written to : E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hdl/Genesys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/hw_handoff/Genesys_axi_smc_0.hwh
Generated Block Design Tcl file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/hw_handoff/Genesys_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/synth/Genesys_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/hw_handoff/Genesys_system_ila_0.hwh
Generated Block Design Tcl file e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/hw_handoff/Genesys_system_ila_0_bd.tcl
Generated Hardware Definition File e:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_system_ila_0/bd_0/synth/Genesys_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_225M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pingpong_clk_0 .
Exporting to file E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hw_handoff/Genesys.hwh
Generated Block Design Tcl file E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/hw_handoff/Genesys_bd.tcl
Generated Hardware Definition File E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/synth/Genesys.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Genesys_axi_smc_0, cache-ID = 408dc497386dda8a; cache size = 136.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Genesys_system_ila_0, cache-ID = ab3721d7de78ca3a; cache size = 136.551 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
config_ip_cache: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2573.859 ; gain = 0.000
[Mon Jul 26 12:33:45 2021] Launched Genesys_xbar_0_synth_1, Genesys_pingpong_clk_0_2_synth_1, synth_1...
Run output will be captured here:
Genesys_xbar_0_synth_1: E:/GenesysDDR/Genesys.runs/Genesys_xbar_0_synth_1/runme.log
Genesys_pingpong_clk_0_2_synth_1: E:/GenesysDDR/Genesys.runs/Genesys_pingpong_clk_0_2_synth_1/runme.log
synth_1: E:/GenesysDDR/Genesys.runs/synth_1/runme.log
[Mon Jul 26 12:33:46 2021] Launched impl_1...
Run output will be captured here: E:/GenesysDDR/Genesys.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:33 ; elapsed = 00:02:48 . Memory (MB): peak = 2573.859 ; gain = 5.961
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 12:50:33 2021...
