# RISCV on Vivado
## Basic concepts of simulating and implementing a RISCV based addition of 9 consecutive numbers in Basys3 FPGA
## Setting up of Vivado Project. The files used are "mythcore_test_no_ILA.v" and "test.v" from fpga_workshop_collaterals
![myth vivado project setup](https://user-images.githubusercontent.com/59352026/160097837-72673409-93c5-421c-a9fa-35d6ead24670.jpg)
## Simulation result 
![core_simulation](https://user-images.githubusercontent.com/59352026/160097147-d146de72-5975-40e9-aceb-a6302352de43.jpg)
