Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec 17 16:26:27 2023
| Host         : MIR-ThinkPad running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file risc_soc_synth_timing_summary_postroute_physopted.rpt -pb risc_soc_synth_timing_summary_postroute_physopted.pb -rpx risc_soc_synth_timing_summary_postroute_physopted.rpx
| Design       : risc_soc_synth
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.030        0.000                      0                  587        0.085        0.000                      0                  587        0.750        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.030        0.000                      0                  571        0.085        0.000                      0                  571        0.750        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.454        0.000                      0                   16        0.667        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 2.702ns (69.332%)  route 1.195ns (30.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 8.808 - 4.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596     5.147    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.601 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.762     8.364    RISC_NP/DU/IFU/douta[8]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.488 r  RISC_NP/DU/IFU/ex_data[8]_i_2/O
                         net (fo=1, routed)           0.433     8.920    RISC_NP/DU/IFU/li_lw[8]
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.124     9.044 r  RISC_NP/DU/IFU/ex_data[8]_i_1/O
                         net (fo=1, routed)           0.000     9.044    RISC_NP/DU/EXU/D[8]
    SLICE_X9Y25          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436     8.808    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[8]/C
                         clock pessimism              0.273     9.081    
                         clock uncertainty           -0.035     9.045    
    SLICE_X9Y25          FDCE (Setup_fdce_C_D)        0.029     9.074    RISC_NP/DU/EXU/ex_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 2.702ns (69.362%)  route 1.194ns (30.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 8.810 - 4.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600     5.151    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.605 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.637     8.242    RISC_NP/DU/IFU/douta[3]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.366 r  RISC_NP/DU/IFU/ex_data[3]_i_2/O
                         net (fo=1, routed)           0.557     8.923    RISC_NP/DU/IFU/li_lw[3]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.124     9.047 r  RISC_NP/DU/IFU/ex_data[3]_i_1/O
                         net (fo=1, routed)           0.000     9.047    RISC_NP/DU/EXU/D[3]
    SLICE_X9Y26          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438     8.810    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[3]/C
                         clock pessimism              0.273     9.083    
                         clock uncertainty           -0.035     9.047    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.031     9.078    RISC_NP/DU/EXU/ex_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 2.702ns (69.822%)  route 1.168ns (30.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 8.812 - 4.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600     5.151    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.605 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.688     8.293    RISC_NP/DU/IFU/douta[0]
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.417 r  RISC_NP/DU/IFU/ex_data[0]_i_2/O
                         net (fo=1, routed)           0.480     8.897    RISC_NP/DU/IFU/li_lw[0]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.021 r  RISC_NP/DU/IFU/ex_data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.021    RISC_NP/DU/EXU/D[0]
    SLICE_X11Y22         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440     8.812    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[0]/C
                         clock pessimism              0.259     9.071    
                         clock uncertainty           -0.035     9.035    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)        0.031     9.066    RISC_NP/DU/EXU/ex_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 2.702ns (70.427%)  route 1.135ns (29.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 8.809 - 4.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596     5.147    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.601 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.702     8.303    RISC_NP/DU/IFU/douta[9]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.427 r  RISC_NP/DU/IFU/ex_data[9]_i_2/O
                         net (fo=1, routed)           0.433     8.860    RISC_NP/DU/IFU/li_lw[9]
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.984 r  RISC_NP/DU/IFU/ex_data[9]_i_1/O
                         net (fo=1, routed)           0.000     8.984    RISC_NP/DU/EXU/D[9]
    SLICE_X11Y25         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.437     8.809    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[9]/C
                         clock pessimism              0.259     9.068    
                         clock uncertainty           -0.035     9.032    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)        0.029     9.061    RISC_NP/DU/EXU/ex_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.702ns (69.490%)  route 1.186ns (30.510%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 8.808 - 4.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600     5.151    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.605 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.720     8.326    RISC_NP/DU/IFU/douta[1]
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.450 r  RISC_NP/DU/IFU/ex_data[1]_i_2/O
                         net (fo=1, routed)           0.466     8.916    RISC_NP/DU/IFU/li_lw[1]
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.124     9.040 r  RISC_NP/DU/IFU/ex_data[1]_i_1/O
                         net (fo=1, routed)           0.000     9.040    RISC_NP/DU/EXU/D[1]
    SLICE_X8Y25          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436     8.808    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[1]/C
                         clock pessimism              0.273     9.081    
                         clock uncertainty           -0.035     9.045    
    SLICE_X8Y25          FDCE (Setup_fdce_C_D)        0.079     9.124    RISC_NP/DU/EXU/ex_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 2.702ns (69.684%)  route 1.176ns (30.316%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 8.875 - 4.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596     5.147    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.601 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.710     8.311    RISC_NP/DU/IFU/douta[14]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.435 r  RISC_NP/DU/IFU/ex_data[14]_i_2/O
                         net (fo=1, routed)           0.465     8.901    RISC_NP/DU/IFU/li_lw[14]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124     9.025 r  RISC_NP/DU/IFU/ex_data[14]_i_1/O
                         net (fo=1, routed)           0.000     9.025    RISC_NP/DU/EXU/D[14]
    SLICE_X5Y24          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503     8.875    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[14]/C
                         clock pessimism              0.259     9.134    
                         clock uncertainty           -0.035     9.098    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.032     9.130    RISC_NP/DU/EXU/ex_data_reg[14]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 2.702ns (70.164%)  route 1.149ns (29.836%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 8.809 - 4.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596     5.147    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.601 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.697     8.298    RISC_NP/DU/IFU/douta[11]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.422 r  RISC_NP/DU/IFU/ex_data[11]_i_2/O
                         net (fo=1, routed)           0.452     8.874    RISC_NP/DU/IFU/li_lw[11]
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.998 r  RISC_NP/DU/IFU/ex_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.998    RISC_NP/DU/EXU/D[11]
    SLICE_X10Y24         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.437     8.809    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[11]/C
                         clock pessimism              0.259     9.068    
                         clock uncertainty           -0.035     9.032    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)        0.077     9.109    RISC_NP/DU/EXU/ex_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 2.702ns (70.280%)  route 1.143ns (29.720%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 8.810 - 4.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600     5.151    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.605 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.691     8.296    RISC_NP/DU/IFU/douta[6]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.420 r  RISC_NP/DU/IFU/ex_data[6]_i_2/O
                         net (fo=1, routed)           0.452     8.872    RISC_NP/DU/IFU/li_lw[6]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.996 r  RISC_NP/DU/IFU/ex_data[6]_i_1/O
                         net (fo=1, routed)           0.000     8.996    RISC_NP/DU/EXU/D[6]
    SLICE_X8Y23          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438     8.810    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[6]/C
                         clock pessimism              0.259     9.069    
                         clock uncertainty           -0.035     9.033    
    SLICE_X8Y23          FDCE (Setup_fdce_C_D)        0.077     9.110    RISC_NP/DU/EXU/ex_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 2.702ns (71.237%)  route 1.091ns (28.763%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 8.809 - 4.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600     5.151    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.605 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.651     8.257    RISC_NP/DU/IFU/douta[5]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.381 r  RISC_NP/DU/IFU/ex_data[5]_i_2/O
                         net (fo=1, routed)           0.440     8.820    RISC_NP/DU/IFU/li_lw[5]
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.944 r  RISC_NP/DU/IFU/ex_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.944    RISC_NP/DU/EXU/D[5]
    SLICE_X11Y25         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.437     8.809    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[5]/C
                         clock pessimism              0.259     9.068    
                         clock uncertainty           -0.035     9.032    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)        0.031     9.063    RISC_NP/DU/EXU/ex_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/EXU/ex_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 2.101ns (55.789%)  route 1.665ns (44.211%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 8.810 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IDU/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.456     5.628 r  RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]/Q
                         net (fo=10, routed)          0.607     6.235    RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[0]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.124     6.359 r  RISC_NP/DU/IDU/rslt_r0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.359    RISC_NP/DU/EXU/ALU/S[0]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.891 r  RISC_NP/DU/EXU/ALU/rslt_r0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.891    RISC_NP/DU/EXU/ALU/rslt_r0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  RISC_NP/DU/EXU/ALU/rslt_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.005    RISC_NP/DU/EXU/ALU/rslt_r0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  RISC_NP/DU/EXU/ALU/rslt_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.119    RISC_NP/DU/EXU/ALU/rslt_r0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.453 r  RISC_NP/DU/EXU/ALU/rslt_r0_carry__2/O[1]
                         net (fo=1, routed)           0.535     7.988    RISC_NP/DU/IDU/data0[13]
    SLICE_X7Y25          LUT6 (Prop_lut6_I5_O)        0.303     8.291 r  RISC_NP/DU/IDU/ex_data[13]_i_4/O
                         net (fo=1, routed)           0.523     8.814    RISC_NP/DU/IFU/ex_data_reg[13]_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.938 r  RISC_NP/DU/IFU/ex_data[13]_i_1/O
                         net (fo=1, routed)           0.000     8.938    RISC_NP/DU/EXU/D[13]
    SLICE_X9Y26          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438     8.810    RISC_NP/DU/EXU/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  RISC_NP/DU/EXU/ex_data_reg[13]/C
                         clock pessimism              0.259     9.069    
                         clock uncertainty           -0.035     9.033    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.029     9.062    RISC_NP/DU/EXU/ex_data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  0.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB_D1/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC_D1/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMS32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMS32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.227%)  route 0.210ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[10]/Q
                         net (fo=64, routed)          0.210     1.847    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD2
    SLICE_X6Y25          RAMS32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMS32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD_D1/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.762    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.365%)  route 0.269ns (65.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[9]/Q
                         net (fo=64, routed)          0.269     1.907    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD1
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/IR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.365%)  route 0.269ns (65.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.496    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  RISC_NP/DU/IFU/IR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  RISC_NP/DU/IFU/IR_reg[9]/Q
                         net (fo=64, routed)          0.269     1.907    RISC_NP/DU/RF/registers_reg_0_15_12_13/ADDRD1
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     2.008    RISC_NP/DU/RF/registers_reg_0_15_12_13/WCLK
    SLICE_X6Y25          RAMD32                                       r  RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X0Y10    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB18_X0Y10    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X0Y11    IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB18_X0Y11    IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X1Y28     RISC_NP/CU/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X1Y26     RISC_NP/CU/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X4Y26     RISC_NP/CU/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X6Y27     RISC_NP/CU/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X2Y26     RISC_NP/CU/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X2Y23     RISC_NP/DU/RF/registers_reg_0_15_10_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X2Y23     RISC_NP/DU/RF/registers_reg_0_15_10_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y25     RISC_NP/DU/RF/registers_reg_0_15_12_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X2Y23     RISC_NP/DU/RF/registers_reg_0_15_10_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X2Y23     RISC_NP/DU/RF/registers_reg_0_15_10_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y22     RISC_NP/DU/RF/registers_reg_0_15_4_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y20     RISC_NP/DU/RF/registers_reg_0_15_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.000       0.750      SLICE_X6Y20     RISC_NP/DU/RF/registers_reg_0_15_0_1/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.766ns (24.845%)  route 2.317ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.702     8.255    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y24          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[1]/C
                         clock pessimism              0.273     9.150    
                         clock uncertainty           -0.035     9.114    
    SLICE_X3Y24          FDCE (Recov_fdce_C_CLR)     -0.405     8.709    RISC_NP/DU/IFU/PC_reg[1]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.766ns (24.845%)  route 2.317ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.702     8.255    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y24          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[2]/C
                         clock pessimism              0.273     9.150    
                         clock uncertainty           -0.035     9.114    
    SLICE_X3Y24          FDCE (Recov_fdce_C_CLR)     -0.405     8.709    RISC_NP/DU/IFU/PC_reg[2]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.766ns (24.845%)  route 2.317ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.702     8.255    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y24          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[3]/C
                         clock pessimism              0.273     9.150    
                         clock uncertainty           -0.035     9.114    
    SLICE_X3Y24          FDCE (Recov_fdce_C_CLR)     -0.405     8.709    RISC_NP/DU/IFU/PC_reg[3]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.272%)  route 2.265ns (74.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.650     8.203    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[4]/C
                         clock pessimism              0.259     9.136    
                         clock uncertainty           -0.035     9.100    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.695    RISC_NP/DU/IFU/PC_reg[4]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.272%)  route 2.265ns (74.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.650     8.203    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[5]/C
                         clock pessimism              0.259     9.136    
                         clock uncertainty           -0.035     9.100    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.695    RISC_NP/DU/IFU/PC_reg[5]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.272%)  route 2.265ns (74.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.650     8.203    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[6]/C
                         clock pessimism              0.259     9.136    
                         clock uncertainty           -0.035     9.100    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.695    RISC_NP/DU/IFU/PC_reg[6]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.272%)  route 2.265ns (74.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 8.877 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.650     8.203    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     8.877    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[7]/C
                         clock pessimism              0.259     9.136    
                         clock uncertainty           -0.035     9.100    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.695    RISC_NP/DU/IFU/PC_reg[7]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.424%)  route 2.247ns (74.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.631     8.185    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507     8.879    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[10]/C
                         clock pessimism              0.259     9.138    
                         clock uncertainty           -0.035     9.102    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.697    RISC_NP/DU/IFU/PC_reg[10]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.424%)  route 2.247ns (74.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.631     8.185    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507     8.879    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[11]/C
                         clock pessimism              0.259     9.138    
                         clock uncertainty           -0.035     9.102    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.697    RISC_NP/DU/IFU/PC_reg[11]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 RISC_NP/DU/IFU/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.424%)  route 2.247ns (74.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.620     5.172    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.690 r  RISC_NP/DU/IFU/PC_reg[0]/Q
                         net (fo=7, routed)           0.983     6.672    RISC_NP/DU/IFU/PC_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.796 r  RISC_NP/DU/IFU/PC[0]_i_9/O
                         net (fo=1, routed)           0.633     7.429    RISC_NP/DU/IFU/PC[0]_i_9_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.553 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.631     8.185    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507     8.879    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[8]/C
                         clock pessimism              0.259     9.138    
                         clock uncertainty           -0.035     9.102    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.697    RISC_NP/DU/IFU/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.171%)  route 0.344ns (59.829%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.199     2.075    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y27          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[12]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    RISC_NP/DU/IFU/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.171%)  route 0.344ns (59.829%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.199     2.075    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y27          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    RISC_NP/DU/IFU/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.171%)  route 0.344ns (59.829%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.199     2.075    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y27          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[14]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    RISC_NP/DU/IFU/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.171%)  route 0.344ns (59.829%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.199     2.075    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y27          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     2.013    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[15]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y27          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    RISC_NP/DU/IFU/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.999%)  route 0.377ns (62.001%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.231     2.108    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     2.011    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[10]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    RISC_NP/DU/IFU/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.999%)  route 0.377ns (62.001%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.231     2.108    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     2.011    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[11]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    RISC_NP/DU/IFU/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.999%)  route 0.377ns (62.001%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.231     2.108    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     2.011    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[8]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    RISC_NP/DU/IFU/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.999%)  route 0.377ns (62.001%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.231     2.108    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y26          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     2.011    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[9]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    RISC_NP/DU/IFU/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.498%)  route 0.385ns (62.502%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.240     2.116    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.852     2.010    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.418    RISC_NP/DU/IFU/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 RISC_NP/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            RISC_NP/DU/IFU/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.498%)  route 0.385ns (62.502%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.587     1.500    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  RISC_NP/DU/IFU/PC_reg[13]/Q
                         net (fo=5, routed)           0.090     1.731    RISC_NP/DU/IFU/PC_reg[13]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  RISC_NP/DU/IFU/PC[0]_i_11/O
                         net (fo=1, routed)           0.056     1.832    RISC_NP/DU/IFU/PC[0]_i_11_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.877 f  RISC_NP/DU/IFU/PC[0]_i_3/O
                         net (fo=16, routed)          0.240     2.116    RISC_NP/DU/IFU/PC[0]_i_3_n_0
    SLICE_X3Y25          FDCE                                         f  RISC_NP/DU/IFU/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.852     2.010    RISC_NP/DU/IFU/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  RISC_NP/DU/IFU/PC_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.418    RISC_NP/DU/IFU/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.698    





