{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576732014445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576732014445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 13:06:54 2019 " "Processing started: Thu Dec 19 13:06:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576732014445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576732014445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sort1 -c sort1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sort1 -c sort1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576732014445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_7_1200mv_85c_slow.vo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_7_1200mv_85c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_7_1200mv_0c_slow.vo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_7_1200mv_0c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_min_1200mv_0c_fast.vo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_min_1200mv_0c_fast.vo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1.vo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1.vo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_7_1200mv_85c_v_slow.sdo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_7_1200mv_85c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015268 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_7_1200mv_0c_v_slow.sdo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_7_1200mv_0c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_min_1200mv_0c_v_fast.sdo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sort1_v.sdo D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/ simulation " "Generated file sort1_v.sdo in folder \"D:/Code/school/Sophomore/verilog2/20191212/sort1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576732015394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576732015470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 13:06:55 2019 " "Processing ended: Thu Dec 19 13:06:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576732015470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576732015470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576732015470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576732015470 ""}
