// Seed: 3999377648
module module_0 (
    output wand id_0,
    output tri  id_1
);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2
);
  wire id_4;
  buf primCall (id_2, id_4);
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2;
  logic id_1;
  assign id_1[1] = 1;
  logic id_2;
  ;
endmodule
module module_3 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2,
    input wand  id_3,
    input wire  id_4,
    input uwire id_5
);
  parameter id_7 = 1;
  module_2 modCall_1 ();
endmodule
