initial
assume (= [$formal$cva6_lsu_formal.v:169$12_EN] #b0)
assume (= [$formal$cva6_lsu_formal.v:206$14_CHECK] #b0)
assume (= [counter] #b000)
assume (= [init] #b1)
assume (= [local_ready_1] #b0)
assume (= [local_ready_2] #b0)
assume (= [pc_1] #b00000000000000000000000000000000)
assume (= [pc_2] #b00000000000000000000000000000000)
assume (= [reset] #b1)
assume (= [shim_i_1.load_cooldown] #b000)
assume (= [shim_i_1.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_1.loadstore_fsm] #b000)
assume (= [shim_i_1.loadstore_state] #b0)
assume (= [shim_i_1.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12244] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12234] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12236] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12238] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12240] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12242] #b0000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12254] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12254] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12272] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12274] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12276] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12278] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12280] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12282] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12256] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12258] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12260] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12262] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12264] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12266] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12268] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12270] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12246] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12248] #b1)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12250] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12252] #b10)
assume (= [shim_i_1.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_1.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.tb_io_fu_data_i] #b001100100111011111111111111111111111111111011100101011111110110010101111111000000000000000000000000000000001011)
assume (= [shim_i_1.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_1.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_1.mem[0]] #b00011011011110010101111010110100)
assume (= [shim_i_1.mem[10]] #b10011011000110010101111100111110)
assume (= [shim_i_1.mem[11]] #b00011011111110010101110100111110)
assume (= [shim_i_1.mem[12]] #b00011011111110010101110110111100)
assume (= [shim_i_1.mem[13]] #b00011011000110010101111110110110)
assume (= [shim_i_1.mem[14]] #b00011011000110010101110100111100)
assume (= [shim_i_1.mem[15]] #b00011011111110010101110100111110)
assume (= [shim_i_1.mem[16]] #b00101011111100010101111010111110)
assume (= [shim_i_1.mem[17]] #b00011011111100000110011010111100)
assume (= [shim_i_1.mem[18]] #b10000001111101010011011100111110)
assume (= [shim_i_1.mem[19]] #b00000011111100000101101010110111)
assume (= [shim_i_1.mem[1]] #b11110101110100000110011100000000)
assume (= [shim_i_1.mem[20]] #b00000011111110010101111100111110)
assume (= [shim_i_1.mem[21]] #b00001011111100010101111110111100)
assume (= [shim_i_1.mem[22]] #b10011010111100010101111000111110)
assume (= [shim_i_1.mem[23]] #b10101000111010010101111100111110)
assume (= [shim_i_1.mem[24]] #b00011011111110010101101010111100)
assume (= [shim_i_1.mem[25]] #b00110100110100000110011110101110)
assume (= [shim_i_1.mem[26]] #b00110011001001010101110110110101)
assume (= [shim_i_1.mem[27]] #b10101011111110011001110000111100)
assume (= [shim_i_1.mem[28]] #b00011011111110010101111110111110)
assume (= [shim_i_1.mem[29]] #b00101001111110010101111010111100)
assume (= [shim_i_1.mem[2]] #b00011011011100001000111000111100)
assume (= [shim_i_1.mem[30]] #b00011011111110010101111100111110)
assume (= [shim_i_1.mem[31]] #b10111111111110010101111010111110)
assume (= [shim_i_1.mem[3]] #b01111011001110010101111010111100)
assume (= [shim_i_1.mem[4]] #b00001010111110010101111010111110)
assume (= [shim_i_1.mem[5]] #b00011011000110010101111100110100)
assume (= [shim_i_1.mem[6]] #b11111011110000100101111110110111)
assume (= [shim_i_1.mem[7]] #b11110001111101100100111011111110)
assume (= [shim_i_1.mem[8]] #b00101011000110001100111100111100)
assume (= [shim_i_1.mem[9]] #b10110100010000010101111010110010)
assume (= [shim_i_1.ready_o] #b0)
assume (= [shim_i_1.regfile[0]] #b11000011110111011010001101011101)
assume (= [shim_i_1.regfile[10]] #b10110101110100000101101110110111)
assume (= [shim_i_1.regfile[11]] #b10110101110100000110000001010111)
assume (= [shim_i_1.regfile[12]] #b11100000001000101101000001010110)
assume (= [shim_i_1.regfile[13]] #b11000000011111101001101000000010)
assume (= [shim_i_1.regfile[14]] #b10000010001000010111001001000001)
assume (= [shim_i_1.regfile[15]] #b11000011110111011001100010000010)
assume (= [shim_i_1.regfile[16]] #b11000011110111011001011011110010)
assume (= [shim_i_1.regfile[17]] #b10110101110100000101110111001001)
assume (= [shim_i_1.regfile[18]] #b11000000001000000011101001001001)
assume (= [shim_i_1.regfile[19]] #b11000011110111011001101001101100)
assume (= [shim_i_1.regfile[1]] #b11000011110111011001100000010100)
assume (= [shim_i_1.regfile[20]] #b11000011110111011010010100011111)
assume (= [shim_i_1.regfile[21]] #b10110101110100000110001011011001)
assume (= [shim_i_1.regfile[22]] #b10110101110100000110011001111110)
assume (= [shim_i_1.regfile[23]] #b10110011001000001000001000010001)
assume (= [shim_i_1.regfile[24]] #b10110101110100000110000000001110)
assume (= [shim_i_1.regfile[25]] #b11000011110111011001011111111110)
assume (= [shim_i_1.regfile[26]] #b10110101110100000101110000111110)
assume (= [shim_i_1.regfile[27]] #b11000011110111011001101001101101)
assume (= [shim_i_1.regfile[28]] #b11000011110111011001110000001010)
assume (= [shim_i_1.regfile[29]] #b11000011110111011001111010000111)
assume (= [shim_i_1.regfile[2]] #b10110101110100000101111100010000)
assume (= [shim_i_1.regfile[30]] #b11000011110111011010011001111000)
assume (= [shim_i_1.regfile[31]] #b10111111000000010000110110010011)
assume (= [shim_i_1.regfile[3]] #b11000011110111011010001011010000)
assume (= [shim_i_1.regfile[4]] #b11000000011111110010010110010110)
assume (= [shim_i_1.regfile[5]] #b11000000011111101010010000101101)
assume (= [shim_i_1.regfile[6]] #b11000011110111011010011100110100)
assume (= [shim_i_1.regfile[7]] #b11000011110111011010001100011111)
assume (= [shim_i_1.regfile[8]] #b11001000011111110000001101001001)
assume (= [shim_i_1.regfile[9]] #b10110110000000110101111001010000)
assume (= [shim_i_1.store_cooldown] #b0)
assume (= [shim_i_1.store_count] #b000)
assume (= [shim_i_1.store_uncommitted] #b0)
assume (= [shim_i_1.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_1.tb_io_instr_valid_i] false)
assume (= [shim_i_1.tb_io_is_load_i] false)
assume (= [shim_i_1.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_1.tb_io_store_commit_i] #b0)
assume (= [shim_i_1.tb_io_store_mem_resp_i] #b0)
assume (= [shim_i_2.load_cooldown] #b000)
assume (= [shim_i_2.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_2.loadstore_fsm] #b000)
assume (= [shim_i_2.loadstore_state] #b0)
assume (= [shim_i_2.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12244] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12234] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12236] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12238] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12240] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12242] #b0000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12254] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12254] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12272] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12274] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12276] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12278] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12280] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12282] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12256] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12258] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12260] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12262] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12264] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12266] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12268] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12270] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12246] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12248] #b1)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12250] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12252] #b10)
assume (= [shim_i_2.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_2.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.tb_io_fu_data_i] #b001100100111011111111111111111111111111111011100101011111110110010101111111000000000000000000000000000000001011)
assume (= [shim_i_2.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_2.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_2.mem[0]] #b11001000011111100010001001010100)
assume (= [shim_i_2.mem[10]] #b11111111111111111101111100001100)
assume (= [shim_i_2.mem[11]] #b11111111111111110101111100100100)
assume (= [shim_i_2.mem[12]] #b11111111110000010010011101100101)
assume (= [shim_i_2.mem[13]] #b11111111111111011111111100000100)
assume (= [shim_i_2.mem[14]] #b11111111110101100000111100000100)
assume (= [shim_i_2.mem[15]] #b11101111111111010111111100000000)
assume (= [shim_i_2.mem[16]] #b00101011111100010111111100000010)
assume (= [shim_i_2.mem[17]] #b11111111111000001001111100000100)
assume (= [shim_i_2.mem[18]] #b10100000101111110101111100001010)
assume (= [shim_i_2.mem[19]] #b01111111111010110110110100101101)
assume (= [shim_i_2.mem[1]] #b11110101110100000110011101011100)
assume (= [shim_i_2.mem[20]] #b11111111111111011100111101001010)
assume (= [shim_i_2.mem[21]] #b10111111111111111011111100000000)
assume (= [shim_i_2.mem[22]] #b11101111111110100001011101000111)
assume (= [shim_i_2.mem[23]] #b10101000001110100111111101001100)
assume (= [shim_i_2.mem[24]] #b11111111111110111110111100100000)
assume (= [shim_i_2.mem[25]] #b11111111111111111110111100101101)
assume (= [shim_i_2.mem[26]] #b11111011111111001100111101001110)
assume (= [shim_i_2.mem[27]] #b11111111111010001100111100100000)
assume (= [shim_i_2.mem[28]] #b11111111111110000110111100000000)
assume (= [shim_i_2.mem[29]] #b11111111111000000110111100100010)
assume (= [shim_i_2.mem[2]] #b10011011111100011000111100000010)
assume (= [shim_i_2.mem[30]] #b10111110000011010000111100000110)
assume (= [shim_i_2.mem[31]] #b00111110000000010110111100100100)
assume (= [shim_i_2.mem[3]] #b11111011110011110001111100000100)
assume (= [shim_i_2.mem[4]] #b00000010111110010100111101000000)
assume (= [shim_i_2.mem[5]] #b11111111110000000110011100000000)
assume (= [shim_i_2.mem[6]] #b11111111111100000010011100000010)
assume (= [shim_i_2.mem[7]] #b11010101110110000111011100010101)
assume (= [shim_i_2.mem[8]] #b11011111111100111000110100000100)
assume (= [shim_i_2.mem[9]] #b11111010010000011000110100101100)
assume (= [shim_i_2.ready_o] #b0)
assume (= [shim_i_2.regfile[0]] #b11000011110111011010001101011101)
assume (= [shim_i_2.regfile[10]] #b10110101110100000101101110110111)
assume (= [shim_i_2.regfile[11]] #b10110101110100000110000001010111)
assume (= [shim_i_2.regfile[12]] #b11100000001000101101000001010110)
assume (= [shim_i_2.regfile[13]] #b11000000011111101001101000000010)
assume (= [shim_i_2.regfile[14]] #b10000010001000010111001001000001)
assume (= [shim_i_2.regfile[15]] #b11000011110111011001100010000010)
assume (= [shim_i_2.regfile[16]] #b11000011110111011001011011110010)
assume (= [shim_i_2.regfile[17]] #b10110101110100000101110111001001)
assume (= [shim_i_2.regfile[18]] #b11000000001000000011101001001001)
assume (= [shim_i_2.regfile[19]] #b11000011110111011001101001101100)
assume (= [shim_i_2.regfile[1]] #b11000011110111011001100000010100)
assume (= [shim_i_2.regfile[20]] #b11000011110111011010010100011111)
assume (= [shim_i_2.regfile[21]] #b10110101110100000110001011011001)
assume (= [shim_i_2.regfile[22]] #b10110101110100000110011001111110)
assume (= [shim_i_2.regfile[23]] #b10110011001000001000001000010001)
assume (= [shim_i_2.regfile[24]] #b10110101110100000110000000001110)
assume (= [shim_i_2.regfile[25]] #b11000011110111011001011111111110)
assume (= [shim_i_2.regfile[26]] #b10110101110100000101110000111110)
assume (= [shim_i_2.regfile[27]] #b11000011110111011001101001101101)
assume (= [shim_i_2.regfile[28]] #b11000011110111011001110000001010)
assume (= [shim_i_2.regfile[29]] #b11000011110111011001111010000111)
assume (= [shim_i_2.regfile[2]] #b10110101110100000101111100010000)
assume (= [shim_i_2.regfile[30]] #b11000011110111011010011001111000)
assume (= [shim_i_2.regfile[31]] #b10111111000000010000110110010011)
assume (= [shim_i_2.regfile[3]] #b11000011110111011010001011010000)
assume (= [shim_i_2.regfile[4]] #b11000000011111110010010110010110)
assume (= [shim_i_2.regfile[5]] #b11000000011111101010010000101101)
assume (= [shim_i_2.regfile[6]] #b11000011110111011010011100110100)
assume (= [shim_i_2.regfile[7]] #b11000011110111011010001100011111)
assume (= [shim_i_2.regfile[8]] #b11001000011111110000001101001001)
assume (= [shim_i_2.regfile[9]] #b10110110000000110101111001010000)
assume (= [shim_i_2.store_cooldown] #b0)
assume (= [shim_i_2.store_count] #b000)
assume (= [shim_i_2.store_uncommitted] #b0)
assume (= [shim_i_2.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_2.tb_io_instr_valid_i] false)
assume (= [shim_i_2.tb_io_is_load_i] false)
assume (= [shim_i_2.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_2.tb_io_store_commit_i] #b0)
assume (= [shim_i_2.tb_io_store_mem_resp_i] #b0)
assume (= [tb_io_instr_i_1] #b01000000000100011001101110100010)
assume (= [tb_io_instr_i_2] #b11000001110100000111000010000011)
assume (= [tb_io_instr_valid_i_1] false)
assume (= [tb_io_instr_valid_i_2] false)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)

state 16
assume (= [clk] false)

state 17
assume (= [clk] false)

state 18
assume (= [clk] false)

state 19
assume (= [clk] false)

state 20
assume (= [clk] false)

state 21
assume (= [clk] false)

state 22
assume (= [clk] false)

state 23
assume (= [clk] false)

state 24
assume (= [clk] false)

state 25
assume (= [clk] false)

state 26
assume (= [clk] false)

state 27
assume (= [clk] false)
