/*
AppleWin : An Apple //e emulator for Windows

Copyright (C) 2010, Tom Charlesworth, Michael Pohoreski

AppleWin is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

AppleWin is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with AppleWin; if not, write to the Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
*/

typedef unsigned char  u8;
typedef unsigned short u16;

// return (x < 255) ? (x+1) : 255;
inline u8 IncClamp8( u8 x )
{
	u16 c = (~((x + 1) >> 8) & 1);
	u8  r = x + c;
	return r;
}

// return (x > 0) ? (x-1) : 0;
inline u8 DecClamp8( u8 x )
{
	u16 c = (~((x - 1) >> 8) & 1);
	u8  r = x - c;
	return r;
}

// 0 A n/a
// 1 B Exec
// 2 G Read
// 3 R Write
// RGBA r= write, g = read, b = pc
int g_aMemoryAccess[ 65536 ];
u8 *g_pRead = 0;
u8 *g_pWrite = 0;
u8 *g_pExeec = 0;

#undef READ
#define READ ReadByte( addr, uExecutedCycles )

inline u8 ReadByte( u16 addr, int uExecutedCycles )
{
	(u8*) g_pRead = ((u8*)g_aMemoryAccess) + (addr * 4) + 3;
	*g_pRead = IncClamp8( *g_pRead );

	return
	( \
	((addr & 0xF000) == 0xC000) \
	? IORead[(addr>>4) & 0xFF](regs.pc,addr,0,0,uExecutedCycles) \
	: *(mem+addr) \
	);
}

#undef WRITE		 
#define WRITE(a) \
	(u8*) g_pWrite = ((u8*)g_aMemoryAccess) + (addr * 4) + 0; \
	*g_pWrite = DecClamp8( *g_pWrite ); \
	{							    \
	   memdirty[addr >> 8] = 0xFF;				    \
	   LPBYTE page = memwrite[addr >> 8];		    \
	   if (page)						    \
		 *(page+(addr & 0xFF)) = (BYTE)(a);			    \
	   else if ((addr & 0xF000) == 0xC000)			    \
		 IOWrite[(addr>>4) & 0xFF](regs.pc,addr,1,(BYTE)(a),uExecutedCycles); \
	 }

#include "cpu/cpu_instructions.inl"

//===========================================================================

// Michael's Real-Time Debugger/Visualizer CPU
// Based on Modified 65C02
static DWORD Cpu65D02 (DWORD uTotalCycles)
{
	WORD addr;
	BOOL flagc; // must always be 0 or 1, no other values allowed
	BOOL flagn; // must always be 0 or 0x80.
	BOOL flagv; // any value allowed
	BOOL flagz; // any value allowed
	WORD temp;
	WORD temp2;
	WORD val;
	AF_TO_EF
	ULONG uExecutedCycles = 0;
	BOOL bSlowerOnPagecross = 0; // Set if opcode writes to memory (eg. ASL, STA)
	WORD base;
	bool bBreakOnInvalid = false;

	do
	{
		UINT uExtraCycles = 0;
		BYTE iOpcode;

		if (!Fetch(iOpcode, uExecutedCycles))
			break;

// INV = Invalid -> Debugger Break
// MSVC C PreProcessor is BROKEN... #define @ INV
//#define #    INV
//#define @    Read()
//#define $    Store()
#define $ INV

// Tidy 3 char mnemonics to keep the table visually aligned, clean, and readable
#define abx ABSX
#define aby ABSY
#define idx INDX
#define idy INDY
#define izp IZPG
#define rol ROLA // Rotate Left
#define ror RORA // Rotate Rigth
#define asl ASLA // Arithmetic Shift Left
#define lsr LSRA // Logical Shift Right
#define zpx ZPGX
#define zpy ZPGY
// 0x6C // 65c02 IABSCMOS JMP // 6502  IABSNMOS JMP
// 0x7C IABSX

#define ADCc ADC_CMOS
#define ASLc ASL_CMOS
#define DECc DEC_CMOS
#define INCc INC_CMOS
#define LSRc LSR_CMOS
#define ROLc ROL_CMOS
#define RORc ROR_CMOS
#define SBCc SBC_CMOS

		switch (iOpcode)
		{
// TODO Optimization Note: ?? Move CYC(#) to array ??

// Version 1   opcode:   INV AM  Instruction // Form1: INV=DebugBreak AM=AddressingMode
//                       INV Instruction     // Form2:
//!         !            !   !   !         ! // Tab-Stops
/*
			case 0x00:       BRK           CYC(7)  break;
			case 0x01:       idx ORA       CYC(6)  break;
			case 0x02:   INV IMM NOP       CYC(2)  break;
			case 0x03:   INV NOP           CYC(2)  break;
			case 0x04:       ZPG TSB       CYC(5)  break;
			case 0x05:       ZPG ORA       CYC(3)  break;
			case 0x06:       ZPG ASL_CMOS  CYC(5)  break;
			case 0x07:   INV NOP           CYC(2)  break;
			case 0x08:       PHP           CYC(3)  break;
			case 0x09:       IMM ORA       CYC(2)  break;
			case 0x0A:       asl           CYC(2)  break;
			case 0x0B:   INV NOP           CYC(2)  break;
			case 0x0C:       ABS TSB       CYC(6)  break;
			case 0x0D:       ABS ORA       CYC(4)  break;
			case 0x0E:       ABS ASL_CMOS  CYC(6)  break;
			case 0x0F:   INV NOP           CYC(2)  break;
			case 0x10:       REL BPL       CYC(2)  break;
			case 0x11:       idy ORA       CYC(5)  break;
			case 0x12:       izp ORA       CYC(5)  break;
			case 0x13:   INV NOP           CYC(2)  break;
			case 0x14:       ZPG TRB       CYC(5)  break;
			case 0x15:       zpx ORA       CYC(4)  break;
			case 0x16:       zpx ASL_CMOS  CYC(6)  break;
			case 0x17:   INV NOP           CYC(2)  break;
			case 0x18:       CLC           CYC(2)  break;
			case 0x19:       aby ORA       CYC(4)  break;
			case 0x1A:       INA           CYC(2)  break;
			case 0x1B:   INV NOP           CYC(2)  break;
			case 0x1C:       ABS TRB       CYC(6)  break;
			case 0x1D:       abx ORA       CYC(4)  break;
			case 0x1E:       abx ASL_CMOS  CYC(6)  break;
			case 0x1F:   INV NOP           CYC(2)  break;
			case 0x20:       ABS JSR       CYC(6)  break;
			case 0x21:       idx AND       CYC(6)  break;
			case 0x22:   INV IMM NOP       CYC(2)  break;
			case 0x23:   INV NOP           CYC(2)  break;
			case 0x24:       ZPG BIT       CYC(3)  break;
			case 0x25:       ZPG AND       CYC(3)  break;
			case 0x26:       ZPG ROL_CMOS  CYC(5)  break;
			case 0x27:   INV NOP           CYC(2)  break;
			case 0x28:       PLP           CYC(4)  break;
			case 0x29:       IMM AND       CYC(2)  break;
			case 0x2A:       rol           CYC(2)  break;
			case 0x2B:   INV NOP           CYC(2)  break;
			case 0x2C:       ABS BIT       CYC(4)  break;
			case 0x2D:       ABS AND       CYC(2)  break;
			case 0x2E:       ABS ROL_CMOS  CYC(6)  break;
			case 0x2F:   INV NOP           CYC(2)  break;
			case 0x30:       REL BMI       CYC(2)  break;
			case 0x31:       idy AND       CYC(5)  break;
			case 0x32:       izp AND       CYC(5)  break;
			case 0x33:   INV NOP           CYC(2)  break;
			case 0x34:       zpx BIT       CYC(4)  break;
			case 0x35:       zpx AND       CYC(4)  break;
			case 0x36:       zpx ROL_CMOS  CYC(6)  break;
			case 0x37:   INV NOP           CYC(2)  break;
			case 0x38:       SEC           CYC(2)  break;
			case 0x39:       aby AND       CYC(4)  break;
			case 0x3A:       DEA           CYC(2)  break;
			case 0x3B:   INV NOP           CYC(2)  break;
			case 0x3C:       abx BIT       CYC(4)  break;
			case 0x3D:       abx AND       CYC(4)  break;
			case 0x3E:       abx ROL_CMOS  CYC(6)  break;
			case 0x3F:   INV NOP           CYC(2)  break;
			case 0x40:       RTI           CYC(6)  DoIrqProfiling(uExecutedCycles); break;
			case 0x41:       idx EOR       CYC(6)  break;
			case 0x42:   INV IMM NOP       CYC(2)  break;
			case 0x43:   INV NOP           CYC(2)  break;
			case 0x44:   INV ZPG NOP       CYC(3)  break;
			case 0x45:       ZPG EOR       CYC(3)  break;
			case 0x46:       ZPG LSR_CMOS  CYC(5)  break;
			case 0x47:   INV NOP           CYC(2)  break;
			case 0x48:       PHA           CYC(3)  break;
			case 0x49:       IMM EOR       CYC(2)  break;
			case 0x4A:       lsr           CYC(2)  break;
			case 0x4B:   INV NOP           CYC(2)  break;
			case 0x4C:       ABS JMP       CYC(3)  break;
			case 0x4D:       ABS EOR       CYC(4)  break;
			case 0x4E:       ABS LSR_CMOS  CYC(6)  break;
			case 0x4F:   INV NOP           CYC(2)  break;
			case 0x50:       REL BVC       CYC(2)  break;
			case 0x51:       idy EOR       CYC(5)  break;
			case 0x52:       izp EOR       CYC(5)  break;
			case 0x53:   INV NOP           CYC(2)  break;
			case 0x54:   INV zpx NOP       CYC(4)  break;
			case 0x55:       zpx EOR       CYC(4)  break;
			case 0x56:       zpx LSR_CMOS  CYC(6)  break;
			case 0x57:   INV NOP           CYC(2)  break;
			case 0x58:       CLI           CYC(2)  break;
			case 0x59:       aby EOR       CYC(4)  break;
			case 0x5A:       PHY           CYC(3)  break;
			case 0x5B:   INV NOP           CYC(2)  break;
			case 0x5C:   INV abx NOP       CYC(8)  break;
			case 0x5D:       abx EOR       CYC(4)  break;
			case 0x5E:       abx LSR_CMOS  CYC(6)  break;
			case 0x5F:   INV NOP           CYC(2)  break;
			case 0x60:       RTS           CYC(6)  break;
			case 0x61:       idx ADC_CMOS  CYC(6)  break;
			case 0x62:   INV IMM NOP       CYC(2)  break;
			case 0x63:   INV NOP           CYC(2)  break;
			case 0x64:       ZPG STZ       CYC(3)  break;
			case 0x65:       ZPG ADC_CMOS  CYC(3)  break;
			case 0x66:       ZPG ROR_CMOS  CYC(5)  break;
			case 0x67:   INV NOP           CYC(2)  break;
			case 0x68:       PLA           CYC(4)  break;
			case 0x69:       IMM ADC_CMOS  CYC(2)  break;
			case 0x6A:       ror           CYC(2)  break;
			case 0x6B:   INV NOP           CYC(2)  break;
			case 0x6C:       IABSCMOS JMP	CYC(6)  break; // 0x6C // 65c02 IABSCMOS JMP // 6502  IABSNMOS JMP
			case 0x6D:       ABS ADC_CMOS  CYC(4)  break;
			case 0x6E:       ABS ROR_CMOS  CYC(6)  break;
			case 0x6F:   INV NOP           CYC(2)  break;
			case 0x70:       REL BVS       CYC(2)  break;
			case 0x71:       idy ADC_CMOS  CYC(5)  break;
			case 0x72:       izp ADC_CMOS  CYC(5)  break;
			case 0x73:   INV NOP           CYC(2)  break;
			case 0x74:       zpx STZ       CYC(4)  break;
			case 0x75:       zpx ADC_CMOS  CYC(4)  break;
			case 0x76:       zpx ROR_CMOS  CYC(6)  break;
			case 0x77:   INV NOP           CYC(2)  break;
			case 0x78:       SEI           CYC(2)  break;
			case 0x79:       aby ADC_CMOS  CYC(4)  break;
			case 0x7A:       PLY           CYC(4)  break;
			case 0x7B:   INV NOP           CYC(2)  break;
			case 0x7C:       IABSX JMP	CYC(6)  break; // 0x7C // 65c02 IABSX JMP // 6502  ABSX  NOP
			case 0x7D:       abx ADC_CMOS  CYC(4)  break;
			case 0x7E:       abx ROR_CMOS  CYC(6)  break;
			case 0x7F:   INV NOP           CYC(2)  break;
			case 0x80:       REL BRA       CYC(2)  break;
			case 0x81:       idx STA       CYC(6)  break;
			case 0x82:   INV IMM NOP       CYC(2)  break;
			case 0x83:   INV NOP           CYC(2)  break;
			case 0x84:       ZPG STY       CYC(3)  break;
			case 0x85:       ZPG STA       CYC(3)  break;
			case 0x86:       ZPG STX       CYC(3)  break;
			case 0x87:   INV NOP           CYC(2)  break;
			case 0x88:       DEY           CYC(2)  break;
			case 0x89:       IMM BITI      CYC(2)  break;
			case 0x8A:       TXA           CYC(2)  break;
			case 0x8B:   INV NOP           CYC(2)  break;
			case 0x8C:       ABS STY       CYC(4)  break;
			case 0x8D:       ABS STA       CYC(4)  break;
			case 0x8E:       ABS STX       CYC(4)  break;
			case 0x8F:   INV NOP           CYC(2)  break;
			case 0x90:       REL BCC       CYC(2)  break;
			case 0x91:       idy STA       CYC(6)  break;
			case 0x92:       izp STA       CYC(5)  break;
			case 0x93:   INV NOP           CYC(2)  break;
			case 0x94:       zpx STY       CYC(4)  break;
			case 0x95:       zpx STA       CYC(4)  break;
			case 0x96:       zpy STX       CYC(4)  break;
			case 0x97:   INV NOP           CYC(2)  break;
			case 0x98:       TYA           CYC(2)  break;
			case 0x99:       aby STA       CYC(5)  break;
			case 0x9A:       TXS           CYC(2)  break;
			case 0x9B:   INV NOP           CYC(2)  break;
			case 0x9C:       ABS STZ       CYC(4)  break;
			case 0x9D:       abx STA       CYC(5)  break;
			case 0x9E:       abx STZ       CYC(5)  break;
			case 0x9F:   INV NOP           CYC(2)  break;
			case 0xA0:       IMM LDY       CYC(2)  break;
			case 0xA1:       idx LDA       CYC(6)  break;
			case 0xA2:       IMM LDX       CYC(2)  break;
			case 0xA3:   INV NOP           CYC(2)  break;
			case 0xA4:       ZPG LDY       CYC(3)  break;
			case 0xA5:       ZPG LDA       CYC(3)  break;
			case 0xA6:       ZPG LDX       CYC(3)  break;
			case 0xA7:   INV NOP           CYC(2)  break;
			case 0xA8:       TAY           CYC(2)  break;
			case 0xA9:       IMM LDA       CYC(2)  break;
			case 0xAA:       TAX           CYC(2)  break;
			case 0xAB:   INV NOP           CYC(2)  break;
			case 0xAC:       ABS LDY       CYC(4)  break;
			case 0xAD:       ABS LDA       CYC(4)  break;
			case 0xAE:       ABS LDX       CYC(4)  break;
			case 0xAF:   INV NOP           CYC(2)  break;
			case 0xB0:       REL BCS       CYC(2)  break;
			case 0xB1:       idy LDA       CYC(5)  break;
			case 0xB2:       izp LDA       CYC(5)  break;
			case 0xB3:   INV NOP           CYC(2)  break;
			case 0xB4:       zpx LDY       CYC(4)  break;
			case 0xB5:       zpx LDA       CYC(4)  break;
			case 0xB6:       zpy LDX       CYC(4)  break;
			case 0xB7:   INV NOP           CYC(2)  break;
			case 0xB8:       CLV           CYC(2)  break;
			case 0xB9:       aby LDA       CYC(4)  break;
			case 0xBA:       TSX           CYC(2)  break;
			case 0xBB:   INV NOP           CYC(2)  break;
			case 0xBC:       abx LDY       CYC(4)  break;
			case 0xBD:       abx LDA       CYC(4)  break;
			case 0xBE:       aby LDX       CYC(4)  break;
			case 0xBF:   INV NOP           CYC(2)  break;
			case 0xC0:       IMM CPY       CYC(2)  break;
			case 0xC1:       idx CMP       CYC(6)  break;
			case 0xC2:   INV IMM NOP       CYC(2)  break;
			case 0xC3:   INV NOP           CYC(2)  break;
			case 0xC4:       ZPG CPY       CYC(3)  break;
			case 0xC5:       ZPG CMP       CYC(3)  break;
			case 0xC6:       ZPG DEC_CMOS  CYC(5)  break;
			case 0xC7:   INV NOP           CYC(2)  break;
			case 0xC8:       INY           CYC(2)  break;
			case 0xC9:       IMM CMP       CYC(2)  break;
			case 0xCA:       DEX           CYC(2)  break;
			case 0xCB:   INV NOP           CYC(2)  break;
			case 0xCC:       ABS CPY       CYC(4)  break;
			case 0xCD:       ABS CMP       CYC(4)  break;
			case 0xCE:       ABS DEC_CMOS  CYC(5)  break;
			case 0xCF:   INV NOP           CYC(2)  break;
			case 0xD0:       REL BNE       CYC(2)  break;
			case 0xD1:       idy CMP       CYC(5)  break;
			case 0xD2:       izp CMP       CYC(5)  break;
			case 0xD3:   INV NOP           CYC(2)  break;
			case 0xD4:   INV zpx NOP       CYC(4)  break;
			case 0xD5:       zpx CMP       CYC(4)  break;
			case 0xD6:       zpx DEC_CMOS  CYC(6)  break;
			case 0xD7:   INV NOP           CYC(2)  break;
			case 0xD8:       CLD           CYC(2)  break;
			case 0xD9:       aby CMP       CYC(4)  break;
			case 0xDA:       PHX           CYC(3)  break;
			case 0xDB:   INV NOP           CYC(2)  break;
			case 0xDC:   INV abx NOP       CYC(4)  break;
			case 0xDD:       abx CMP       CYC(4)  break;
			case 0xDE:       abx DEC_CMOS  CYC(6)  break;
			case 0xDF:   INV NOP           CYC(2)  break;
			case 0xE0:       IMM CPX       CYC(2)  break;
			case 0xE1:       idx SBC_CMOS  CYC(6)  break;
			case 0xE2:   INV IMM NOP       CYC(2)  break;
			case 0xE3:   INV NOP           CYC(2)  break;
			case 0xE4:       ZPG CPX       CYC(3)  break;
			case 0xE5:       ZPG SBC_CMOS  CYC(3)  break;
			case 0xE6:       ZPG INC_CMOS  CYC(5)  break;
			case 0xE7:   INV NOP           CYC(2)  break;
			case 0xE8:       INX           CYC(2)  break;
			case 0xE9:       IMM SBC_CMOS  CYC(2)  break;
			case 0xEA:       NOP           CYC(2)  break;
			case 0xEB:   INV NOP           CYC(2)  break;
			case 0xEC:       ABS CPX       CYC(4)  break;
			case 0xED:       ABS SBC_CMOS  CYC(4)  break;
			case 0xEE:       ABS INC_CMOS  CYC(6)  break;
			case 0xEF:   INV NOP           CYC(2)  break;
			case 0xF0:       REL BEQ       CYC(2)  break;
			case 0xF1:       idy SBC_CMOS  CYC(5)  break;
			case 0xF2:       izp SBC_CMOS  CYC(5)  break;
			case 0xF3:   INV NOP           CYC(2)  break;
			case 0xF4:   INV zpx NOP       CYC(4)  break;
			case 0xF5:       zpx SBC_CMOS  CYC(4)  break;
			case 0xF6:       zpx INC_CMOS  CYC(6)  break;
			case 0xF7:   INV NOP           CYC(2)  break;				
			case 0xF8:       SED           CYC(2)  break;
			case 0xF9:       aby SBC_CMOS  CYC(4)  break;
			case 0xFA:       PLX           CYC(4)  break;
			case 0xFB:   INV NOP           CYC(2)  break;
			case 0xFC:   INV abx NOP       CYC(4)  break;
			case 0xFD:       abx SBC_CMOS  CYC(4)  break;
			case 0xFE:       abx INC_CMOS  CYC(6)  break;
			case 0xFF:   INV NOP           CYC(2)  break;
*/
// Version 2   opcode: @ AM  Instruction // @=DebugBreak AM=AddressingMode
//!         !          ! !   !      ! // Tab-Stops
			case 0x00:       BRK	CYC(7)  break;
			case 0x01:   idx ORA	CYC(6)  break;
			case 0x02: $ IMM NOP	CYC(2)  break;
			case 0x03: $     NOP	CYC(2)  break;
			case 0x04:   ZPG TSB	CYC(5)  break;
			case 0x05:   ZPG ORA	CYC(3)  break;
			case 0x06:   ZPG ASLc	CYC(5)  break;
			case 0x07: $     NOP	CYC(2)  break;
			case 0x08:       PHP	CYC(3)  break;
			case 0x09:   IMM ORA	CYC(2)  break;
			case 0x0A:       asl	CYC(2)  break;
			case 0x0B: $     NOP	CYC(2)  break;
			case 0x0C:   ABS TSB	CYC(6)  break;
			case 0x0D:   ABS ORA	CYC(4)  break;
			case 0x0E:   ABS ASLc	CYC(6)  break;
			case 0x0F: $     NOP	CYC(2)  break;
			case 0x10:   REL BPL	CYC(2)  break;
			case 0x11:   idy ORA	CYC(5)  break;
			case 0x12:   izp ORA	CYC(5)  break;
			case 0x13: $     NOP	CYC(2)  break;
			case 0x14:   ZPG TRB	CYC(5)  break;
			case 0x15:   zpx ORA	CYC(4)  break;
			case 0x16:   zpx ASLc	CYC(6)  break;
			case 0x17: $     NOP	CYC(2)  break;
			case 0x18:       CLC	CYC(2)  break;
			case 0x19:   aby ORA	CYC(4)  break;
			case 0x1A:       INA	CYC(2)  break;
			case 0x1B: $     NOP	CYC(2)  break;
			case 0x1C:   ABS TRB	CYC(6)  break;
			case 0x1D:   abx ORA	CYC(4)  break;
			case 0x1E:   abx ASLc	CYC(6)  break;
			case 0x1F: $     NOP	CYC(2)  break;
			case 0x20:   ABS JSR	CYC(6)  break;
			case 0x21:   idx AND	CYC(6)  break;
			case 0x22: $ IMM NOP	CYC(2)  break;
			case 0x23: $     NOP	CYC(2)  break;
			case 0x24:   ZPG BIT	CYC(3)  break;
			case 0x25:   ZPG AND	CYC(3)  break;
			case 0x26:   ZPG ROLc	CYC(5)  break;
			case 0x27: $     NOP	CYC(2)  break;
			case 0x28:       PLP	CYC(4)  break;
			case 0x29:   IMM AND	CYC(2)  break;
			case 0x2A:       rol	CYC(2)  break;
			case 0x2B: $     NOP	CYC(2)  break;
			case 0x2C:   ABS BIT	CYC(4)  break;
			case 0x2D:   ABS AND	CYC(2)  break;
			case 0x2E:   ABS ROLc	CYC(6)  break;
			case 0x2F: $     NOP	CYC(2)  break;
			case 0x30:   REL BMI	CYC(2)  break;
			case 0x31:   idy AND	CYC(5)  break;
			case 0x32:   izp AND	CYC(5)  break;
			case 0x33: $     NOP	CYC(2)  break;
			case 0x34:   zpx BIT	CYC(4)  break;
			case 0x35:   zpx AND	CYC(4)  break;
			case 0x36:   zpx ROLc	CYC(6)  break;
			case 0x37: $     NOP	CYC(2)  break;
			case 0x38:       SEC	CYC(2)  break;
			case 0x39:   aby AND	CYC(4)  break;
			case 0x3A:       DEA	CYC(2)  break;
			case 0x3B: $     NOP	CYC(2)  break;
			case 0x3C:   abx BIT	CYC(4)  break;
			case 0x3D:   abx AND	CYC(4)  break;
			case 0x3E:   abx ROLc	CYC(6)  break;
			case 0x3F: $     NOP	CYC(2)  break;
			case 0x40:       RTI	CYC(6)  DoIrqProfiling(uExecutedCycles); break;
			case 0x41:   idx EOR	CYC(6)  break;
			case 0x42: $ IMM NOP	CYC(2)  break;
			case 0x43: $     NOP	CYC(2)  break;
			case 0x44: $ ZPG NOP	CYC(3)  break;
			case 0x45:   ZPG EOR	CYC(3)  break;
			case 0x46:   ZPG LSRc	CYC(5)  break;
			case 0x47: $     NOP	CYC(2)  break;
			case 0x48:       PHA	CYC(3)  break;
			case 0x49:   IMM EOR	CYC(2)  break;
			case 0x4A:       lsr	CYC(2)  break;
			case 0x4B: $     NOP	CYC(2)  break;
			case 0x4C:   ABS JMP	CYC(3)  break;
			case 0x4D:   ABS EOR	CYC(4)  break;
			case 0x4E:   ABS LSRc	CYC(6)  break;
			case 0x4F: $     NOP	CYC(2)  break;
			case 0x50:   REL BVC	CYC(2)  break;
			case 0x51:   idy EOR	CYC(5)  break;
			case 0x52:   izp EOR	CYC(5)  break;
			case 0x53: $     NOP	CYC(2)  break;
			case 0x54: $ zpx NOP	CYC(4)  break;
			case 0x55:   zpx EOR	CYC(4)  break;
			case 0x56:   zpx LSRc	CYC(6)  break;
			case 0x57: $     NOP	CYC(2)  break;
			case 0x58:       CLI	CYC(2)  break;
			case 0x59:   aby EOR	CYC(4)  break;
			case 0x5A:       PHY	CYC(3)  break;
			case 0x5B: $     NOP	CYC(2)  break;
			case 0x5C: $ abx NOP	CYC(8)  break;
			case 0x5D:   abx EOR	CYC(4)  break;
			case 0x5E:   abx LSRc	CYC(6)  break;
			case 0x5F: $     NOP	CYC(2)  break;
			case 0x60:       RTS	CYC(6)  break;
			case 0x61:   idx ADCc	CYC(6)  break;
			case 0x62: $ IMM NOP	CYC(2)  break;
			case 0x63: $     NOP	CYC(2)  break;
			case 0x64:   ZPG STZ	CYC(3)  break;
			case 0x65:   ZPG ADCc	CYC(3)  break;
			case 0x66:   ZPG RORc	CYC(5)  break;
			case 0x67: $     NOP	CYC(2)  break;
			case 0x68:       PLA	CYC(4)  break;
			case 0x69:   IMM ADCc	CYC(2)  break;
			case 0x6A:       ror	CYC(2)  break;
			case 0x6B: $     NOP	CYC(2)  break;
			case 0x6C:   IABSCMOS JMP CYC(6)  break; // 0x6C // 65c02 IABSCMOS JMP // 6502  IABSNMOS JMP
			case 0x6D:   ABS ADCc	CYC(4)  break;
			case 0x6E:   ABS RORc	CYC(6)  break;
			case 0x6F: $     NOP	CYC(2)  break;
			case 0x70:   REL BVS	CYC(2)  break;
			case 0x71:   idy ADCc	CYC(5)  break;
			case 0x72:   izp ADCc	CYC(5)  break;
			case 0x73: $     NOP	CYC(2)  break;
			case 0x74:   zpx STZ	CYC(4)  break;
			case 0x75:   zpx ADCc	CYC(4)  break;
			case 0x76:   zpx RORc	CYC(6)  break;
			case 0x77: $     NOP	CYC(2)  break;
			case 0x78:       SEI	CYC(2)  break;
			case 0x79:   aby ADCc	CYC(4)  break;
			case 0x7A:       PLY	CYC(4)  break;
			case 0x7B: $     NOP	CYC(2)  break;
			case 0x7C:   IABSX JMP CYC(6)  break; // 0x7C // 65c02 IABSX JMP // 6502  ABSX  NOP
			case 0x7D:   abx ADCc	CYC(4)  break;
			case 0x7E:   abx RORc	CYC(6)  break;
			case 0x7F: $     NOP	CYC(2)  break;
			case 0x80:   REL BRA	CYC(2)  break;
			case 0x81:   idx STA	CYC(6)  break;
			case 0x82: $ IMM NOP	CYC(2)  break;
			case 0x83: $     NOP	CYC(2)  break;
			case 0x84:   ZPG STY	CYC(3)  break;
			case 0x85:   ZPG STA	CYC(3)  break;
			case 0x86:   ZPG STX	CYC(3)  break;
			case 0x87: $     NOP	CYC(2)  break;
			case 0x88:       DEY	CYC(2)  break;
			case 0x89:   IMM BITI	CYC(2)  break;
			case 0x8A:       TXA	CYC(2)  break;
			case 0x8B: $     NOP	CYC(2)  break;
			case 0x8C:   ABS STY	CYC(4)  break;
			case 0x8D:   ABS STA	CYC(4)  break;
			case 0x8E:   ABS STX	CYC(4)  break;
			case 0x8F: $     NOP	CYC(2)  break;
			case 0x90:   REL BCC	CYC(2)  break;
			case 0x91:   idy STA	CYC(6)  break;
			case 0x92:   izp STA	CYC(5)  break;
			case 0x93: $     NOP	CYC(2)  break;
			case 0x94:   zpx STY	CYC(4)  break;
			case 0x95:   zpx STA	CYC(4)  break;
			case 0x96:   zpy STX	CYC(4)  break;
			case 0x97: $     NOP	CYC(2)  break;
			case 0x98:       TYA	CYC(2)  break;
			case 0x99:   aby STA	CYC(5)  break;
			case 0x9A:       TXS	CYC(2)  break;
			case 0x9B: $     NOP	CYC(2)  break;
			case 0x9C:   ABS STZ	CYC(4)  break;
			case 0x9D:   abx STA	CYC(5)  break;
			case 0x9E:   abx STZ	CYC(5)  break;
			case 0x9F: $     NOP	CYC(2)  break;
			case 0xA0:   IMM LDY	CYC(2)  break;
			case 0xA1:   idx LDA	CYC(6)  break;
			case 0xA2:   IMM LDX	CYC(2)  break;
			case 0xA3: $     NOP	CYC(2)  break;
			case 0xA4:   ZPG LDY	CYC(3)  break;
			case 0xA5:   ZPG LDA	CYC(3)  break;
			case 0xA6:   ZPG LDX	CYC(3)  break;
			case 0xA7: $     NOP	CYC(2)  break;
			case 0xA8:       TAY	CYC(2)  break;
			case 0xA9:   IMM LDA	CYC(2)  break;
			case 0xAA:       TAX	CYC(2)  break;
			case 0xAB: $     NOP	CYC(2)  break;
			case 0xAC:   ABS LDY	CYC(4)  break;
			case 0xAD:   ABS LDA	CYC(4)  break;
			case 0xAE:   ABS LDX	CYC(4)  break;
			case 0xAF: $     NOP	CYC(2)  break;
			case 0xB0:   REL BCS	CYC(2)  break;
			case 0xB1:   idy LDA	CYC(5)  break;
			case 0xB2:   izp LDA	CYC(5)  break;
			case 0xB3: $     NOP	CYC(2)  break;
			case 0xB4:   zpx LDY	CYC(4)  break;
			case 0xB5:   zpx LDA	CYC(4)  break;
			case 0xB6:   zpy LDX	CYC(4)  break;
			case 0xB7: $     NOP	CYC(2)  break;
			case 0xB8:       CLV	CYC(2)  break;
			case 0xB9:   aby LDA	CYC(4)  break;
			case 0xBA:       TSX	CYC(2)  break;
			case 0xBB: $     NOP	CYC(2)  break;
			case 0xBC:   abx LDY	CYC(4)  break;
			case 0xBD:   abx LDA	CYC(4)  break;
			case 0xBE:   aby LDX	CYC(4)  break;
			case 0xBF: $     NOP	CYC(2)  break;
			case 0xC0:   IMM CPY	CYC(2)  break;
			case 0xC1:   idx CMP	CYC(6)  break;
			case 0xC2: $ IMM NOP	CYC(2)  break;
			case 0xC3: $     NOP	CYC(2)  break;
			case 0xC4:   ZPG CPY	CYC(3)  break;
			case 0xC5:   ZPG CMP	CYC(3)  break;
			case 0xC6:   ZPG DECc	CYC(5)  break;
			case 0xC7: $     NOP	CYC(2)  break;
			case 0xC8:       INY	CYC(2)  break;
			case 0xC9:   IMM CMP	CYC(2)  break;
			case 0xCA:       DEX	CYC(2)  break;
			case 0xCB: $     NOP	CYC(2)  break;
			case 0xCC:   ABS CPY	CYC(4)  break;
			case 0xCD:   ABS CMP	CYC(4)  break;
			case 0xCE:   ABS DECc	CYC(5)  break;
			case 0xCF: $     NOP	CYC(2)  break;
			case 0xD0:   REL BNE	CYC(2)  break;
			case 0xD1:   idy CMP	CYC(5)  break;
			case 0xD2:   izp CMP	CYC(5)  break;
			case 0xD3: $     NOP	CYC(2)  break;
			case 0xD4: $ zpx NOP	CYC(4)  break;
			case 0xD5:   zpx CMP	CYC(4)  break;
			case 0xD6:   zpx DECc	CYC(6)  break;
			case 0xD7: $     NOP	CYC(2)  break;
			case 0xD8:       CLD	CYC(2)  break;
			case 0xD9:   aby CMP	CYC(4)  break;
			case 0xDA:       PHX	CYC(3)  break;
			case 0xDB: $     NOP	CYC(2)  break;
			case 0xDC: $ abx NOP	CYC(4)  break;
			case 0xDD:   abx CMP	CYC(4)  break;
			case 0xDE:   abx DECc	CYC(6)  break;
			case 0xDF: $     NOP	CYC(2)  break;
			case 0xE0:   IMM CPX	CYC(2)  break;
			case 0xE1:   idx SBCc	CYC(6)  break;
			case 0xE2: $ IMM NOP	CYC(2)  break;
			case 0xE3: $     NOP	CYC(2)  break;
			case 0xE4:   ZPG CPX	CYC(3)  break;
			case 0xE5:   ZPG SBCc	CYC(3)  break;
			case 0xE6:   ZPG INCc	CYC(5)  break;
			case 0xE7: $     NOP	CYC(2)  break;
			case 0xE8:       INX	CYC(2)  break;
			case 0xE9:   IMM SBCc	CYC(2)  break;
			case 0xEA:       NOP	CYC(2)  break;
			case 0xEB: $     NOP	CYC(2)  break;
			case 0xEC:   ABS CPX	CYC(4)  break;
			case 0xED:   ABS SBCc	CYC(4)  break;
			case 0xEE:   ABS INCc	CYC(6)  break;
			case 0xEF: $     NOP	CYC(2)  break;
			case 0xF0:   REL BEQ	CYC(2)  break;
			case 0xF1:   idy SBCc	CYC(5)  break;
			case 0xF2:   izp SBCc	CYC(5)  break;
			case 0xF3: $     NOP	CYC(2)  break;
			case 0xF4: $ zpx NOP	CYC(4)  break;
			case 0xF5:   zpx SBCc	CYC(4)  break;
			case 0xF6:   zpx INCc	CYC(6)  break;
			case 0xF7: $     NOP	CYC(2)  break;
			case 0xF8:       SED	CYC(2)  break;
			case 0xF9:   aby SBCc	CYC(4)  break;
			case 0xFA:       PLX	CYC(4)  break;
			case 0xFB: $     NOP	CYC(2)  break;
			case 0xFC: $ abx NOP	CYC(4)  break;
			case 0xFD:   abx SBCc	CYC(4)  break;
			case 0xFE:   abx INCc	CYC(6)  break;
			case 0xFF: $     NOP	CYC(2)  break;
		}
#undef $

		CheckInterruptSources(uExecutedCycles);
		NMI(uExecutedCycles, uExtraCycles, flagc, flagn, flagv, flagz);
		IRQ(uExecutedCycles, uExtraCycles, flagc, flagn, flagv, flagz);

		if (bBreakOnInvalid)
			break;
	} while (uExecutedCycles < uTotalCycles);

	EF_TO_AF
	return uExecutedCycles;
}
