/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,khajeg";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. Khajeg SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x249 0x10000>;

	__symbols__ {
		APSS_OFF = "/idle-states/cluster-e3";
		APSS_WFI = "/idle-states/cluster-e1";
		CLUSTER_PD0 = "/psci/cluster-pd0";
		CLUSTER_PD1 = "/psci/cluster-pd1";
		CLUSTER_PD2 = "/psci/cluster-pd2";
		CLUSTER_PD3 = "/psci/cluster-pd3";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		CPU4 = "/cpus/cpu@100";
		CPU5 = "/cpus/cpu@101";
		CPU6 = "/cpus/cpu@102";
		CPU7 = "/cpus/cpu@103";
		CPU_PD0 = "/psci/cpu-pd0";
		CPU_PD1 = "/psci/cpu-pd1";
		CPU_PD2 = "/psci/cpu-pd2";
		CPU_PD3 = "/psci/cpu-pd3";
		CPU_PD4 = "/psci/cpu-pd4";
		CPU_PD5 = "/psci/cpu-pd5";
		CPU_PD6 = "/psci/cpu-pd6";
		CPU_PD7 = "/psci/cpu-pd7";
		GOLD_CLUSTER_D3 = "/idle-states/gold-cluster-d3";
		GOLD_OFF = "/idle-states/gold-c3";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L1A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		L1P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L23A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		L24A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		L2A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2-level";
		L2P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L3A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3-level";
		L3P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7P = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		L8A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		L9A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		PM8008_EN = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		S3A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		S3A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		S3A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		S5A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		S5A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		S5A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		S6A = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		S7A = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		S8A = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8";
		SILVER_CLUSTER_D3 = "/idle-states/silver-cluster-d3";
		SILVER_OFF = "/idle-states/silver-c3";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		VDD_GFX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_MSS_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		VDD_MSS_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		VDD_MSS_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		VDD_MX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_pas = "/soc/remoteproc-adsp@ab00000";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		aliases = "/aliases";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc785000";
		ant_check_default = "/soc/pinctrl@400000/ant-check-pin/ant_check_default";
		ant_check_div_default = "/soc/pinctrl@400000/ant-check-div-pin/ant_check_div_default";
		apcs_glb = "/soc/mailbox@0f111000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		apss_tgu = "/soc/tgu@9900000";
		apsscc_debug = "/soc/syscon@f11101c";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		audio_gpr = "/soc/remoteproc-adsp@ab00000/glink-edge/qcom,gpr";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		audio_prm = "/soc/remoteproc-adsp@ab00000/glink-edge/qcom,gpr/q6prm";
		bengal_snd = "/soc/spf_core_platform/sound";
		bimc = "/soc/interconnect@4480000";
		bluetooth = "/soc/bt_wcn3990";
		bolero_cdc = "/soc/spf_core_platform/bolero-codec";
		boot_config = "/soc/qfprom@1b40000/boot_config@6070";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@01b8e200";
		cam_flash_torch_active = "/soc/pinctrl@400000/cam_flash_torch_active";
		cam_flash_torch_suspend = "/soc/pinctrl@400000/cam_flash_torch_suspend";
		cam_flash_tx_active = "/soc/pinctrl@400000/cam_flash_tx_active";
		cam_flash_tx_suspend = "/soc/pinctrl@400000/cam_flash_tx_suspend";
		cam_sensor_csi_mux_oe_active = "/soc/pinctrl@400000/cam_sensor_csi_mux_oe_active";
		cam_sensor_csi_mux_oe_suspend = "/soc/pinctrl@400000/cam_sensor_csi_mux_oe_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@400000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@400000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@400000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_front0_reset_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@400000/cam_sensor_mclk3_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@400000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear0_vaf_active = "/soc/pinctrl@400000/cam_sensor_rear0_vaf_active";
		cam_sensor_rear0_vaf_suspend = "/soc/pinctrl@400000/cam_sensor_rear0_vaf_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@400000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear1_reset_suspend";
		cam_sensor_rear2_reset_active = "/soc/pinctrl@400000/cam_sensor_rear2_reset_active";
		cam_sensor_rear2_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear2_reset_suspend";
		cam_sensor_rear2_vio_active = "/soc/pinctrl@400000/cam_sensor_rear2_vio_active";
		cam_sensor_rear2_vio_suspend = "/soc/pinctrl@400000/cam_sensor_rear2_vio_suspend";
		camera_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000/camera_therm/camera_therm_default";
		cci0_active = "/soc/pinctrl@400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@400000/cci1_suspend";
		cdc_dmic01_clk_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic01_data_sleep";
		cdc_dmic01_gpios = "/soc/spf_core_platform/cdc_dmic01_pinctrl";
		cdc_dmic23_clk_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/dmic23_data_sleep";
		cdc_dmic23_gpios = "/soc/spf_core_platform/cdc_dmic23_pinctrl";
		cdsp_cx_mon = "/soc/thermal-zones/cdsp-hvx/trips/cdsp-cx-mon";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		cdsp_pas = "/soc/remoteproc-cdsp@b300000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@46200000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_tbu = "/soc/apps-smmu@0xc600000/cdsp_tbu@0xc791000";
		cdsp_trip0 = "/soc/thermal-zones/cdsp-hvx/trips/cdsp-trip0";
		cdsp_trip1 = "/soc/thermal-zones/cdsp-hvx/trips/cdsp-trip1";
		clk_virt = "/soc/interconnect";
		config_noc = "/soc/interconnect@1900000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_5_config = "/soc/thermal-zones/cpuss-0/trips/cpu-4-5-config";
		cpu4_config = "/soc/thermal-zones/cpu-1-0/trips/cpu4-config";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_config = "/soc/thermal-zones/cpu-1-1/trips/cpu5-config";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_7_config = "/soc/thermal-zones/cpuss-1/trips/cpu-6-7-config";
		cpu6_config = "/soc/thermal-zones/cpu-1-2/trips/cpu6-config";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_config = "/soc/thermal-zones/cpu-1-3/trips/cpu7-config";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_pmu = "/soc/cpu-pmu";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@8001000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti_apss_cti0 = "/soc/cti@98E0000";
		cti_apss_cti1 = "/soc/cti@98F0000";
		cti_cortex_M3 = "/soc/cti@8B30000";
		cti_dlct_cti0 = "/soc/cti@8B59000";
		cti_dlct_cti1 = "/soc/cti@8B5A000";
		cti_dlct_cti2 = "/soc/cti@8B5B000";
		cti_dlct_cti3 = "/soc/cti@8B5C000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_lpass_q6 = "/soc/cti@8A21000";
		cti_mapss = "/soc/cti@8A02000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_turing_q6 = "/soc/cti@8862000";
		cti_wcss_cti0 = "/soc/cti@89A4000";
		cti_wcss_cti1 = "/soc/cti@89A5000";
		cti_wcss_cti2 = "/soc/cti@89A6000";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/cx-cdev-lvl";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		dcc = "/soc/dcc_v2@1be2000";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_freq_table = "/soc/ddr-freq-table";
		debugcc = "/soc/clock-controller@0";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		dispcc = "/soc/clock-controller@5f00000";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		dump_mem = "/reserved-memory/mem_dump_region";
		emmc_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000/emmc_therm/emmc_therm_default";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@9440000";
		etm4_out_funnel_apss0 = "/soc/etm@9440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@9540000";
		etm5_out_funnel_apss0 = "/soc/etm@9540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@9640000";
		etm6_out_funnel_apss0 = "/soc/etm@9640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@9740000";
		etm7_out_funnel_apss0 = "/soc/etm@9740000/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@1610000";
		feat_conf10 = "/soc/qfprom@1b40000/feat_conf10@602c";
		feat_conf11 = "/soc/qfprom@1b40000/feat_conf11@6030";
		feat_conf5 = "/soc/qfprom@1b40000/feat_conf5@6018";
		firmware = "/firmware";
		fsa4480 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/fsa4480@42";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/in-ports/port@0/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/in-ports/port@1/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/in-ports/port@2/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/in-ports/port@3/endpoint";
		funnel_apss0_in_etm4 = "/soc/funnel@9800000/in-ports/port@4/endpoint";
		funnel_apss0_in_etm5 = "/soc/funnel@9800000/in-ports/port@5/endpoint";
		funnel_apss0_in_etm6 = "/soc/funnel@9800000/in-ports/port@6/endpoint";
		funnel_apss0_in_etm7 = "/soc/funnel@9800000/in-ports/port@7/endpoint";
		funnel_apss0_out_funnel_apss1 = "/soc/funnel@9800000/out-ports/port@0/endpoint";
		funnel_apss1 = "/soc/funnel@9810000";
		funnel_apss1_in_funnel_apss0 = "/soc/funnel@9810000/in-ports/port@0/endpoint";
		funnel_apss1_in_tpda_actpm = "/soc/funnel@9810000/in-ports/port@2/endpoint";
		funnel_apss1_in_tpda_apss = "/soc/funnel@9810000/in-ports/port@4/endpoint";
		funnel_apss1_in_tpda_llm_silver = "/soc/funnel@9810000/in-ports/port@3/endpoint";
		funnel_apss1_out_funnel_in1 = "/soc/funnel@9810000/out-ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/in-ports/port@0/endpoint";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/out-ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/in-ports/port@6/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@8041000/in-ports/port@5/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/out-ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_in_funnel_apss1 = "/soc/funnel@8042000/in-ports/port@6/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/in-ports/port@4/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/in-ports/port@2/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/in-ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss_silver = "/soc/funnel@8042000/in-ports/port@3/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/out-ports/port@0/endpoint";
		funnel_lpass_lpi = "/soc/funnel@8a24000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@8a24000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass = "/soc/funnel@8a24000/in-ports/port@5/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/in-ports/port@1/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/out-ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_in_funnel_turing = "/soc/funnel@8005000/in-ports/port@6/endpoint";
		funnel_qatb_in_lpass_lpi = "/soc/funnel@8005000/in-ports/port@5/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/in-ports/port@0/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/out-ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@8863000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@8863000/ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@8863000/ports/port@3/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@8863000/ports/port@4/endpoint";
		funnel_turing_out_funnel_qatb = "/soc/funnel@8863000/ports/port@0/endpoint";
		funnel_turing_out_tpda5 = "/soc/funnel@8863000/ports/port@1/endpoint";
		gcc = "/soc/clock-controller@1400000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@1445004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59c5000";
		glink_edge = "/soc/remoteproc-adsp@ab00000/glink-edge";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_cx_mon = "/soc/thermal-zones/gpu/trips/gpu-cx-mon";
		gpu_gaming_bin = "/soc/qfprom@1b40000/gpu_gaming_bin@602d";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6006";
		gpu_step_trip = "/soc/thermal-zones/gpu/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		gpucc = "/soc/clock-controller@5990000";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hyp_mem = "/reserved-memory/hyp_region@45700000";
		icnss = "/soc/qcom,icnss@C800000";
		intc = "/soc/interrupt-controller@f200000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		jtag_mm4 = "/soc/jtagmm@9440000";
		jtag_mm5 = "/soc/jtagmm@9540000";
		jtag_mm6 = "/soc/jtagmm@9640000";
		jtag_mm7 = "/soc/jtagmm@9740000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		lcm1p8en_active = "/soc/pinctrl@400000/pmx_lcm1p8en_active/lcm1p8en_active";
		lcm1p8en_suspend = "/soc/pinctrl@400000/pmx_lcm1p8en_suspend/lcm1p8en_suspend";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		lmh_dcvs0 = "/soc/qcom,limits-0-dcvs@f550800";
		lmh_dcvs1 = "/soc/qcom,limits-1-dcvs@f550800";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_lpi_out_funnel_qatb = "/soc/funnel@8a24000/out-ports/port/endpoint";
		lpi_aux1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_i2s1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_tdm1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@ac40000";
		mccc_debug = "/soc/syscon@447d200";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1/trips/mdm1-cx-mon";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@5e94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@5e94400";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc78d000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc789000";
		mmnrt_virt = "/soc/interconnect@0";
		mmrt_virt = "/soc/interconnect@1";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pas = "/soc/remoteproc-mss@6080000";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/out-ports/port/endpoint";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		mpm = "/soc/interrupt-controller@45f01b8";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@b300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@400000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@400000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@400000/nfc/nfc_int_suspend";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@53800000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@51a00000";
		pil_gpu_mem = "/reserved-memory/gpu_region@55B15000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@55B00000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@55B10000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		pm6125_adc_tm = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/adc_tm@3500";
		pm6125_adc_tm_iio = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/adc_tm@3400";
		pm6125_clkdiv = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/clock-controller@5b00";
		pm6125_gpios = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/pinctrl@c000";
		pm6125_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm6125_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm6125_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm6125_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm6125_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm6125_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm6125_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm6125_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm6125_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm6125_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm6125_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm6125_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm6125_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm6125_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm6125_l23 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		pm6125_l24 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		pm6125_l2_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2-level";
		pm6125_l3_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3-level";
		pm6125_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm6125_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm6125_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm6125_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm6125_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm6125_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm6125_pwm = "/soc/qcom,spmi@1c40000/qcom,pm6125@1/qcom,pwms@b300";
		pm6125_rtc = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/qcom,pm6125_rtc";
		pm6125_s3_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-floor-level";
		pm6125_s3_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level";
		pm6125_s3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3-level-ao";
		pm6125_s5_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-floor-level";
		pm6125_s5_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level";
		pm6125_s5_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5-level-ao";
		pm6125_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm6125_s7 = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		pm6125_s8 = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8";
		pm6125_trip0 = "/soc/thermal-zones/pm6125-tz/trips/trip0";
		pm6125_trip1 = "/soc/thermal-zones/pm6125-tz/trips/trip1";
		pm6125_tz = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/qcom,temp-alarm@2400";
		pm6125_vadc = "/soc/qcom,spmi@1c40000/qcom,pm6125@0/vadc@3100";
		pm8008_8 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@8";
		pm8008_9 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9";
		pm8008_active = "/soc/pinctrl@400000/pm8008_active";
		pm8008_chip = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@8/qcom,pm8008-chip@900";
		pm8008_gpio1_active = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@8/pinctrl@c000/pm8008_gpio1_active";
		pm8008_gpios = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@8/pinctrl@c000";
		pm8008_interrupt = "/soc/pinctrl@400000/pm8008_interrupt";
		pm8008_regulators = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator";
		pmx_sde = "/soc/pinctrl@400000/pmx_sde";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		qcom_memlat = "/soc/qcom,memlat";
		qcom_pmu = "/soc/qcom,pmu";
		qcom_rng = "/soc/qrng@1b53000";
		qcom_seecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qfprom = "/soc/qfprom@1b40000";
		qfprom_sys = "/soc/qfprom@0";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_aux_ws/quat_aux_ws_sleep";
		quat_mi2s_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_tdm_sck_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_ws_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/quat_tdm_ws/quat_tdm_ws_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		qupv3_se0_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a80000";
		qupv3_se0_i2c_active = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a80000";
		qupv3_se0_spi_active = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000";
		qupv3_se1_i2c_active = "/soc/pinctrl@400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a84000";
		qupv3_se1_spi_active = "/soc/pinctrl@400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a88000";
		qupv3_se2_i2c_active = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se3_4uart = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a8c000";
		qupv3_se3_4uart_pins = "/soc/pinctrl@400000/qupv3_se3_4uart_pins";
		qupv3_se3_cts = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_cts";
		qupv3_se3_default_cts = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_cts";
		qupv3_se3_default_rts = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_rts";
		qupv3_se3_default_rx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_rx";
		qupv3_se3_default_tx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_rts = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_rx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_rx";
		qupv3_se3_tx = "/soc/pinctrl@400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se4_2uart = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a90000";
		qupv3_se4_2uart_active = "/soc/pinctrl@400000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_pins = "/soc/pinctrl@400000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@400000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se4_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a90000";
		qupv3_se4_i2c_active = "/soc/pinctrl@400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a94000";
		qupv3_se5_spi_active = "/soc/pinctrl@400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		ramoops_mem = "/reserved-memory/ramoops@5D000000";
		refgen = "/soc/refgen-regulator@1600000";
		removed_mem = "/reserved-memory/removed_region@60000000";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/in-ports/port@0/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/out-ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_msg_ram = "/soc/memory@045f0000";
		rpm_smd_cdev = "/soc/qcom,rpm-smd/rpm-smd-cdev";
		rpmcc = "/soc/clock-controller";
		rx_macro = "/soc/spf_core_platform/bolero-codec/rx-macro@a600000";
		rx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_clk_sleep";
		rx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/rx_swr_data_sleep";
		rx_swr_gpios = "/soc/spf_core_platform/rx_swr_clk_data_pinctrl";
		sdc1_off = "/soc/pinctrl@400000/sdc1_off";
		sdc1_on = "/soc/pinctrl@400000/sdc1_on";
		sdc2_off = "/soc/pinctrl@400000/sdc2_off";
		sdc2_on = "/soc/pinctrl@400000/sdc2_on";
		sde_dsi_active = "/soc/pinctrl@400000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@400000/pmx_sde/sde_dsi_suspend";
		sde_te_active = "/soc/pinctrl@400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@400000/pmx_sde_te/sde_te_suspend";
		sdhc1_opp_table = "/soc/sdhc1-opp-table";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		silv_cpus_config = "/soc/thermal-zones/cpuss-2/trips/silv-cpus-config";
		sleep_clk = "/soc/clocks/sleep_clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_msm = "/soc/slim@a5c0000";
		slimbam = "/soc/bamdma@0xa584000";
		slimbus = "/soc/slim@a5c0000/ngd@1/btfmslim-driver";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@46000000";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		sn_fuse = "/soc/snfuse@0x01B46134";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		soc = "/soc";
		spf_core_platform = "/soc/spf_core_platform";
		spkr_1_sd_n_active = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		stm = "/soc/stm@8002000";
		stm_debug_fuse = "/soc/qfprom@1b40000/stm@20f0";
		stm_out_funnel_in0 = "/soc/stm@8002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@8a03000";
		swr0 = "/soc/spf_core_platform/bolero-codec/va-macro@a730000/va_swr_master";
		swr1 = "/soc/spf_core_platform/bolero-codec/rx-macro@a600000/rx_swr_master";
		system_cma = "/reserved-memory/linux,cma";
		system_noc = "/soc/interconnect@1880000";
		tb_trig1_on = "/soc/pinctrl@400000/tb_trig1_on";
		tcsr = "/soc/syscon@0x003C0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@00340000";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@400000";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/in-ports/port@0/endpoint";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/out-ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/in-ports/port@0/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/ports/port@1/endpoint";
		tpda10_in_tpdm_prng = "/soc/tpda@8004000/ports/port@6/endpoint";
		tpda11_in_tpdm_west = "/soc/tpda@8004000/ports/port@7/endpoint";
		tpda12_in_tpdm_qm = "/soc/tpda@8004000/ports/port@8/endpoint";
		tpda13_in_tpdm_spdm = "/soc/tpda@8004000/ports/port@9/endpoint";
		tpda15_in_tpdm_pimem = "/soc/tpda@8004000/ports/port@10/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/ports/port@2/endpoint";
		tpda5_in_funnel_turing = "/soc/tpda@8004000/ports/port@3/endpoint";
		tpda7_in_tpdm_vsense = "/soc/tpda@8004000/ports/port@4/endpoint";
		tpda8_in_tpdm_dcc = "/soc/tpda@8004000/ports/port@5/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/in-ports/port@0/endpoint";
		tpda_actpm_out_funnel_apss1 = "/soc/tpda@9832000/out-ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/in-ports/port@0/endpoint";
		tpda_apss_out_funnel_apss1 = "/soc/tpda@9862000/out-ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/in-ports/port@0/endpoint";
		tpda_llm_silver_out_funnel_apss1 = "/soc/tpda@98c0000/out-ports/port@0/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/in-ports/port@0/endpoint";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/out-ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/ports/port@0/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/out-ports/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda8 = "/soc/tpdm@8870000/out-ports/port/endpoint";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_lpass_lpi = "/soc/tpdm@8a26000/out-ports/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda15 = "/soc/tpdm@8850000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda10 = "/soc/tpdm@884c000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda12 = "/soc/tpdm@89d0000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@800f000";
		tpdm_spdm_out_tpda13 = "/soc/tpdm@800f000/port/endpoint";
		tpdm_turing = "/soc/tpdm@8860000";
		tpdm_turing_llm = "/soc/tpdm@8861000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@8861000/port/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@8860000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda7 = "/soc/tpdm@8840000/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_silver_out_funnel_in1 = "/soc/tpdm@899c000/out-ports/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda11 = "/soc/tpdm@8a58000/port/endpoint";
		ts_avdd = "/soc/pinctrl@400000/pmx_ts_avdd/ts_avdd";
		ts_int_active = "/soc/pinctrl@400000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@400000/pmx_ts_release/ts_release";
		ts_reset_active = "/soc/pinctrl@400000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@400000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		tx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_clk_sleep";
		tx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_data1_sleep";
		tx_swr_data2_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/tx_swr_data2_sleep";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		ufshc_mem = "/soc/ufshc@4804000";
		ufsphy_mem = "/soc/ufsphy_mem@4807000";
		usb0 = "/soc/ssusb@4e00000";
		usb2_phy0 = "/soc/hsphy@1613000";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@1615000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_macro = "/soc/spf_core_platform/bolero-codec/va-macro@a730000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		va_swr_gpios = "/soc/spf_core_platform/va_swr_clk_data_pinctrl";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		video_mem = "/reserved-memory/video_region@55B17000";
		wcd937x_reset_active = "/soc/pinctrl@400000/wcd937x_reset_active";
		wcd937x_reset_sleep = "/soc/pinctrl@400000/wcd937x_reset_sleep";
		wdog = "/soc/qcom,wdt@f017000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@51900000";
		wsa881x_analog_clk_gpio = "/soc/spf_core_platform/msm_cdc_pinctrl@18";
		wsa_mclk_active = "/soc/spf_core_platform/lpi_pinctrl@ac40000/wsa_mclk_active";
		wsa_mclk_sleep = "/soc/spf_core_platform/lpi_pinctrl@ac40000/wsa_mclk_sleep";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@45e00000";
		xo_board = "/soc/clocks/xo_board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a8c000";
		i2c0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000";
		i2c1 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a88000";
		i2c2 = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a90000";
		mmc0 = "/soc/sdhci@4744000";
		mmc1 = "/soc/sdhci@4784000";
		phandle = <0x126>;
		serial0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a90000";
		spi0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a80000";
		swr0 = "/soc/spf_core_platform/bolero-codec/va-macro@a730000/va_swr_master";
		swr1 = "/soc/spf_core_platform/bolero-codec/rx-macro@a600000/rx_swr_master";
		ufshc1 = "/soc/ufshc@4804000";
	};

	chosen {
		bootargs = "lpm_levels.sleep_disabled=1 console=ttyMSM0,115200n8 msm_rtb.filter=0x237 service_locator.enable=1 swiotlb=2048 loop.max_part=7 cpufreq.default_governor=performance rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off export_pmu_events movable_node ftrace_dump_on_oops ssbd=force-off disable_dma32=on cgroup.memory=nokmem,nosocket";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				core3 {
					cpu = <0x18>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			cpu-idle-states = <0x2>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x4>;
			phandle = <0x11>;
			power-domain-names = "psci";
			power-domains = <0x3>;
			qcom,freq-domain = <0x5 0x0 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x0>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x128>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x127>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x4>;
			};
		};

		cpu@1 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			cpu-idle-states = <0x2>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x4>;
			phandle = <0x12>;
			power-domain-names = "psci";
			power-domains = <0x7>;
			qcom,freq-domain = <0x5 0x0 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x1>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x12a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x129>;
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			cpu-idle-states = <0xa>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x15>;
			power-domain-names = "psci";
			power-domains = <0xb>;
			qcom,freq-domain = <0x5 0x1 0x7>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x100>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x130>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x12f>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0xc>;
			};
		};

		cpu@101 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			cpu-idle-states = <0xa>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x16>;
			power-domain-names = "psci";
			power-domains = <0xe>;
			qcom,freq-domain = <0x5 0x1 0x7>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x101>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x132>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x131>;
			};
		};

		cpu@102 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			cpu-idle-states = <0xa>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x17>;
			power-domain-names = "psci";
			power-domains = <0xf>;
			qcom,freq-domain = <0x5 0x1 0x7>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x102>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x134>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x133>;
			};
		};

		cpu@103 {
			capacity-dmips-mhz = <0x666>;
			compatible = "arm,armv8";
			cpu-idle-states = <0xa>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x11a>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x18>;
			power-domain-names = "psci";
			power-domains = <0x10>;
			qcom,freq-domain = <0x5 0x1 0x7>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x103>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x136>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x135>;
			};
		};

		cpu@2 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			cpu-idle-states = <0x2>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x4>;
			phandle = <0x13>;
			power-domain-names = "psci";
			power-domains = <0x8>;
			qcom,freq-domain = <0x5 0x0 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x2>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x12c>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x12b>;
			};
		};

		cpu@3 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			cpu-idle-states = <0x2>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x4>;
			phandle = <0x14>;
			power-domain-names = "psci";
			power-domains = <0x9>;
			qcom,freq-domain = <0x5 0x0 0x7>;
			qcom,lmh-dcvs = <0x6>;
			reg = <0x0 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x12e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x12d>;
			};
		};
	};

	ddr-regions {
	};

	firmware {
		phandle = <0x137>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x21 0x13000>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	idle-states {

		cluster-e1 {
			arm,psci-suspend-param = <0x42000043>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x6c>;
			exit-latency-us = <0x1c2>;
			idle-state-name = "cci-ret";
			min-residency-us = <0x99>;
			phandle = <0x1f>;
		};

		cluster-e3 {
			arm,psci-suspend-param = <0x42000343>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x2a4f>;
			exit-latency-us = <0x119a>;
			idle-state-name = "cci-pc";
			min-residency-us = <0x3bea>;
			phandle = <0x20>;
		};

		gold-c3 {
			arm,psci-suspend-param = <0x40000003>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x122>;
			exit-latency-us = <0x178>;
			idle-state-name = "pc";
			local-timer-stop;
			min-residency-us = <0x49e>;
			phandle = <0xa>;
		};

		gold-cluster-d3 {
			arm,psci-suspend-param = <0x41000043>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x846>;
			idle-state-name = "perf-l2-pc";
			min-residency-us = <0x1cd0>;
			phandle = <0x1d>;
		};

		silver-c3 {
			arm,psci-suspend-param = <0x40000003>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x129>;
			exit-latency-us = <0x144>;
			idle-state-name = "pc";
			local-timer-stop;
			min-residency-us = <0x456>;
			phandle = <0x2>;
		};

		silver-cluster-d3 {
			arm,psci-suspend-param = <0x41000043>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x280>;
			exit-latency-us = <0x680>;
			idle-state-name = "pwr-l2-pc";
			min-residency-us = <0x1f9e>;
			phandle = <0x1c>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";

		cluster-pd0 {
			#power-domain-cells = <0x0>;
			domain-idle-states = <0x1c>;
			phandle = <0x19>;
			power-domains = <0x1b>;
		};

		cluster-pd1 {
			#power-domain-cells = <0x0>;
			domain-idle-states = <0x1d>;
			phandle = <0x1a>;
			power-domains = <0x1b>;
		};

		cluster-pd2 {
			#power-domain-cells = <0x0>;
			domain-idle-states = <0x1f>;
			phandle = <0x1b>;
			power-domains = <0x1e>;
		};

		cluster-pd3 {
			#power-domain-cells = <0x0>;
			domain-idle-states = <0x20>;
			phandle = <0x1e>;
		};

		cpu-pd0 {
			#power-domain-cells = <0x0>;
			phandle = <0x3>;
			power-domains = <0x19>;
		};

		cpu-pd1 {
			#power-domain-cells = <0x0>;
			phandle = <0x7>;
			power-domains = <0x19>;
		};

		cpu-pd2 {
			#power-domain-cells = <0x0>;
			phandle = <0x8>;
			power-domains = <0x19>;
		};

		cpu-pd3 {
			#power-domain-cells = <0x0>;
			phandle = <0x9>;
			power-domains = <0x19>;
		};

		cpu-pd4 {
			#power-domain-cells = <0x0>;
			phandle = <0xb>;
			power-domains = <0x1a>;
		};

		cpu-pd5 {
			#power-domain-cells = <0x0>;
			phandle = <0xe>;
			power-domains = <0x1a>;
		};

		cpu-pd6 {
			#power-domain-cells = <0x0>;
			phandle = <0xf>;
			power-domains = <0x1a>;
		};

		cpu-pd7 {
			#power-domain-cells = <0x0>;
			phandle = <0x10>;
			power-domains = <0x1a>;
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x138>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xd1>;
			reusable;
			size = <0x0 0x800000>;
		};

		cdsp_regions@51a00000 {
			no-map;
			phandle = <0x96>;
			reg = <0x0 0x51a00000 0x0 0x1a00000>;
		};

		cdsp_sec_regions@46200000 {
			no-map;
			phandle = <0xf6>;
			reg = <0x0 0x46200000 0x0 0x1e00000>;
		};

		dfps_data_region@5cf00000 {
			label = "dfps_data_region";
			phandle = <0x251>;
			reg = <0x0 0x5cf00000 0x0 0x100000>;
		};

		gpu_region@55B15000 {
			no-map;
			phandle = <0x13f>;
			reg = <0x0 0x55b15000 0x0 0x2000>;
		};

		hyp_region@45700000 {
			no-map;
			phandle = <0x139>;
			reg = <0x0 0x45700000 0x0 0x600000>;
		};

		ipa_fw_region@55B00000 {
			no-map;
			phandle = <0xe0>;
			reg = <0x0 0x55b00000 0x0 0x10000>;
		};

		ipa_gsi_region@55B10000 {
			no-map;
			phandle = <0x13e>;
			reg = <0x0 0x55b10000 0x0 0x5000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			phandle = <0xff>;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x99>;
			reusable;
			size = <0x0 0x800000>;
		};

		modem_region@4ab00000 {
			no-map;
			phandle = <0xda>;
			reg = <0x0 0x4ab00000 0x0 0x6900000>;
		};

		non_secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xf8>;
			reusable;
			size = <0x0 0xa400000>;
		};

		pil_adsp_region@53800000 {
			no-map;
			phandle = <0x91>;
			reg = <0x0 0x53800000 0x0 0x2300000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x87>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x88>;
			reusable;
			size = <0x0 0x1000000>;
		};

		ramoops@5D000000 {
			compatible = "ramoops";
			console-size = <0x80000>;
			phandle = <0x141>;
			pmsg-size = <0x100000>;
			record-size = <0x40000>;
			reg = <0x0 0x5d000000 0x0 0x200000>;
		};

		removed_region@60000000 {
			no-map;
			phandle = <0x13c>;
			reg = <0x0 0x60000000 0x0 0x3900000>;
		};

		sec_apps_region@45fff000 {
			no-map;
			phandle = <0x13b>;
			reg = <0x0 0x45fff000 0x0 0x1000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xf7>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		smem_region@46000000 {
			no-map;
			phandle = <0xca>;
			reg = <0x0 0x46000000 0x0 0x200000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x89>;
			reusable;
			size = <0x0 0x1000000>;
		};

		va_md_mem_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xc8>;
			reusable;
			size = <0x0 0x1000000>;
		};

		video_region@55B17000 {
			no-map;
			phandle = <0x140>;
			reg = <0x0 0x55b17000 0x0 0x700000>;
		};

		wlan_msa_region@51900000 {
			no-map;
			phandle = <0x13d>;
			reg = <0x0 0x51900000 0x0 0x100000>;
		};

		xbl_aop_region@45e00000 {
			no-map;
			phandle = <0x13a>;
			reg = <0x0 0x45e00000 0x0 0x140000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x142>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		apps-smmu@0xc600000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interconnects = <0x8b 0x0 0x8a 0x23c>;
			interrupts = <0x0 0x51 0x4 0x0 0x58 0x4 0x0 0x59 0x4 0x0 0x5a 0x4 0x0 0x5b 0x4 0x0 0x5c 0x4 0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4 0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4 0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4 0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4 0x0 0x8b 0x4 0x0 0x8c 0x4 0x0 0x8d 0x4 0x0 0x8e 0x4 0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4>;
			phandle = <0x7e>;
			qcom,active-only;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			qcom,handoff-smrs = <0x420 0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0xc600000 0x80000 0xc782000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";

			anoc_1_tbu@0xc785000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x8b 0x0 0x8c 0x217 0x8b 0x0 0x8a 0x23c>;
				phandle = <0x1e8>;
				qcom,active-only;
				qcom,iova-width = <0x24>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0xc785000 0x1000 0xc782200 0x8>;
				reg-names = "base", "status-reg";
			};

			cdsp_tbu@0xc791000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x8b 0x0 0x8b 0x200 0x8b 0x0 0x8a 0x23c>;
				phandle = <0x1eb>;
				qcom,active-only;
				qcom,iova-width = <0x20>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0xc791000 0x1000 0xc782218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xfe>;
			};

			mm_nrt_tbu@0xc78d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xfd 0xa 0xfd 0x233 0x8b 0x0 0x8a 0x23c>;
				phandle = <0x1ea>;
				qcom,active-only;
				qcom,iova-width = <0x20>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0xc78d000 0x1000 0xc782210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xfc>;
			};

			mm_rt_tbu@0xc789000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xfb 0xe 0xfb 0x234 0x8b 0x0 0x8a 0x23c>;
				phandle = <0x1e9>;
				qcom,active-only;
				qcom,iova-width = <0x24>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0xc789000 0x1000 0xc782208 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xfa>;
			};
		};

		arm64_cpu_erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x29 0x4 0x0 0x2a 0x4>;
			poll-delay-ms = <0x1388>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			phandle = <0x149>;
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x65>;
						remote-endpoint = <0x29>;
					};
				};
			};
		};

		bamdma@0xa584000 {
			#dma-cells = <0x1>;
			compatible = "qcom,bam-v1.7.0";
			interrupts = <0x0 0x11c 0x4>;
			num-channels = <0x1f>;
			phandle = <0x80>;
			qcom,controlled-remotely;
			qcom,ee = <0x1>;
			qcom,num-ees = <0x2>;
			reg = <0xa584000 0x20000 0xa66f000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
		};

		bt_wcn3990 {
			compatible = "qcom,wcn3990";
			phandle = <0x2f9>;
			qca,bt-sw-ctrl-gpio = <0x82 0x57 0x0>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-core-supply = <0x84>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-io-supply = <0x83>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-pa-supply = <0x85>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			qca,bt-vdd-xtal-supply = <0x86>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qcom,bt-sw-ctrl-gpio = <0x82 0x57 0x0>;
			qcom,bt-vdd-core-config = <0x13e5c0 0x13e5c0 0x1 0x0>;
			qcom,bt-vdd-core-supply = <0x84>;
			qcom,bt-vdd-io-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			qcom,bt-vdd-io-supply = <0x83>;
			qcom,bt-vdd-pa-config = <0x2dc6c0 0x328980 0x1 0x0>;
			qcom,bt-vdd-pa-supply = <0x85>;
			qcom,bt-vdd-xtal-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			qcom,bt-vdd-xtal-supply = <0x86>;
		};

		clock-controller {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmcc-khaje";
			phandle = <0x23>;
		};

		clock-controller@0 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src", "gcc", "dispcc", "gpucc";
			clocks = <0x23 0x0 0x81 0x0 0xc4 0x0 0xc5 0x0>;
			compatible = "qcom,khaje-debugcc";
			phandle = <0x1c5>;
			qcom,apsscc = <0xc7>;
			qcom,dispcc = <0xc4>;
			qcom,gcc = <0x81>;
			qcom,gpucc = <0xc5>;
			qcom,mccc = <0xc6>;
		};

		clock-controller@1400000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			clocks = <0x23 0x0 0x23 0x1 0xbe 0xbf 0xc0 0xc1 0xc2>;
			compatible = "qcom,khaje-gcc", "syscon";
			phandle = <0x81>;
			qcom,critical-devices = <0xc3>;
			reg = <0x1400000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x95>;
			vdd_mx-supply = <0x8e>;
		};

		clock-controller@5990000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			clocks = <0x23 0x0 0x81 0x49 0x81 0x4a>;
			compatible = "qcom,khaje-gpucc", "syscon";
			phandle = <0xc5>;
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x95>;
			vdd_mx-supply = <0x8e>;
		};

		clock-controller@5f00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "iface", "gcc_disp_gpll0_clk";
			clocks = <0x23 0x0 0xbe 0x81 0x3c 0x81 0xb2>;
			compatible = "qcom,khaje-dispcc", "syscon";
			phandle = <0xc4>;
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x95>;
		};

		clocks {

			sleep_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7ffc>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0xbe>;
			};

			ufs_phy_rx_symbol_0_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				compatible = "fixed-clock";
				phandle = <0xbf>;
			};

			ufs_phy_rx_symbol_1_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				compatible = "fixed-clock";
				phandle = <0xc0>;
			};

			ufs_phy_tx_symbol_0_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				compatible = "fixed-clock";
				phandle = <0xc1>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				compatible = "fixed-clock";
				phandle = <0xc2>;
			};

			xo_board {
				#clock-cells = <0x0>;
				clock-frequency = <0x124f800>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x1c4>;
			};
		};

		cluster-device0 {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x19>;
		};

		cluster-device1 {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1a>;
		};

		cluster-device2 {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1b>;
		};

		cluster-device3 {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1e>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x6 0x4>;
			phandle = <0x1a2>;
			qcom,irq-is-percpu;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x22>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@8a03000 {
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x144>;
			qcom,aodbg-csr-support;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
		};

		cti@8010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x79>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8011000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x17f>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8012000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x186>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8013000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x187>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8014000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x188>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8015000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x189>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8016000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x18a>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8017000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x18b>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8018000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x18c>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8019000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x18d>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801a000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x180>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x181>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801c000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x182>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801d000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x183>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801e000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x184>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801f000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x185>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8833000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss-q6";
			phandle = <0x178>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8862000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing-q6";
			phandle = <0x1dd>;
			reg = <0x8862000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8941000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-isdb-gpu";
			phandle = <0x179>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A4000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti0";
			phandle = <0x174>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A5000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti1";
			phandle = <0x175>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89A6000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti2";
			phandle = <0x176>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8A02000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mapss";
			phandle = <0x17a>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8A21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass-q6";
			phandle = <0x177>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8B30000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cortex_M3";
			phandle = <0x171>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B59000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti0";
			phandle = <0x17b>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5A000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti1";
			phandle = <0x17c>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5B000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti2";
			phandle = <0x17d>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8B5C000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti3";
			phandle = <0x17e>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98E0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss-cti0";
			phandle = <0x172>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98F0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss-cti1";
			phandle = <0x173>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
		};

		cx_ipeak@3ed000 {
			compatible = "qcom,cx-ipeak-v2";
			phandle = <0x1d0>;
			reg = <0x3ed000 0xe008>;
		};

		cxip-cdev@3ed000 {
			#cooling-cells = <0x2>;
			compatible = "qcom,cxip-lm-cooling-device";
			phandle = <0xa2>;
			qcom,bypass-client-list = <0x1004 0x4004 0x6004 0xc004 0xc008>;
			qcom,thermal-client-offset = <0x8000>;
			reg = <0x3ed000 0xc00c>;
			status = "disabled";
		};

		dcc_v2@1be2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x2000>;
			phandle = <0x19a>;
			reg = <0x1be2000 0x1000 0x1bee000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list1 {
				qcom,curr-link-list = <0x3>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0xf1880b4 0x1 0x0 0x0 0xf1980b4 0x1 0x0 0x0 0xf1a80b4 0x1 0x0 0x0 0xf1b80b4 0x1 0x0 0x0 0xf0880b4 0x1 0x0 0x0 0xf0980b4 0x1 0x0 0x0 0xf0a80b4 0x1 0x0 0x0 0xf0b80b4 0x1 0x0 0x0 0xf1d1228 0x1 0x0 0x0 0xf1880b0 0x1 0x0 0x0 0xf1980b0 0x1 0x0 0x0 0xf1a80b0 0x1 0x0 0x0 0xf1b80b0 0x1 0x0 0x0 0xf0880b0 0x1 0x0 0x0 0xf0980b0 0x1 0x0 0x0 0xf0a80b0 0x1 0x0 0x0 0xf0b80b0 0x1 0x0 0x0 0xf1880b8 0x1 0x0 0x0 0xf1980b8 0x1 0x0 0x0 0xf1a80b8 0x1 0x0 0x0 0xf1b80b8 0x1 0x0 0x0 0xf0880b8 0x1 0x0 0x0 0xf0980b8 0x1 0x0 0x0 0xf0a80b8 0x1 0x0 0x0 0xf0b80b8 0x1 0x0 0x0 0xf1d160c 0x1 0x0 0x0 0xf1d120c 0x1 0x0 0x0 0xf1d1434 0x1 0x0 0x0 0xf1d141c 0x5 0x0 0x0 0xf1d1448 0x1 0x0 0x0 0xf1d144c 0x1 0x0 0x0 0xa754520 0x1 0x0 0x0 0xa751020 0x1 0x0 0x0 0xa751024 0x1 0x0 0x0 0xa751030 0x1 0x0 0x0 0xa751200 0x1 0x0 0x0 0xa751214 0x1 0x0 0x0 0xa751228 0x1 0x0 0x0 0xa75123c 0x1 0x0 0x0 0xa751250 0x1 0x0 0x0 0xa751204 0x1 0x0 0x0 0xa751218 0x1 0x0 0x0 0xa75122c 0x1 0x0 0x0 0xa751240 0x1 0x0 0x0 0xa751254 0x1 0x0 0x0 0xa751208 0x1 0x0 0x0 0xa75121c 0x1 0x0 0x0 0xa751230 0x1 0x0 0x0 0xa751244 0x1 0x0 0x0 0xa751258 0x1 0x0 0x0 0xa754510 0x1 0x0 0x0 0xa754514 0x1 0x0 0x0 0xa750010 0x1 0x0 0x0 0xa750014 0x1 0x0 0x0 0xa750900 0x1 0x0 0x0 0xa750904 0x1 0x0 0x0 0xa402028 0x1 0x0 0x0 0xa900010 0x1 0x0 0x0 0xa900014 0x1 0x0 0x0 0xa900018 0x1 0x0 0x0 0xa900030 0x1 0x0 0x0 0xa900038 0x1 0x0 0x0 0xa900040 0x1 0x0 0x0 0xa900048 0x1 0x0 0x0 0xa9000d0 0x1 0x0 0x0 0xa900210 0x1 0x0 0x0 0xa900230 0x1 0x0 0x0 0xa900250 0x1 0x0 0x0 0xa900270 0x1 0x0 0x0 0xa900290 0x1 0x0 0x0 0xa9002b0 0x1 0x0 0x0 0xa900208 0x1 0x0 0x0 0xa900228 0x1 0x0 0x0 0xa900248 0x1 0x0 0x0 0xa900268 0x1 0x0 0x0 0xa900288 0x1 0x0 0x0 0xa9002a8 0x1 0x0 0x0 0xa90020c 0x1 0x0 0x0 0xa90022c 0x1 0x0 0x0 0xa90024c 0x1 0x0 0x0 0xa90026c 0x1 0x0 0x0 0xa90028c 0x1 0x0 0x0 0xa9002ac 0x1 0x0 0x0 0xa900404 0x1 0x0 0x0 0xa900408 0x1 0x0 0x0 0xa900400 0x1 0x0 0x0 0xa900d04 0x1 0x0 0x0 0xa4b0010 0x1 0x0 0x0 0xa4b0014 0x1 0x0 0x0 0xa4b0018 0x1 0x0 0x0 0xa4b0210 0x1 0x0 0x0 0xa4b0230 0x1 0x0 0x0 0xa4b0250 0x1 0x0 0x0 0xa4b0270 0x1 0x0 0x0 0xa4b0290 0x1 0x0 0x0 0xa4b02b0 0x1 0x0 0x0 0xa4b0208 0x1 0x0 0x0 0xa4b0228 0x1 0x0 0x0 0xa4b0248 0x1 0x0 0x0 0xa4b0268 0x1 0x0 0x0 0xa4b0288 0x1 0x0 0x0 0xa4b02a8 0x1 0x0 0x0 0xa4b020c 0x1 0x0 0x0 0xa4b022c 0x1 0x0 0x0 0xa4b024c 0x1 0x0 0x0 0xa4b026c 0x1 0x0 0x0 0xa4b028c 0x1 0x0 0x0 0xa4b02ac 0x1 0x0 0x0 0xa4b0400 0x1 0x0 0x0 0xa4b0404 0x1 0x0 0x0 0xa4b0408 0x1 0x0 0x0 0x4488100 0x1 0x0 0x0 0x4488400 0x2 0x0 0x0 0x4488410 0x1 0x0 0x0 0x4488420 0x2 0x0 0x0 0x4488430 0x2 0x0 0x0 0x448c100 0x1 0x0 0x0 0x448c400 0x2 0x0 0x0 0x448c410 0x1 0x0 0x0 0x448c420 0x2 0x0 0x0 0x448c430 0x2 0x0 0x0 0x4490100 0x1 0x0 0x0 0x4490400 0x2 0x0 0x0 0x4490410 0x1 0x0 0x0 0x4490420 0x2 0x0 0x0 0x4490430 0x2 0x0 0x0 0x4494100 0x1 0x0 0x0 0x4494400 0x2 0x0 0x0 0x4494410 0x1 0x0 0x0 0x4494420 0x2 0x0 0x0 0x4494430 0x2 0x0 0x0 0x449810c 0x1 0x0 0x0 0x4498400 0x2 0x0 0x0 0x4498410 0x1 0x0 0x0 0x4498420 0x2 0x0 0x0 0x4498430 0x2 0x0 0x0 0x44a0100 0x1 0x0 0x0 0x44a0400 0x2 0x0 0x0 0x44a0410 0x1 0x0 0x0 0x44a0420 0x2 0x0 0x0 0x44a0430 0x2 0x0 0x0 0x44b0560 0x1 0x0 0x0 0x44b05a0 0x1 0x0 0x0 0x44b1800 0x1 0x0 0x0 0x44b408c 0x1 0x0 0x0 0x44b409c 0x1 0x0 0x0 0x44b0520 0x1 0x0 0x0 0x44b5070 0x2 0x0 0x0 0x44bc220 0x1 0x0 0x0 0x44bc400 0x7 0x0 0x0 0x44bc420 0x9 0x0 0x0 0x44bd800 0x1 0x0 0x0 0x44c5800 0x1 0x0 0x0 0x4480040 0x2 0x0 0x0 0x4480810 0x2 0x0 0x0 0x44b0a40 0x1 0x0 0x0 0x4506044 0x1 0x0 0x0 0x45061dc 0x1 0x0 0x0 0x45061ec 0x1 0x0 0x0 0x4506028 0x2 0x0 0x0 0x4506094 0x1 0x0 0x0 0x4506608 0x1 0x0 0x0 0x447d02c 0x4 0x0 0x0 0x447d040 0x1 0x0 0x0 0x450002c 0x2 0x0 0x0 0x4500094 0x1 0x0 0x0 0x450009c 0x1 0x0 0x0 0x45000c4 0x2 0x0 0x0 0x45003dc 0x1 0x0 0x0 0x45005d8 0x1 0x0 0x0 0x450102c 0x2 0x0 0x0 0x4501094 0x1 0x0 0x0 0x450109c 0x1 0x0 0x0 0x45010c4 0x2 0x0 0x0 0x45013dc 0x1 0x0 0x0 0x45015d8 0x1 0x0 0x0 0x450202c 0x2 0x0 0x0 0x4502094 0x1 0x0 0x0 0x450209c 0x1 0x0 0x0 0x45020c4 0x2 0x0 0x0 0x45023dc 0x1 0x0 0x0 0x45025d8 0x1 0x0 0x0 0x450302c 0x2 0x0 0x0 0x4503094 0x1 0x0 0x0 0x450309c 0x1 0x0 0x0 0x45030c4 0x2 0x0 0x0 0x45033dc 0x1 0x0 0x0 0x45035d8 0x1 0x0 0x0 0x450402c 0x2 0x0 0x0 0x4504094 0x1 0x0 0x0 0x450409c 0x1 0x0 0x0 0x45040c8 0x2 0x0 0x0 0x45043dc 0x1 0x0 0x0 0x45045d8 0x1 0x0 0x0 0x450502c 0x2 0x0 0x0 0x4505094 0x1 0x0 0x0 0x450509c 0x1 0x0 0x0 0x45050c4 0x2 0x0 0x0 0x45053dc 0x1 0x0 0x0 0x45055d8 0x1 0x0 0x0 0x141102c 0x1 0x0 0x0 0x1436004 0x1 0x0 0x0 0x1471154 0x1 0x0 0x0 0x141050c 0x1 0x0 0x0 0x143600c 0x1 0x0 0x0 0x1436018 0x1 0x0 0x0 0x147c000 0x1 0x0 0x0 0x147d000 0x1 0x0 0x0 0x1436048 0x1 0x0 0x0 0x1436040 0x1 0x0 0x0 0x5991004 0x1 0x0 0x0 0x599100c 0x1 0x0 0x0 0x5991010 0x1 0x0 0x0 0x5991014 0x1 0x0 0x0 0x5991054 0x1 0x0 0x0 0x5991060 0x1 0x0 0x0 0x599106c 0x1 0x0 0x0 0x5991070 0x1 0x0 0x0 0x5991074 0x1 0x0 0x0 0x5991078 0x1 0x0 0x0 0x599107c 0x1 0x0 0x0 0x599108c 0x1 0x0 0x0 0x5991098 0x1 0x0 0x0 0x599109c 0x1 0x0 0x0 0x5991540 0x1 0x0 0x0 0x5995000 0x1 0x0 0x0 0x5995004 0x1 0x0 0x0 0x599101c 0x1 0x0 0x0 0x5991020 0x1 0x0 0x0 0x5990000 0x1 0x0 0x0 0x5990100 0x1 0x0 0x0 0x5991508 0x1 0x0 0x0 0x59910a4 0x1 0x0 0x0 0x5991578 0x1 0x0 0x0 0x5990010 0x1 0x0 0x0 0x5990110 0x1 0x0 0x0 0xf189000 0x1 0x0 0x0 0xf18900c 0x1 0x0 0x0 0xf189c0c 0x1 0x0 0x0 0xf189c10 0x1 0x0 0x0 0xf189c20 0x1 0x0 0x0 0xf199000 0x1 0x0 0x0 0xf19900c 0x1 0x0 0x0 0xf199c0c 0x1 0x0 0x0 0xf199c10 0x1 0x0 0x0 0xf199c20 0x1 0x0 0x0 0xf1a9000 0x1 0x0 0x0 0xf1a900c 0x1 0x0 0x0 0xf1a9c0c 0x1 0x0 0x0 0xf1a9c10 0x1 0x0 0x0 0xf1a9c20 0x1 0x0 0x0 0xf1b9000 0x1 0x0 0x0 0xf1b900c 0x1 0x0 0x0 0xf1b9c0c 0x1 0x0 0x0 0xf1b9c10 0x1 0x0 0x0 0xf1b9c18 0x1 0x0 0x0 0xf089000 0x1 0x0 0x0 0xf08900c 0x1 0x0 0x0 0xf089c0c 0x1 0x0 0x0 0xf089c10 0x1 0x0 0x0 0xf089c20 0x1 0x0 0x0 0xf099000 0x1 0x0 0x0 0xf09900c 0x1 0x0 0x0 0xf099c0c 0x1 0x0 0x0 0xf099c10 0x1 0x0 0x0 0xf099c20 0x1 0x0 0x0 0xf0a9000 0x1 0x0 0x0 0xf0a900c 0x1 0x0 0x0 0xf0a9c0c 0x1 0x0 0x0 0xf0a9c10 0x1 0x0 0x0 0xf0a9c20 0x1 0x0 0x0 0xf0b9000 0x1 0x0 0x0 0xf0b900c 0x1 0x0 0x0 0xf0b9c0c 0x1 0x0 0x0 0xf0b9c10 0x1 0x0 0x0 0xf0b9c20 0x1 0x0 0x0 0xf112000 0x1 0x0 0x0 0xf11200c 0x1 0x0 0x0 0xf112c0c 0x1 0x0 0x0 0xf112c10 0x1 0x0 0x0 0xf112c20 0x1 0x0 0x0 0xf012000 0x1 0x0 0x0 0xf01200c 0x1 0x0 0x0 0xf012c0c 0x1 0x0 0x0 0xf012c10 0x1 0x0 0x0 0xf012c20 0x1 0x0 0x0 0xf1d2000 0x1 0x0 0x0 0xf1d200c 0x1 0x0 0x0 0xf1d2c0c 0x1 0x0 0x0 0xf1d2c10 0x1 0x0 0x0 0xf1d2c20 0x1 0x0 0x0 0xf011014 0x1 0x0 0x0 0xf011018 0x1 0x0 0x0 0xf011218 0x1 0x0 0x0 0xf011234 0x1 0x0 0x0 0xf011220 0x1 0x0 0x0 0xf011264 0x1 0x0 0x0 0xf011290 0x1 0x0 0x0 0xf111014 0x1 0x0 0x0 0xf111018 0x1 0x0 0x0 0xf111218 0x1 0x0 0x0 0xf111234 0x1 0x0 0x0 0xf111264 0x1 0x0 0x0 0xf111290 0x1 0x0 0x0 0xf521700 0x1 0x0 0x0 0xf523700 0x1 0x0 0x0 0xf112c18 0x1 0x0 0x0 0xf012c18 0x1 0x0 0x0 0xf513a84 0x1 0x0 0x0 0xf513a88 0x1 0x0 0x0 0x1b60110 0x1 0x0 0x0 0x1900010 0x1 0x0 0x0 0x1900020 0x1 0x0 0x0 0x1900024 0x1 0x0 0x0 0x1900028 0x1 0x0 0x0 0x190002c 0x1 0x0 0x0 0x1900030 0x1 0x0 0x0 0x1900034 0x1 0x0 0x0 0x1900038 0x1 0x0 0x0 0x190003c 0x1 0x0 0x0 0x1900300 0x1 0x0 0x0 0x1900304 0x1 0x0 0x0 0x1900308 0x1 0x0 0x0 0x190030c 0x1 0x0 0x0 0x1900310 0x1 0x0 0x0 0x1900314 0x1 0x0 0x0 0x1900900 0x1 0x0 0x0 0x1900904 0x1 0x0 0x0 0x1900b00 0x1 0x0 0x0 0x1900d00 0x1 0x0 0x0 0x1909100 0x1 0x0 0x0 0x1909104 0x1 0x0 0x0 0x1480140 0x1 0x0 0x0 0x1481140 0x1 0x0 0x0 0x1415008 0x1 0x0 0x0 0x1416008 0x1 0x0 0x0 0x44b0120 0x1 0x0 0x0 0x44b0124 0x1 0x0 0x0 0x44b0128 0x1 0x0 0x0 0x44b012c 0x1 0x0 0x0 0x44b0130 0x1 0x0 0x0 0x44b0100 0x1 0x0 0x0 0x44b0020 0x1 0x0 0x0 0x44c4000 0x1 0x0 0x0 0x44c4020 0x1 0x0 0x0 0x44c4030 0x1 0x0 0x0 0x44c4100 0x1 0x0 0x0 0x44c410c 0x1 0x0 0x0 0x44c4400 0x1 0x0 0x0 0x44c4410 0x1 0x0 0x0 0x44c4420 0x1 0x0 0x0 0x1900240 0x1 0x0 0x0 0x1900244 0x1 0x0 0x0 0x1900248 0x1 0x0 0x0 0x190024c 0x1 0x0 0x0 0x1900250 0x1 0x0 0x0 0x1900258 0x1 0x0 0x0 0x1411004 0x1 0x0 0x0 0x1411028 0x1 0x0 0x0 0x1458004 0x1 0x0 0x0 0x1880108 0x1 0x0 0x0 0x1880110 0x1 0x0 0x0 0x1880120 0x1 0x0 0x0 0x1880124 0x1 0x0 0x0 0x1880128 0x1 0x0 0x0 0x188012c 0x1 0x0 0x0 0x1880130 0x1 0x0 0x0 0x1880134 0x1 0x0 0x0 0x1880138 0x1 0x0 0x0 0x188013c 0x1 0x0 0x0 0x1880300 0x1 0x0 0x0 0x1880304 0x1 0x0 0x0 0x1880308 0x1 0x0 0x0 0x188030c 0x1 0x0 0x0 0x1880310 0x1 0x0 0x0 0x1880314 0x1 0x0 0x0 0x1880318 0x1 0x0 0x0 0x188031c 0x1 0x0 0x0 0x1880700 0x1 0x0 0x0 0x1880704 0x1 0x0 0x0 0x1880708 0x1 0x0 0x0 0x188070c 0x1 0x0 0x0 0x1880710 0x1 0x0 0x0 0x1880714 0x1 0x0 0x0 0x1880718 0x1 0x0 0x0 0x188071c 0x1 0x0 0x0 0x1881100 0x1 0x0 0x0 0x1880240 0x1 0x0 0x0 0x1880248 0x1 0x0 0x0 0xf017000 0x1 0x0 0x0 0xf01700c 0x1 0x0 0x0 0xf017010 0x1 0x0 0x0 0xf017014 0x1 0x0 0x0 0xf017018 0x1 0x0 0x0 0xf017020 0x1 0x0 0x0 0x1414008 0x1 0x0 0x0 0x1414004 0x1 0x0 0x0 0x5991554 0x1 0x0 0x0 0x5991544 0x1 0x0 0x0 0x599155c 0x1 0x0 0x0 0x440b00c 0x1 0x0 0x0 0x440b014 0x1 0x0 0x0 0xf522c14 0x1 0x0 0x0 0xf522c1c 0x1 0x0 0x0 0xf522c10 0x1 0x0 0x0 0xf524c10 0x1 0x0 0x0 0xf524c14 0x1 0x0 0x0 0xf524c18 0x1 0x0 0x0 0xf524c1c 0x1 0x0 0x0 0xf521920 0x1 0x0 0x0 0xf52102c 0x1 0x0 0x0 0xf521044 0x1 0x0 0x0 0xf521710 0x1 0x0 0x0 0xf52176c 0x1 0x0 0x0 0xf523920 0x1 0x0 0x0 0xf52302c 0x1 0x0 0x0 0xf523044 0x1 0x0 0x0 0xf523710 0x1 0x0 0x0 0xf52376c 0x1 0x0 0x0 0xf116000 0x1 0x0 0x0 0xf116004 0x1 0x0 0x0 0xf11602c 0x1 0x0 0x0 0xf016000 0x1 0x0 0x0 0xf016004 0x1 0x0 0x0 0xf01602c 0x1 0x0 0x0 0xf111250 0x1 0x0 0x0 0xf111254 0x1 0x0 0x0 0xf111258 0x1 0x0 0x0 0xf11125c 0x1 0x0 0x0 0xf111260 0x1 0x0 0x0 0xf188078 0x1 0x0 0x0 0xf188084 0x1 0x0 0x0 0xf198078 0x1 0x0 0x0 0xf198084 0x1 0x0 0x0 0xf1a8078 0x1 0x0 0x0 0xf1a8084 0x1 0x0 0x0 0xf1b8078 0x1 0x0 0x0 0xf1b8084 0x1 0x0 0x0 0xf521818 0x1 0x0 0x0 0xf52181c 0x1 0x0 0x0 0xf521828 0x1 0x0 0x0 0xf523818 0x1 0x0 0x0 0xf52381c 0x1 0x0 0x0 0xf523828 0x1 0x0 0x0 0xf522c18 0x1 0x0 0x0 0xf111310 0x1 0x0 0x0 0xf111314 0x1 0x0 0x0 0xf111318 0x1 0x0 0x0 0xf01125c 0x1 0x0 0x0 0xf011258 0x1 0x0 0x0 0xf011310 0x1 0x0 0x0 0xf011314 0x1 0x0 0x0 0xf011318 0x1 0x0 0x1 0x9870010 0x14000 0x0 0x0 0xf011600 0x1 0x0 0x0 0xf011608 0x1 0x0 0x0 0xf01160c 0x1 0x0 0x0 0xf011610 0x1 0x0 0x0 0xf011614 0x1 0x0 0x0 0xf011618 0x1 0x0 0x0 0xf01161c 0x1 0x0 0x0 0xf011620 0x1 0x0 0x0 0xf011624 0x1 0x0 0x0 0xf011628 0x1 0x0 0x0 0xf01162c 0x1 0x0 0x0 0xf011630 0x1 0x0 0x0 0xf011634 0x1 0x0 0x0 0xf011638 0x1 0x0 0x0 0xf01163c 0x1 0x0 0x0 0xf011640 0x1 0x0 0x0 0xf011644 0x1 0x0 0x0 0xf011648 0x1 0x0 0x0 0xf01164c 0x1 0x0 0x0 0xf011650 0x1 0x0 0x0 0xf011654 0x1 0x0 0x0 0xf011658 0x1 0x0 0x0 0xf01165c 0x1 0x0 0x0 0xf011664 0x1 0x0 0x0 0xf111600 0x1 0x0 0x0 0xf111608 0x1 0x0 0x0 0xf11160c 0x1 0x0 0x0 0xf111610 0x1 0x0 0x0 0xf111614 0x1 0x0 0x0 0xf111618 0x1 0x0 0x0 0xf11161c 0x1 0x0 0x0 0xf111620 0x1 0x0 0x0 0xf111624 0x1 0x0 0x0 0xf111628 0x1 0x0 0x0 0xf11162c 0x1 0x0 0x0 0xf111630 0x1 0x0 0x0 0xf111634 0x1 0x0 0x0 0xf111638 0x1 0x0 0x0 0xf11163c 0x1 0x0 0x0 0xf111640 0x1 0x0 0x0 0xf111644 0x1 0x0 0x0 0xf111648 0x1 0x0 0x0 0xf111650 0x1 0x0 0x0 0xf111654 0x1 0x0 0x0 0xf111658 0x1 0x0 0x0 0xf11165c 0x1 0x0 0x0 0xf111664 0x1 0x0 0x0 0xf011400 0x1 0x0 0x0 0xf111400 0x1 0x0 0x1 0x9870010 0x0 0x0 0x0 0x6130010 0x1 0x0 0x0 0x6130014 0x1 0x0 0x0 0x6130018 0x1 0x0 0x0 0x6130210 0x1 0x0 0x0 0x6130230 0x1 0x0 0x0 0x6130250 0x1 0x0 0x0 0x6130270 0x1 0x0 0x0 0x6130290 0x1 0x0 0x0 0x61302b0 0x1 0x0 0x0 0x6130208 0x1 0x0 0x0 0x6130228 0x1 0x0 0x0 0x6130248 0x1 0x0 0x0 0x6130268 0x1 0x0 0x0 0x6130288 0x1 0x0 0x0 0x61302a8 0x1 0x0 0x0 0x613020c 0x1 0x0 0x0 0x613022c 0x1 0x0 0x0 0x613024c 0x1 0x0 0x0 0x613026c 0x1 0x0 0x0 0x613028c 0x1 0x0 0x0 0x61302ac 0x1 0x0 0x0 0x6130400 0x1 0x0 0x0 0x6130404 0x1 0x0 0x0 0x6130408 0x1 0x0 0x0 0x6082028 0x1 0x0 0x0 0x143300c 0x1 0x0 0x0 0xb3b0010 0x1 0x0 0x0 0xb3b0014 0x1 0x0 0x0 0xb3b0018 0x1 0x0 0x0 0xb3b0210 0x1 0x0 0x0 0xb3b0230 0x1 0x0 0x0 0xb3b0250 0x1 0x0 0x0 0xb3b0270 0x1 0x0 0x0 0xb3b0290 0x1 0x0 0x0 0xb3b02b0 0x1 0x0 0x0 0xb3b0208 0x1 0x0 0x0 0xb3b0228 0x1 0x0 0x0 0xb3b0248 0x1 0x0 0x0 0xb3b0268 0x1 0x0 0x0 0xb3b0288 0x1 0x0 0x0 0xb3b02a8 0x1 0x0 0x0 0xb3b020c 0x1 0x0 0x0 0xb3b022c 0x1 0x0 0x0 0xb3b024c 0x1 0x0 0x0 0xb3b026c 0x1 0x0 0x0 0xb3b028c 0x1 0x0 0x0 0xb3b02ac 0x1 0x0 0x0 0xb3b0400 0x1 0x0 0x0 0xb3b0404 0x1 0x0 0x0 0xb3b0408 0x1 0x0 0x0 0xb302028 0x1 0x0 0x0 0xb300044 0x1 0x0 0x0 0xb300304 0x1 0x0 0x0 0x5c6f000 0x1 0x0 0x0 0x5c42000 0x1 0x0 0x0 0x5c42400 0x1 0x0 0x0 0x5c23000 0x1 0x0>;
			};

			link_list2 {
				qcom,curr-link-list = <0x2>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x1480140 0x1 0x0 0x0 0x1481140 0x1 0x0 0x0 0x148014c 0x1 0x0 0x0 0x148114c 0x1 0x0 0x0 0x1477008 0x1 0x0 0x0 0x1439000 0x1 0x0 0x0 0x1415010 0x1 0x0 0x0 0x1416010 0x1 0x0 0x0 0x142a00c 0x1 0x0 0x0 0x1400000 0x1 0x0 0x0 0x1400004 0x1 0x0 0x0 0x1400008 0x1 0x0 0x0 0x140000c 0x1 0x0 0x0 0x1400010 0x1 0x0 0x0 0x1400014 0x1 0x0 0x0 0x1400018 0x1 0x0 0x0 0x140001c 0x1 0x0 0x0 0x1400020 0x1 0x0 0x0 0x1400024 0x1 0x0 0x0 0x1401000 0x1 0x0 0x0 0x1401004 0x1 0x0 0x0 0x1401008 0x1 0x0 0x0 0x140100c 0x1 0x0 0x0 0x1401010 0x1 0x0 0x0 0x1401014 0x1 0x0 0x0 0x1401018 0x1 0x0 0x0 0x140101c 0x1 0x0 0x0 0x1401020 0x1 0x0 0x0 0x1401024 0x1 0x0 0x0 0x1402000 0x1 0x0 0x0 0x1402004 0x1 0x0 0x0 0x1402008 0x1 0x0 0x0 0x140200c 0x1 0x0 0x0 0x1402010 0x1 0x0 0x0 0x1402014 0x1 0x0 0x0 0x1402018 0x1 0x0 0x0 0x140201c 0x1 0x0 0x0 0x1402020 0x1 0x0 0x0 0x1402024 0x1 0x0 0x0 0x1403000 0x1 0x0 0x0 0x1403004 0x1 0x0 0x0 0x1403008 0x1 0x0 0x0 0x140300c 0x1 0x0 0x0 0x1403010 0x1 0x0 0x0 0x1403014 0x1 0x0 0x0 0x1403018 0x1 0x0 0x0 0x140301c 0x1 0x0 0x0 0x1403020 0x1 0x0 0x0 0x1403024 0x1 0x0 0x0 0x1404000 0x1 0x0 0x0 0x1404004 0x1 0x0 0x0 0x1404008 0x1 0x0 0x0 0x140400c 0x1 0x0 0x0 0x1404010 0x1 0x0 0x0 0x1404014 0x1 0x0 0x0 0x1404018 0x1 0x0 0x0 0x140401c 0x1 0x0 0x0 0x1404020 0x1 0x0 0x0 0x1404024 0x1 0x0 0x0 0x1405000 0x1 0x0 0x0 0x1405004 0x1 0x0 0x0 0x1405008 0x1 0x0 0x0 0x140500c 0x1 0x0 0x0 0x1405010 0x1 0x0 0x0 0x1405014 0x1 0x0 0x0 0x1405018 0x1 0x0 0x0 0x140501c 0x1 0x0 0x0 0x1405020 0x1 0x0 0x0 0x1405024 0x1 0x0 0x0 0x1406000 0x1 0x0 0x0 0x1406004 0x1 0x0 0x0 0x1406008 0x1 0x0 0x0 0x140600c 0x1 0x0 0x0 0x1406010 0x1 0x0 0x0 0x1406014 0x1 0x0 0x0 0x1406018 0x1 0x0 0x0 0x140601c 0x1 0x0 0x0 0x1406020 0x1 0x0 0x0 0x1406024 0x1 0x0 0x0 0x1407000 0x1 0x0 0x0 0x1407004 0x1 0x0 0x0 0x1407008 0x1 0x0 0x0 0x140700c 0x1 0x0 0x0 0x1407010 0x1 0x0 0x0 0x1407014 0x1 0x0 0x0 0x1407018 0x1 0x0 0x0 0x140701c 0x1 0x0 0x0 0x1407020 0x1 0x0 0x0 0x1407024 0x1 0x0 0x0 0x1407028 0x1 0x0 0x0 0x140702c 0x1 0x0 0x0 0x1407030 0x1 0x0 0x0 0x1407034 0x1 0x0 0x0 0x1408000 0x1 0x0 0x0 0x1408004 0x1 0x0 0x0 0x1408008 0x1 0x0 0x0 0x140800c 0x1 0x0 0x0 0x1408010 0x1 0x0 0x0 0x1408014 0x1 0x0 0x0 0x1408018 0x1 0x0 0x0 0x140801c 0x1 0x0 0x0 0x1408020 0x1 0x0 0x0 0x1408024 0x1 0x0 0x0 0x1409000 0x1 0x0 0x0 0x1409004 0x1 0x0 0x0 0x1409008 0x1 0x0 0x0 0x140900c 0x1 0x0 0x0 0x1409010 0x1 0x0 0x0 0x1409014 0x1 0x0 0x0 0x1409018 0x1 0x0 0x0 0x140901c 0x1 0x0 0x0 0x1409020 0x1 0x0 0x0 0x1409024 0x1 0x0 0x0 0x141001c 0x1 0x0 0x0 0x14103ec 0x1 0x0 0x0 0x1414024 0x1 0x0 0x0 0x1415004 0x1 0x0 0x0 0x1415008 0x1 0x0 0x0 0x141500c 0x1 0x0 0x0 0x1415034 0x1 0x0 0x0 0x1416004 0x1 0x0 0x0 0x1416008 0x1 0x0 0x0 0x141600c 0x1 0x0 0x0 0x1416038 0x1 0x0 0x0 0x141703c 0x1 0x0 0x0 0x1417040 0x1 0x0 0x0 0x141a004 0x1 0x0 0x0 0x141a008 0x1 0x0 0x0 0x141a00c 0x1 0x0 0x0 0x141a01c 0x1 0x0 0x0 0x141a020 0x1 0x0 0x0 0x141a034 0x1 0x0 0x0 0x141a038 0x1 0x0 0x0 0x141a060 0x1 0x0 0x0 0x141a064 0x1 0x0 0x0 0x141e00c 0x1 0x0 0x0 0x141e010 0x1 0x0 0x0 0x141f02c 0x1 0x0 0x0 0x141f148 0x1 0x0 0x0 0x141f14c 0x1 0x0 0x0 0x141f15c 0x1 0x0 0x0 0x141f278 0x1 0x0 0x0 0x141f27c 0x1 0x0 0x0 0x141f28c 0x1 0x0 0x0 0x141f3a8 0x1 0x0 0x0 0x141f3ac 0x1 0x0 0x0 0x141f3bc 0x1 0x0 0x0 0x141f4d8 0x1 0x0 0x0 0x141f4dc 0x1 0x0 0x0 0x141f4ec 0x1 0x0 0x0 0x141f608 0x1 0x0 0x0 0x141f60c 0x1 0x0 0x0 0x141f61c 0x1 0x0 0x0 0x141f738 0x1 0x0 0x0 0x141f73c 0x1 0x0 0x0 0x141f74c 0x1 0x0 0x0 0x1420010 0x1 0x0 0x0 0x1420014 0x1 0x0 0x0 0x1426018 0x1 0x0 0x0 0x142601c 0x1 0x0 0x0 0x1426030 0x1 0x0 0x0 0x1426034 0x1 0x0 0x0 0x1427024 0x1 0x0 0x0 0x1428014 0x1 0x0 0x0 0x1428018 0x1 0x0 0x0 0x142802c 0x1 0x0 0x0 0x1428030 0x1 0x0 0x0 0x1429004 0x1 0x0 0x0 0x1429008 0x1 0x0 0x0 0x142900c 0x1 0x0 0x0 0x1429040 0x1 0x0 0x0 0x1429044 0x1 0x0 0x0 0x142a000 0x1 0x0 0x0 0x142a004 0x1 0x0 0x0 0x142a008 0x1 0x0 0x0 0x142a154 0x1 0x0 0x0 0x142a158 0x1 0x0 0x0 0x142b13c 0x1 0x0 0x0 0x142b140 0x1 0x0 0x0 0x142b158 0x1 0x0 0x0 0x142b15c 0x1 0x0 0x0 0x142e00c 0x1 0x0 0x0 0x142e010 0x1 0x0 0x0 0x142f00c 0x1 0x0 0x0 0x142f010 0x1 0x0 0x0 0x1432004 0x1 0x0 0x0 0x1432008 0x1 0x0 0x0 0x143200c 0x1 0x0 0x0 0x1432034 0x1 0x0 0x0 0x1432080 0x1 0x0 0x0 0x1438010 0x1 0x0 0x0 0x1438014 0x1 0x0 0x0 0x1438028 0x1 0x0 0x0 0x143802c 0x1 0x0 0x0 0x143b000 0x1 0x0 0x0 0x143b004 0x1 0x0 0x0 0x143b008 0x1 0x0 0x0 0x143b00c 0x1 0x0 0x0 0x143b010 0x1 0x0 0x0 0x143b014 0x1 0x0 0x0 0x143b018 0x1 0x0 0x0 0x143b01c 0x1 0x0 0x0 0x143b020 0x1 0x0 0x0 0x143b024 0x1 0x0 0x0 0x143d01c 0x1 0x0 0x0 0x143d020 0x1 0x0 0x0 0x143e000 0x1 0x0 0x0 0x143e004 0x1 0x0 0x0 0x143e008 0x1 0x0 0x0 0x143e00c 0x1 0x0 0x0 0x143e010 0x1 0x0 0x0 0x143e014 0x1 0x0 0x0 0x143e018 0x1 0x0 0x0 0x143e01c 0x1 0x0 0x0 0x143e020 0x1 0x0 0x0 0x143e024 0x1 0x0 0x0 0x143e060 0x1 0x0 0x0 0x143f000 0x1 0x0 0x0 0x143f004 0x1 0x0 0x0 0x143f008 0x1 0x0 0x0 0x143f00c 0x1 0x0 0x0 0x143f010 0x1 0x0 0x0 0x143f014 0x1 0x0 0x0 0x143f018 0x1 0x0 0x0 0x143f01c 0x1 0x0 0x0 0x143f020 0x1 0x0 0x0 0x143f024 0x1 0x0 0x0 0x1442018 0x1 0x0 0x0 0x144201c 0x1 0x0 0x0 0x1442030 0x1 0x0 0x0 0x1442034 0x1 0x0 0x0 0x1445004 0x1 0x0 0x0 0x1445008 0x1 0x0 0x0 0x144500c 0x1 0x0 0x0 0x1445020 0x1 0x0 0x0 0x1445024 0x1 0x0 0x0 0x1445048 0x1 0x0 0x0 0x144504c 0x1 0x0 0x0 0x1445060 0x1 0x0 0x0 0x1445064 0x1 0x0 0x0 0x144507c 0x1 0x0 0x0 0x1445080 0x1 0x0 0x0 0x1446004 0x1 0x0 0x0 0x1446008 0x1 0x0 0x0 0x1446024 0x1 0x0 0x0 0x1446150 0x1 0x0 0x0 0x1448024 0x1 0x0 0x0 0x144d004 0x1 0x0 0x0 0x144d008 0x1 0x0 0x0 0x144e004 0x1 0x0 0x0 0x144e008 0x1 0x0 0x0 0x144f004 0x1 0x0 0x0 0x144f008 0x1 0x0 0x0 0x1451000 0x1 0x0 0x0 0x1451004 0x1 0x0 0x0 0x145101c 0x1 0x0 0x0 0x1451020 0x1 0x0 0x0 0x1451038 0x1 0x0 0x0 0x145103c 0x1 0x0 0x0 0x1451054 0x1 0x0 0x0 0x1451058 0x1 0x0 0x0 0x1452004 0x1 0x0 0x0 0x1452008 0x1 0x0 0x0 0x1452028 0x1 0x0 0x0 0x145202c 0x1 0x0 0x0 0x1454004 0x1 0x0 0x0 0x1455000 0x1 0x0 0x0 0x1455004 0x1 0x0 0x0 0x1457000 0x1 0x0 0x0 0x1457004 0x1 0x0 0x0 0x1457008 0x1 0x0 0x0 0x145700c 0x1 0x0 0x0 0x1457010 0x1 0x0 0x0 0x145a000 0x1 0x0 0x0 0x145a004 0x1 0x0 0x0 0x145a008 0x1 0x0 0x0 0x145a00c 0x1 0x0 0x0 0x145a010 0x1 0x0 0x0 0x145b000 0x1 0x0 0x0 0x145b004 0x1 0x0 0x0 0x145b00c 0x1 0x0 0x0 0x1463020 0x1 0x0 0x0 0x1469000 0x1 0x0 0x0 0x1469004 0x1 0x0 0x0 0x1469008 0x1 0x0 0x0 0x146900c 0x1 0x0 0x0 0x1469010 0x1 0x0 0x0 0x146b000 0x1 0x0 0x0 0x146b004 0x1 0x0 0x0 0x146b008 0x1 0x0 0x0 0x146b00c 0x1 0x0 0x0 0x146b010 0x1 0x0 0x0 0x146b014 0x1 0x0 0x0 0x146b018 0x1 0x0 0x0 0x146b01c 0x1 0x0 0x0 0x146b020 0x1 0x0 0x0 0x146c000 0x1 0x0 0x0 0x146c004 0x1 0x0 0x0 0x146c00c 0x1 0x0 0x0 0x1475000 0x1 0x0 0x0 0x1475004 0x1 0x0 0x0 0x147500c 0x1 0x0 0x0 0x1477000 0x1 0x0 0x0 0x1477004 0x1 0x0 0x0 0x147700c 0x1 0x0 0x0 0x1478030 0x1 0x0 0x0 0x1479000 0x1 0x0 0x0 0x1479004 0x1 0x0 0x0 0x147900c 0x1 0x0 0x0 0x147a000 0x1 0x0 0x0 0x147a004 0x1 0x0 0x0 0x147a00c 0x1 0x0 0x0 0x1480018 0x1 0x0 0x0 0x1480144 0x1 0x0 0x0 0x1481144 0x1 0x0 0x0 0x148b004 0x1 0x0 0x0 0x1490004 0x1 0x0 0x0 0x1490008 0x1 0x0 0x0 0x1490024 0x1 0x0 0x0 0x1490028 0x1 0x0 0x0 0x149002c 0x1 0x0 0x0 0x1490034 0x1 0x0 0x0 0x1495000 0x1 0x0 0x0 0x1495004 0x1 0x0 0x0 0x149500c 0x1 0x0 0x0 0x14b5000 0x1 0x0 0x0 0x14c4000 0x1 0x0 0x0 0x14c5000 0x1 0x0 0x0 0x14c6000 0x1 0x0 0x0 0x14c7000 0x1 0x0 0x0 0x440c000 0x1 0x0 0x0 0x440c004 0x1 0x0 0x0 0x440c008 0x1 0x0 0x0 0x440c040 0x1 0x0 0x0 0x440c044 0x1 0x0 0x0 0x440c048 0x1 0x0 0x0 0x440c04c 0x1 0x0 0x0 0x440c050 0x1 0x0 0x0 0x440c054 0x1 0x0 0x0 0x440c058 0x1 0x0 0x0 0x440c05c 0x1 0x0 0x0 0x440c060 0x1 0x0 0x0 0x440c068 0x1 0x0 0x0 0x440c06c 0x1 0x0 0x0 0x440e050 0x1 0x0 0x0 0x440e054 0x1 0x0 0x0 0x440e0a0 0x1 0x0 0x0 0x440e0a4 0x1 0x0 0x0 0x440f010 0x1 0x0>;
			};
		};

		ddr-freq-table {
			phandle = <0xdd>;
			qcom,freq-tbl = <0x30d40 0x858b8 0xbb800 0xf84a8 0x17ba38 0x1b86e0 0x1febe0>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dma_dev {
			compatible = "qcom,iommu-dma";
			memory-region = <0xff>;
		};

		dsi_pll_codes {
			label = "dsi_pll_codes";
			phandle = <0x250>;
			reg = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		etm@9040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x11>;
			phandle = <0x156>;
			qcom,tupwr-disable;
			reg = <0x9040000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x43>;
						remote-endpoint = <0x37>;
					};
				};
			};
		};

		etm@9140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x12>;
			phandle = <0x157>;
			qcom,tupwr-disable;
			reg = <0x9140000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x44>;
						remote-endpoint = <0x38>;
					};
				};
			};
		};

		etm@9240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x13>;
			phandle = <0x158>;
			qcom,tupwr-disable;
			reg = <0x9240000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x45>;
						remote-endpoint = <0x39>;
					};
				};
			};
		};

		etm@9340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x14>;
			phandle = <0x159>;
			qcom,tupwr-disable;
			reg = <0x9340000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x46>;
						remote-endpoint = <0x3a>;
					};
				};
			};
		};

		etm@9440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x15>;
			phandle = <0x15a>;
			qcom,tupwr-disable;
			reg = <0x9440000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x47>;
						remote-endpoint = <0x3b>;
					};
				};
			};
		};

		etm@9540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x16>;
			phandle = <0x15b>;
			qcom,tupwr-disable;
			reg = <0x9540000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x48>;
						remote-endpoint = <0x3c>;
					};
				};
			};
		};

		etm@9640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x17>;
			phandle = <0x15c>;
			qcom,tupwr-disable;
			reg = <0x9640000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x49>;
						remote-endpoint = <0x3d>;
					};
				};
			};
		};

		etm@9740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x18>;
			phandle = <0x15d>;
			qcom,tupwr-disable;
			reg = <0x9740000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x4a>;
						remote-endpoint = <0x3e>;
					};
				};
			};
		};

		funnel@8005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x16a>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x5a>;
						remote-endpoint = <0x69>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x67>;
						remote-endpoint = <0x6b>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0xe5>;
						remote-endpoint = <0x6a>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x6e>;
						remote-endpoint = <0x68>;
					};
				};
			};
		};

		funnel@8041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x16b>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x2a>;
						remote-endpoint = <0x6d>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x68>;
						remote-endpoint = <0x6e>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x25>;
						remote-endpoint = <0x6f>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x77>;
						remote-endpoint = <0x6c>;
					};
				};
			};
		};

		funnel@8042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x16c>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x56>;
						remote-endpoint = <0x71>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x28>;
						remote-endpoint = <0x72>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x35>;
						remote-endpoint = <0x73>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x36>;
						remote-endpoint = <0x74>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x51>;
						remote-endpoint = <0x75>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x78>;
						remote-endpoint = <0x70>;
					};
				};
			};
		};

		funnel@8045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x16d>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x6c>;
						remote-endpoint = <0x77>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x70>;
						remote-endpoint = <0x78>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x7b>;
						remote-endpoint = <0x76>;
					};
				};
			};
		};

		funnel@8863000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x1dc>;
			reg = <0x8863000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x6a>;
						remote-endpoint = <0xe5>;
						source = <0xe6>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x5d>;
						remote-endpoint = <0xe7>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x2c>;
						remote-endpoint = <0xe8>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x1>;

					endpoint {
						phandle = <0xe3>;
						remote-endpoint = <0xe9>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x2>;

					endpoint {
						phandle = <0x2d>;
						remote-endpoint = <0xea>;
						slave-mode;
					};
				};
			};
		};

		funnel@8944000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x167>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x27>;
						remote-endpoint = <0x59>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x5c>;
						remote-endpoint = <0x58>;
					};
				};
			};
		};

		funnel@8a24000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass-lpi";
			phandle = <0x169>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x29>;
						remote-endpoint = <0x65>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x2b>;
						remote-endpoint = <0x66>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x6b>;
						remote-endpoint = <0x67>;
					};
				};
			};
		};

		funnel@9800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss0";
			phandle = <0x161>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x37>;
						remote-endpoint = <0x43>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x38>;
						remote-endpoint = <0x44>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x39>;
						remote-endpoint = <0x45>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x3a>;
						remote-endpoint = <0x46>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x3b>;
						remote-endpoint = <0x47>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x3c>;
						remote-endpoint = <0x48>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x3d>;
						remote-endpoint = <0x49>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x3e>;
						remote-endpoint = <0x4a>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x52>;
						remote-endpoint = <0x42>;
					};
				};
			};
		};

		funnel@9810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss1";
			phandle = <0x165>;
			reg = <0x9810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x42>;
						remote-endpoint = <0x52>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x4b>;
						remote-endpoint = <0x53>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x4f>;
						remote-endpoint = <0x54>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x4d>;
						remote-endpoint = <0x55>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x75>;
						remote-endpoint = <0x51>;
					};
				};
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x259>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
			};
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x25a>;

			opp-320000000 {
				opp-hz = <0x0 0x1312d000>;
				opp-microvolt = <0x40>;
			};

			opp-465000000 {
				opp-hz = <0x0 0x1bb75640>;
				opp-microvolt = <0x80>;
			};

			opp-600000000 {
				opp-hz = <0x0 0x23c34600>;
				opp-microvolt = <0xc0>;
			};

			opp-745000000 {
				opp-hz = <0x0 0x2c67cc40>;
				opp-microvolt = <0x100>;
			};

			opp-820000000 {
				opp-hz = <0x0 0x30e03500>;
				opp-microvolt = <0x140>;
			};

			opp-900000000 {
				opp-hz = <0x0 0x35a4e900>;
				opp-microvolt = <0x180>;
			};

			opp-950000000 {
				opp-hz = <0x0 0x389fd980>;
				opp-microvolt = <0x1a0>;
			};

			opp-980000000 {
				opp-hz = <0x0 0x3a699d00>;
				opp-microvolt = <0x1a0>;
			};
		};

		hsphy@1613000 {
			clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			clocks = <0x23 0x0 0x81 0x8b 0x81 0x1>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0xf0>;
			qcom,param-override-seq = <0xa6 0x6c 0x8c 0x70 0x16 0x74>;
			qcom,param-override-seq-no-panel = <0x60 0x6c 0x88 0x70 0x2e 0x74>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x1613000 0x110>;
			reg-names = "hsusb_phy_base";
			reset-names = "phy_reset";
			resets = <0x81 0x0>;
			vdd-supply = <0xf2>;
			vdda18-supply = <0xf3>;
			vdda33-supply = <0xf4>;
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x22>;
			coresight-name = "coresight-hwevent";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0xcb>;
			syscon = <0xc9 0x0 0x1000>;
		};

		interconnect {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x6a 0x23 0x6b>;
			compatible = "qcom,bengal-clk_virt";
			phandle = <0x101>;
			qcom,keepalive;
		};

		interconnect@0 {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x6e 0x23 0x6f>;
			compatible = "qcom,bengal-mmnrt_virt";
			phandle = <0xfd>;
			qcom,keepalive;
			qcom,util-factor = <0x8e>;
		};

		interconnect@1 {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x6c 0x23 0x6d>;
			compatible = "qcom,bengal-mmrt_virt";
			phandle = <0xfb>;
			qcom,keepalive;
			qcom,util-factor = <0x8b>;
		};

		interconnect@1880000 {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x4 0x23 0x5 0x81 0x38 0x81 0x74>;
			compatible = "qcom,bengal-system_noc";
			phandle = <0x8a>;
			qcom,keepalive;
			reg = <0x1880000 0x5f080>;
		};

		interconnect@1900000 {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x1c 0x23 0x1d>;
			compatible = "qcom,bengal-config_noc";
			phandle = <0x8c>;
			qcom,keepalive;
			reg = <0x1900000 0x6200>;
		};

		interconnect@4480000 {
			#interconnect-cells = <0x1>;
			clock-names = "bus", "bus_a";
			clocks = <0x23 0x6 0x23 0x7>;
			compatible = "qcom,bengal-bimc";
			phandle = <0x8b>;
			qcom,keepalive;
			qcom,util-factor = <0x99>;
			reg = <0x4480000 0x80000>;
		};

		interrupt-controller@45f01b8 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,mpm-khaje", "qcom,mpm";
			interrupt-controller;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xc5 0x1>;
			phandle = <0xd5>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x45f01b8 0x1000 0xf111008 0x4 0xf121000 0x1000>;
			reg-names = "vmpm", "ipc", "timer";
		};

		interrupt-controller@f200000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x1>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x7e 0x1e1 0x0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x7e 0x1e1 0x0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x7e 0x1e1 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x7e 0x1e1 0x0>;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x7e 0x1e1 0x0>;
				qcom,iommu-vmid = <0xa>;
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x7e 0x140 0x0>;
			phandle = <0x1d7>;
			qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
			qcom,iommu-geometry = <0x0 0xb0000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x7e 0x142 0x0>;
			phandle = <0x1d9>;
			qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x7e 0x141 0x0>;
			phandle = <0x1d8>;
			qcom,iommu-dma = "atomic";
		};

		jtagmm@9040000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x18f>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9140000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x190>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9240000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x191>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9340000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x192>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9440000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x193>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x9440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9540000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x194>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x9540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9640000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x195>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x9640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9740000 {
			clock-names = "core_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x196>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x9740000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@0x59a0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			clocks = <0x81 0x4c 0x81 0x4d 0xc5 0x0 0xc5 0xc>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0xa3 0x4 0x0 0xa7 0x4 0x0 0xa8 0x4 0x0 0xa9 0x4 0x0 0xaa 0x4 0x0 0xab 0x4 0x0 0xac 0x4 0x0 0xad 0x4 0x0 0xae 0x4>;
			phandle = <0x1e6>;
			qcom,actlr = <0x0 0x3ff 0x30b>;
			qcom,dynamic;
			qcom,no-dynamic-asid;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,testbus-version = <0x1>;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x59a0000 0x10000 0x59c2000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";
			vdd-supply = <0xf9>;

			gfx_0_tbu@0x59c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x1e7>;
				qcom,iova-width = <0x24>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x59c5000 0x1000 0x59c2200 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		mailbox@0f111000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,bengal-apcs-hmss-global";
			phandle = <0x94>;
			reg = <0xf111000 0x1000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x99>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c100_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c101_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c102_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c103_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			c1_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c2_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c3_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c_scandump {
				qcom,dump-id = <0xeb>;
				qcom,dump-size = <0x40000>;
			};

			etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x12100>;
			};

			l1_dcache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x12100>;
			};

			l1_dcache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x12100>;
			};

			l1_dcache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x12100>;
			};

			l1_dcache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x8900>;
			};

			l1_icache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x8900>;
			};

			l1_icache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x8900>;
			};

			l1_icache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x8900>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x2100>;
			};

			l2_tlb1 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x2100>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x4900>;
			};

			l2_tlb101 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x4900>;
			};

			l2_tlb102 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x4900>;
			};

			l2_tlb103 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0x4900>;
			};

			l2_tlb2 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x2100>;
			};

			l2_tlb3 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x2100>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x40000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x8000>;
			};
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0xd2>;
			reg = <0x45f0000 0x7000>;
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			phandle = <0x155>;
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x74>;
						remote-endpoint = <0x36>;
					};
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			phandle = <0x148>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x72>;
						remote-endpoint = <0x28>;
					};
				};
			};
		};

		pinctrl@400000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,khaje-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xe3 0x4>;
			phandle = <0x82>;
			reg = <0x400000 0xc00000>;
			wakeup-parent = <0xd5>;

			ant-check-div-pin {

				ant_check_div_default {
					phandle = <0x232>;

					config {
						bias-pull-up;
						input-debounce = <0x1388>;
						input-enable;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};
			};

			ant-check-pin {

				ant_check_default {
					phandle = <0x231>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-debounce = <0x1388>;
						input-enable;
						pins = "gpio107";
					};

					mux {
						function = "gpio";
						pins = "gpio107";
					};
				};
			};

			cam_flash_torch_active {
				phandle = <0x227>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio85";
				};

				mux {
					function = "gpio";
					pins = "gpio85";
				};
			};

			cam_flash_torch_suspend {
				phandle = <0x228>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio85";
				};

				mux {
					function = "gpio";
					pins = "gpio85";
				};
			};

			cam_flash_tx_active {
				phandle = <0x229>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_flash_tx_suspend {
				phandle = <0x22a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_sensor_csi_mux_oe_active {
				phandle = <0x21c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = [00];
				};

				mux {
					function = "gpio";
					pins = [00];
				};
			};

			cam_sensor_csi_mux_oe_suspend {
				phandle = <0x21d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = [00];
				};

				mux {
					function = "gpio";
					pins = [00];
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x21e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "gpio";
					pins = "gpio100";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x21f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio100";
				};

				mux {
					function = "gpio";
					pins = "gpio100";
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x21a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x21b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x208>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x209>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x20a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x20b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x20c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x20d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x20e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio28";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x20f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio28";
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x210>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x211>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_vaf_active {
				phandle = <0x212>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio101";
				};

				mux {
					function = "gpio";
					pins = "gpio101";
				};
			};

			cam_sensor_rear0_vaf_suspend {
				phandle = <0x213>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio101";
				};

				mux {
					function = "gpio";
					pins = "gpio101";
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x214>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x215>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear2_reset_active {
				phandle = <0x216>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio68";
				};

				mux {
					function = "gpio";
					pins = "gpio68";
				};
			};

			cam_sensor_rear2_reset_suspend {
				phandle = <0x217>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio68";
				};

				mux {
					function = "gpio";
					pins = "gpio68";
				};
			};

			cam_sensor_rear2_vio_active {
				phandle = <0x218>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio99";
				};

				mux {
					function = "gpio";
					pins = "gpio99";
				};
			};

			cam_sensor_rear2_vio_suspend {
				phandle = <0x219>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio99";
				};

				mux {
					function = "gpio";
					pins = "gpio99";
				};
			};

			cci0_active {
				phandle = <0x205>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci0_suspend {
				phandle = <0x204>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci1_active {
				phandle = <0x207>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			cci1_suspend {
				phandle = <0x206>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x1fd>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
					};

					mux {
						function = "gpio";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x1fe>;

					config {
						bias-disable;
						drive-strength = <0x2>;
					};

					mux {
						function = "gpio";
					};
				};

				nfc_enable_active {
					phandle = <0x1fb>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio69";
					};
				};

				nfc_enable_suspend {
					phandle = <0x1fc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio69";
					};
				};

				nfc_int_active {
					phandle = <0x1f9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				nfc_int_suspend {
					phandle = <0x1fa>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};
			};

			pm8008_active {
				phandle = <0x112>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio26";
				};
			};

			pm8008_interrupt {
				phandle = <0x113>;

				config {
					bias-disable;
					input-enable;
					pins = "gpio25";
				};

				mux {
					function = "gpio";
					pins = "gpio25";
				};
			};

			pmx_lcm1p8en_active {

				lcm1p8en_active {
					phandle = <0x220>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			pmx_lcm1p8en_suspend {

				lcm1p8en_suspend {
					phandle = <0x221>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			pmx_sde {
				phandle = <0x222>;

				sde_dsi_active {
					phandle = <0x223>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};

				sde_dsi_suspend {
					phandle = <0x224>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x225>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};

				sde_te_suspend {
					phandle = <0x226>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};
			};

			pmx_ts_avdd {

				ts_avdd {
					phandle = <0x22d>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio36";
					};

					mux {
						function = "gpio";
						pins = "gpio36";
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x22b>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x22c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x230>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio86";
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x22e>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x22f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x1f7>;

				qupv3_se0_i2c_active {
					phandle = <0x10e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x10f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x201>;

				qupv3_se0_spi_active {
					phandle = <0x11c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x11d>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						output-low;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x1f8>;

				qupv3_se1_i2c_active {
					phandle = <0x110>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x111>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x202>;

				qupv3_se1_spi_active {
					phandle = <0x11e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x11f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x200>;

				qupv3_se2_i2c_active {
					phandle = <0x118>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup2";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x119>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x1f6>;

				qupv3_se3_cts {
					phandle = <0x10a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "qup3";
						pins = "gpio8";
					};
				};

				qupv3_se3_default_cts {
					phandle = <0x106>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "gpio";
						pins = "gpio8";
					};
				};

				qupv3_se3_default_rts {
					phandle = <0x107>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio9";
					};
				};

				qupv3_se3_default_rx {
					phandle = <0x109>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio11";
					};
				};

				qupv3_se3_default_tx {
					phandle = <0x108>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio10";
					};
				};

				qupv3_se3_rts {
					phandle = <0x10b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "qup3";
						pins = "gpio9";
					};
				};

				qupv3_se3_rx {
					phandle = <0x10d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio11";
					};

					mux {
						function = "qup3";
						pins = "gpio11";
					};
				};

				qupv3_se3_tx {
					phandle = <0x10c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "qup3";
						pins = "gpio10";
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x1f5>;

				qupv3_se4_2uart_active {
					phandle = <0x102>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup4";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0x103>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x1ff>;

				qupv3_se4_i2c_active {
					phandle = <0x11a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio96", "gpio97";
					};

					mux {
						function = "qup4";
						pins = "gpio96", "gpio97";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x11b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96", "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio96", "gpio97";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x203>;

				qupv3_se5_spi_active {
					phandle = <0x120>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "qup5";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x121>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};
			};

			sdc1_off {
				phandle = <0x1ed>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_on {
				phandle = <0x1ec>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};

				rclk {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_off {
				phandle = <0x1ef>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio88";
				};
			};

			sdc2_on {
				phandle = <0x1ee>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio88";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x1f2>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x1f1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};
			};

			tb_trig1_on {
				phandle = <0x1f0>;

				config {
					bias-pull-up;
					drive-strength = <0x8>;
					input-enable;
					pins = [00];
				};

				mux {
					function = "SDC1_TB";
					pins = [00];
				};
			};

			wcd937x_reset_active {
				phandle = <0x1f3>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			wcd937x_reset_sleep {
				phandle = <0x1f4>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};
		};

		qcedev@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x23 0x46 0x23 0x46 0x23 0x46 0x23 0x46>;
			compatible = "qcom,qcedev";
			interconnect-names = "data_path";
			interconnects = <0x8a 0x7 0x8b 0x200>;
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0x7e 0x86 0x11 0x7e 0x96 0x11>;
			phandle = <0x1a0>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,iommu-dma = "atomic";
			qcom,smmu-s1-enable;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x7e 0x92 0x0 0x7e 0x98 0x1 0x7e 0x9f 0x0>;
				label = "ns_context";
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x7e 0x93 0x0 0x7e 0x9c 0x1 0x7e 0x9e 0x0>;
				label = "secure_context";
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
			phandle = <0x278>;
		};

		qcom,bwmon-ddr@01b8e200 {
			compatible = "qcom,bwmon4";
			interrupts = <0x0 0x1a5 0x4>;
			phandle = <0x1d4>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0xde>;
			reg = <0x1b8e300 0x100 0x1b8e200 0x100>;
			reg-names = "base", "global_base";
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8 0xf0880b8 0xf0980b8 0xf0a80b8 0xf0b80b8>;
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0 0xf0880b0 0xf0980b0 0xf0a80b0 0xf0b80b0>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb5>;
				qcom,cpus = <0x11>;
			};

			cpu1-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb6>;
				qcom,cpus = <0x12>;
			};

			cpu2-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb7>;
				qcom,cpus = <0x13>;
			};

			cpu3-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb8>;
				qcom,cpus = <0x14>;
			};

			cpu4-pause {
				#cooling-cells = <0x2>;
				phandle = <0xab>;
				qcom,cpus = <0x15>;
			};

			cpu5-pause {
				#cooling-cells = <0x2>;
				phandle = <0xad>;
				qcom,cpus = <0x16>;
			};

			cpu6-pause {
				#cooling-cells = <0x2>;
				phandle = <0xaf>;
				qcom,cpus = <0x17>;
			};

			cpu7-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb1>;
				qcom,cpus = <0x18>;
			};

			pause-cpu0 {
				qcom,cdev-alias = "pause-cpu0";
				qcom,cpus = <0x11>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <0x12>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <0x13>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <0x14>;
			};

			pause-cpu4 {
				qcom,cdev-alias = "pause-cpu4";
				qcom,cpus = <0x15>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <0x16>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <0x17>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <0x18>;
			};
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x19b>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x11 0x15>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x23 0x0 0x81 0xa2>;
			compatible = "qcom,cpufreq-hw";
			phandle = <0x5>;
			qcom,max-lut-entries = <0xc>;
			qcom,no-accumulative-counter;
			reg = <0xf521000 0x1000 0xf523000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";
		};

		qcom,cpufreq-hw-debug@0f521000 {
			compatible = "qcom,cpufreq-hw-debug";
			qcom,freq-hw-domain = <0x5 0x0 0x5 0x1>;
			reg = <0xf521000 0x800>;
			reg-names = "domain-top";
		};

		qcom,dcvs {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,dcvs";
			phandle = <0x1d3>;
			ranges;

			ddr {
				compatible = "qcom,dcvs-hw";
				phandle = <0xde>;
				qcom,bus-width = <0x8>;
				qcom,dcvs-hw-type = <0x0>;
				qcom,freq-tbl = <0xdd>;

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x8b 0x0 0x8b 0x200>;
					phandle = <0xdf>;
					qcom,dcvs-path-type = <0x0>;
				};
			};
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0xa6>;
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,display {
				memory-region = <0xf8>;
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,qseecom {
				memory-region = <0x87>;
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,qseecom_ta {
				memory-region = <0x88>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,secure_cdsp {
				memory-region = <0xf6>;
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x20000000>;
			};

			qcom,secure_display {
				memory-region = <0xf7>;
				qcom,dma-heap-name = "qcom,secure-display";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,user_contig {
				memory-region = <0x89>;
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x2>;
			};
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			phandle = <0xef>;
			reg = <0x141a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@1445004 {
			compatible = "qcom,gdsc";
			phandle = <0x1df>;
			reg = <0x1445004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			phandle = <0x1de>;
			reg = <0x1458004 0x4>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			phandle = <0x1e1>;
			reg = <0x145807c 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			phandle = <0x1e0>;
			qcom,support-hw-trigger;
			reg = <0x1458098 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			phandle = <0x1e2>;
			qcom,no-status-check-on-disable;
			reg = <0x147d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			phandle = <0xfa>;
			qcom,no-status-check-on-disable;
			reg = <0x147d074 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			phandle = <0xfc>;
			qcom,no-status-check-on-disable;
			reg = <0x147d078 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			phandle = <0xfe>;
			qcom,no-status-check-on-disable;
			reg = <0x147d07c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			domain-addr = <0xee>;
			parent-supply = <0x95>;
			phandle = <0x1e3>;
			reg = <0x599100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0xed>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0xec>;
			parent-supply = <0x95>;
			phandle = <0xf9>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x599106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			phandle = <0xeb>;
			proxy-supply = <0xeb>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0x5f01004 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,config-reg = <0xf1d1434>;
			qcom,threshold-arr = <0xf1d141c 0xf1d1420 0xf1d1424 0xf1d1428 0xf1d142c 0xf1d1430>;
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gpi-dma@4a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4>;
			iommus = <0x7e 0xf6 0x0>;
			phandle = <0x105>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xf>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xa>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0x259>;
			phandle = <0x25b>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x169 0x4 0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4>;
			iommus = <0x7e 0x1a0 0x1>;
			phandle = <0x2f8>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable", "HUPCF";
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,wlan;
			qcom,wlan-msa-fixed-region = <0x13d>;
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0x84>;
			vdd-1.8-xo-supply = <0x86>;
			vdd-3.3-ch0-supply = <0x85>;
			vdd-cx-mx-supply = <0x1b0>;
			wlan-ipa-disabled;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x2f7 0x0 0x0 0x2f7 0x1 0x0>;
			};
		};

		qcom,ipa@0x5800000 {
			clock-names = "core_clk";
			clocks = <0x23 0x44>;
			compatible = "qcom,ipa";
			firmware-names = "ipa_fws";
			interconnect-names = "ipa_to_ebi1", "ipa_to_imem", "appss_to_ipa";
			interconnects = <0x8a 0x18 0x8b 0x200 0x8a 0x18 0x8a 0x237 0x8b 0x0 0x8c 0x218>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x101 0x4 0x0 0x103 0x4>;
			memory-regions = <0xe0>;
			pas-ids = <0xf>;
			phandle = <0x1d6>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,max_num_smmu_cb = <0x3>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x324b0 0x3d0900 0x324b0 0xae101 0x324b0 0x78000>;
			qcom,platform-type = <0x1>;
			qcom,scaling-exceptions;
			qcom,skip-ieob-mask-wa;
			qcom,smmu-fast-map;
			qcom,svs = <0x13880 0x1e8480 0x13880 0x414c5 0x13880 0x1ad42>;
			qcom,svs2 = <0x13880 0x71868 0x13880 0x10bda 0x13880 0x1e>;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,turbo = <0x324b0 0x556eb4 0x324b0 0x15eb41 0x324b0 0x78000>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base", "gsi-base";
			status = "disabled";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0xe2 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xe1 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		qcom,kgsl-3d0@5900000 {
			#cooling-cells = <0x2>;
			clock-names = "core_clk", "rbbmtimer_clk", "iface_clk", "ahb_clk", "mem_clk", "gmu_clk", "smmu_vote", "apb_pclk";
			clocks = <0xc5 0xa 0xc5 0x7 0x81 0x3 0xc5 0x0 0x81 0x4c 0xc5 0x4 0xc5 0xc 0x23 0x8>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interconnect-names = "gpu_icc_path";
			interconnects = <0x8b 0x4 0x8b 0x200>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0xb1 0x4>;
			label = "kgsl-3d0";
			nvmem-cell-names = "speed_bin", "gaming_bin";
			nvmem-cells = <0x1ca 0x1cb>;
			phandle = <0xa6>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			qcom,bus-table-ddr = <0x0 0x17d784 0x41351d 0x5b8d80 0x793c60 0xb95ed5 0xd70db6 0xf962c6>;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x5>;
			qcom,chipid = <0x6010001>;
			qcom,enable-ca-jump;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			qcom,id = <0x0>;
			qcom,initial-pwrlevel = <0x6>;
			qcom,min-access-length = <0x40>;
			qcom,pm-qos-active-latency = <0x1a6>;
			qcom,pm-qos-wakeup-latency = <0x1a6>;
			qcom,ubwc-mode = <0x1>;
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x1e3>;
			vddcx-supply = <0xf9>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0x1d0 0xa>;
					qcom,gpu-cx-ipeak-freq = <0x389fd980>;
				};

				qcom,gpu-cx-ipeak@1 {
					qcom,gpu-cx-ipeak = <0x1d0 0x1>;
					qcom,gpu-cx-ipeak-freq = <0x35a4e900>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-mempools-lowmem {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools-lowmem";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x4b1a1300>;
						qcom,level = <0x1a0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x42727f80>;
						qcom,level = <0x1a0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x6>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x3d184240>;
						qcom,level = <0x180>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0x2eca2640>;
						qcom,level = <0x100>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x23c34600>;
						qcom,level = <0xc0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x4>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x2>;
						qcom,bus-max = <0x2>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0xeb>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x42727f80>;
						qcom,level = <0x1a0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x6>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x3d184240>;
						qcom,level = <0x180>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0x2eca2640>;
						qcom,level = <0x100>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x23c34600>;
						qcom,level = <0xc0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x4>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,level = <0x80>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x2>;
						qcom,bus-max = <0x2>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x3>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,speed-bin = <0xd8>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x6>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x3d184240>;
						qcom,level = <0x180>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0x2eca2640>;
						qcom,level = <0x100>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x23c34600>;
						qcom,level = <0xc0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x4>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,level = <0x80>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x2>;
						qcom,bus-max = <0x2>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0x9d>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,level = <0x100>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						qcom,level = <0xc0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,level = <0x80>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x1>;
					qcom,initial-pwrlevel = <0x2>;
					qcom,speed-bin = <0x7f>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x23c34600>;
						qcom,level = <0xc0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,level = <0x80>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1312d000>;
						qcom,level = <0x40>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						qcom,level = <0x40>;
						reg = <0x3>;
					};
				};
			};

			zap-shader {
				memory-region = <0x13f>;
			};
		};

		qcom,kgsl-iommu@59a0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x25c>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0x10000>;
			qcom,retention;
			reg = <0x59a0000 0x10000>;
			vddcx-supply = <0xf9>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1e6 0x2 0x0>;
				label = "gfx3d_secure";
				phandle = <0x25e>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1e6 0x0 0x1>;
				label = "gfx3d_user";
				phandle = <0x25d>;
				qcom,gpu-offset = <0xa8000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,limits-0-dcvs@f550800 {
			compatible = "qcom,msm-hw-limits";
			interrupts = <0x0 0x25 0x4>;
			phandle = <0x6>;
			qcom,affinity = <0x0>;
			reg = <0xf550800 0x1000 0xf521000 0x1000>;
		};

		qcom,limits-1-dcvs@f550800 {
			compatible = "qcom,msm-hw-limits";
			interrupts = <0x0 0x25 0x4>;
			phandle = <0xd>;
			qcom,affinity = <0x1>;
			reg = <0xf550800 0x1000 0xf523000 0x1000>;
		};

		qcom,lmh-cpu-vdd@f550800 {
			#cooling-cells = <0x2>;
			compatible = "qcom,lmh-cpu-vdd";
			phandle = <0x24d>;
			reg = <0xf550800 0x1000>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x1c3>;
		};

		qcom,mdss_dsi_ctrl0@5e94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0xc4 0x2 0xc4 0x3 0xc4 0x5 0xc4 0xc 0xc4 0xd 0xc4 0x6>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x3e8>;
			interrupt-parent = <0x24f>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x255>;
			refgen-supply = <0x100>;
			reg = <0x5e94000 0x400 0x5f08000 0x4 0x5e6b800 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0xf5>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@5e94400 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-0";
			memory-region = <0x251>;
			phandle = <0x256>;
			pll-label = "dsi_pll_5nm";
			pll_codes_region = <0x250>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0x5e94400 0x800 0x5e94900 0x264 0x5e94200 0x100>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0xf2>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp {
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			#list-cells = <0x1>;
			#power-domain-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x2160ec00 0x124f800 0x2160ec00>;
			clock-names = "gcc_bus", "throttle_clk", "div_clk", "iface_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x16d41dc0 0x124f800 0x16d41dc0>;
			clocks = <0x81 0x3e 0x81 0x40 0x81 0x3d 0xc4 0x0 0xc4 0x8 0xc4 0x12 0xc4 0xa>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-reg-bus";
			interconnects = <0xfb 0xe 0x8b 0x200 0x8b 0x0 0x8c 0x212>;
			interrupt-controller;
			interrupts = <0x0 0xba 0x4>;
			phandle = <0x24f>;
			qcom,sde-axi-bus-width = <0x10>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0xffff 0x0 0x0 0xffff>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x1>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-ib-bw-vote = <0x249f00 0x0 0x186a00>;
			qcom,sde-intf-off = <0x0 0x6b800>;
			qcom,sde-intf-size = <0x2c0>;
			qcom,sde-intf-tear-irq-off = <0x0 0x6e800>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-max-bw-high-kbps = <0x419ce0>;
			qcom,sde-max-bw-low-kbps = <0x30d400>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x30d400 0x30d400>;
			qcom,sde-max-per-pipe-bw-kbps = <0x30d400 0x30d400>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x4>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-num-mnoc-ports = <0x1>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x249f0 0x0 0x493e0>;
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x0 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xff00>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-ubwc-static = <0x11f>;
			qcom,sde-ubwc-swizzle = <0x7>;
			qcom,sde-ubwc-version = <0x10000000>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6 0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x2008>;
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x30>;
			reg-names = "mdp_phys", "vbif_phys", "sid_phys";
			sde-vdd-supply = <0xeb>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "sde-vdd";
					reg = <0x0>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x1 0x30d400 0x9 0x30d400 0x2 0x30d400 0xa 0x30d400 0x4 0x419ce0 0xc 0x30d400>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig", "dma", "scale";
					qcom,sde-limit-ids = <0x1 0x2 0x4>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x1 0x1000 0x5 0xa00 0x2 0x870>;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};
		};

		qcom,mdss_rotator {
			#list-cells = <0x1>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			clocks = <0x81 0x3c 0xc4 0x0 0xc4 0xe>;
			compatible = "qcom,sde_rotator";
			interconnect-names = "qcom,rot-data-bus0", "qcom,sde-reg-bus";
			interconnects = <0xfb 0xe 0x8b 0x200 0x8b 0x0 0x8c 0x212>;
			interrupt-parent = <0x24f>;
			interrupts = <0x2 0x0>;
			phandle = <0x252>;
			power-domains = <0x24f>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-parent = <0x24f 0x0>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-xin-id = <0xa 0xb>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12c00>;
			qcom,supply-names = "rot-vdd";
			reg = <0x5e00000 0xac000 0x5eb0000 0x2008>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0xeb>;

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x7e 0x43d 0x0>;
				phandle = <0x254>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x7e 0x43c 0x0>;
				phandle = <0x253>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x1d5>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x17>;
				qcom,sampling-path = <0xdf>;
				qcom,target-dev = <0xde>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x101d00 0x858b8 0x148200 0xf84a8 0x1af400 0x17ba38 0x21b100 0x1b86e0 0x2ac600 0x1febe0>;
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x101d00 0x858b8 0x148200 0xbb800 0x1af400 0xf84a8 0x21b100 0x1b86e0 0x2ac600 0x1febe0>;
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x172500 0xbb800 0x1b8a00 0xf84a8>;
					qcom,cpulist = <0x11 0x12 0x13 0x14>;
					qcom,sampling-enabled;
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x172500 0xbb800 0x1b8a00 0xf84a8>;
					qcom,cpulist = <0x11 0x12 0x13 0x14>;
					qcom,sampling-enabled;
				};
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x198>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@4403000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x279>;
			qcom,adsp-state = <0x0>;
			qcom,rproc-handle = <0x1bb>;
			status = "ok";
		};

		qcom,msm-adsp-notify {
			compatible = "qcom,adsp-notify";
			phandle = <0x27a>;
			qcom,rproc-handle = <0x1bb>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xd1>;
			restrict-access;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0xd0>;
		};

		qcom,msm-eud@1610000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0x81 0x1>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0xbd 0x4>;
			phandle = <0x1a3>;
			qcom,eud-clock-vote-req;
			qcom,eud-tcsr-check-enable;
			qcom,secure-eud-en;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x4>;
			reg-names = "eud_base", "eud_mode_mgr2", "eud_tcsr_check_reg";
			status = "ok";
		};

		qcom,msm-gladiator-v2@f100000 {
			clock-names = "atb_clk";
			clocks = <0x23 0x8>;
			compatible = "qcom,msm-gladiator-v2";
			interrupts = <0x0 0x16 0x4>;
			reg = <0xf100000 0xdc00>;
			reg-names = "gladiator_base";
		};

		qcom,msm-imem@c125000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0xc125000 0x1000>;
			reg = <0xc125000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x277>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc01 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0x1c3 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0x1c4 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0x1c5 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0x1c6 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0x1c7 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc02 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc03 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc04 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc05 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc06 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x7e 0xc09 0x0>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
			status = "disabled";
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			phandle = <0x1d2>;
			qcom,pmu-events-tbl = <0x8 0xff 0xff 0xff 0x11 0xff 0xff 0xff 0x17 0xff 0xff 0xff>;
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x81 0x68 0x81 0x69>;
			compatible = "qcom,geni-se-qup";
			iommus = <0x7e 0xe3 0x0>;
			phandle = <0x104>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			ranges;
			reg = <0x4ac0000 0x2000>;
			status = "ok";

			i2c@4a80000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x5c>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x0 0x3 0x40 0x0 0x105 0x1 0x0 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x147 0x4>;
				phandle = <0x235>;
				pinctrl-0 = <0x10e>;
				pinctrl-1 = <0x10f>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a80000 0x4000>;
				status = "disabled";
			};

			i2c@4a84000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x5e>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x1 0x3 0x40 0x0 0x105 0x1 0x1 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x148 0x4>;
				phandle = <0xc3>;
				pinctrl-0 = <0x110>;
				pinctrl-1 = <0x111>;
				pinctrl-names = "default", "sleep";
				qcom,leica-used-i2c;
				qcom,wrapper-core = <0x104>;
				reg = <0x4a84000 0x4000>;
				status = "ok";

				fsa4480@42 {
					compatible = "qcom,fsa4480-i2c";
					phandle = <0x276>;
					reg = <0x42>;
				};

				qcom,pm8008@8 {
					#address-cells = <0x1>;
					#interrupt-cells = <0x3>;
					#size-cells = <0x0>;
					compatible = "qcom,i2c-pmic";
					interrupt-controller;
					interrupt-names = "pm8008";
					interrupt-parent = <0x82>;
					interrupts = <0x19 0x1>;
					phandle = <0x236>;
					pinctrl-0 = <0x112 0x113>;
					pinctrl-names = "default";
					qcom,periph-map = <0x9 0x24 0xc0 0xc1>;
					reg = <0x8>;
					status = "disable";

					pinctrl@c000 {
						#gpio-cells = <0x2>;
						#interrupt-cells = <0x2>;
						compatible = "qcom,pm8008-gpio";
						gpio-controller;
						interrupt-controller;
						phandle = <0x238>;
						reg = <0xc000>;
						status = "disable";

						pm8008_gpio1_active {
							bias-disable;
							function = "func1";
							input-disable;
							output-enable;
							phandle = <0x114>;
							pins = "gpio1";
							power-source = <0x1>;
						};
					};

					qcom,pm8008-chip@900 {
						compatible = "qcom,pm8008-chip";
						interrupt-names = "ocp";
						interrupts = <0x9 0x4 0x1>;
						phandle = <0x237>;
						reg = <0x900>;

						qcom,pm8008-chip-en {
							phandle = <0x115>;
							regulator-name = "pm8008-chip-en";
						};
					};
				};

				qcom,pm8008@9 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,i2c-pmic";
					phandle = <0x239>;
					pinctrl-0 = <0x114>;
					pinctrl-names = "default";
					reg = <0x9>;
					status = "disable";

					qcom,pm8008-regulator {
						compatible = "qcom,pm8008-regulator";
						phandle = <0x23a>;
						pm8008_en-supply = <0x115>;
						status = "disable";
						vdd_l1_l2-supply = <0x116>;
						vdd_l7-supply = <0x117>;

						qcom,pm8008-l1@4000 {
							phandle = <0x23b>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0xdac0>;
							reg = <0x4000>;
							regulator-max-microvolt = <0x13d620>;
							regulator-min-microvolt = <0x10c8e0>;
							regulator-name = "pm8008_l1";
						};

						qcom,pm8008-l2@4100 {
							phandle = <0x23c>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x157c0>;
							reg = <0x4100>;
							regulator-max-microvolt = <0x118c30>;
							regulator-min-microvolt = <0xe7ef0>;
							regulator-name = "pm8008_l2";
						};

						qcom,pm8008-l3@4200 {
							phandle = <0x23d>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x17700>;
							reg = <0x4200>;
							regulator-max-microvolt = <0x2c4020>;
							regulator-min-microvolt = <0x2932e0>;
							regulator-name = "pm8008_l3";
						};

						qcom,pm8008-l4@4300 {
							phandle = <0x23e>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x21340>;
							reg = <0x4300>;
							regulator-max-microvolt = <0x2c4020>;
							regulator-min-microvolt = <0x2932e0>;
							regulator-name = "pm8008_l4";
						};

						qcom,pm8008-l5@4400 {
							phandle = <0x23f>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x3a980>;
							reg = <0x4400>;
							regulator-max-microvolt = <0x2c4020>;
							regulator-min-microvolt = <0x2932e0>;
							regulator-name = "pm8008_l5";
						};

						qcom,pm8008-l6@4400 {
							phandle = <0x240>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x29040>;
							reg = <0x4500>;
							regulator-max-microvolt = <0x2c4020>;
							regulator-min-microvolt = <0x2932e0>;
							regulator-name = "pm8008_l6";
						};

						qcom,pm8008-l7@4400 {
							phandle = <0x241>;
							qcom,hpm-min-load = <0x0>;
							qcom,min-dropout-voltage = <0x1b580>;
							reg = <0x4600>;
							regulator-max-microvolt = <0x1b7740>;
							regulator-min-microvolt = <0x192d50>;
							regulator-name = "pm8008_l7";
						};
					};
				};
			};

			i2c@4a88000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x60>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x2 0x3 0x40 0x0 0x105 0x1 0x2 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x149 0x4>;
				phandle = <0x242>;
				pinctrl-0 = <0x118>;
				pinctrl-1 = <0x119>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a88000 0x4000>;
				status = "disabled";
			};

			i2c@4a90000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x64>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x4 0x3 0x40 0x0 0x105 0x1 0x4 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x14b 0x4>;
				phandle = <0x243>;
				pinctrl-0 = <0x11a>;
				pinctrl-1 = <0x11b>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a90000 0x4000>;
				status = "OK";
			};

			qcom,qup_uart@4a8c000 {
				clock-names = "se-clk";
				clocks = <0x81 0x62>;
				compatible = "qcom,msm-geni-serial-hs";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x1 0x2 0x40 0x0 0x105 0x1 0x1 0x2 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts-extended = <0x1 0x0 0x14a 0x4 0x82 0xb 0x4>;
				phandle = <0x234>;
				pinctrl-0 = <0x106 0x107 0x108 0x109>;
				pinctrl-1 = <0x10a 0x10b 0x10c 0x10d>;
				pinctrl-2 = <0x10a 0x10b 0x10c 0x109>;
				pinctrl-3 = <0x106 0x107 0x108 0x109>;
				pinctrl-names = "default", "active", "sleep", "shutdown";
				qcom,wakeup-byte = <0xfd>;
				qcom,wrapper-core = <0x104>;
				reg = <0x4a8c000 0x4000>;
				reg-names = "se_phys";
				status = "ok";
			};

			qcom,qup_uart@4a90000 {
				clock-names = "se";
				clocks = <0x81 0x64>;
				compatible = "qcom,geni-debug-uart";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x14b 0x4>;
				phandle = <0x233>;
				pinctrl-0 = <0x102>;
				pinctrl-1 = <0x103>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a90000 0x4000>;
				reg-names = "se_phys";
				status = "disabled";
			};

			spi@4a80000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x5c>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x0 0x1 0x40 0x0 0x105 0x1 0x0 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x147 0x4>;
				phandle = <0x244>;
				pinctrl-0 = <0x11c>;
				pinctrl-1 = <0x11d>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a80000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "ok";

				device@1 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "lc,ir-spi";
					reg = <0x1>;
					spi-cpol;
					spi-max-frequency = <0xf4240>;
					status = "ok";
				};
			};

			spi@4a84000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x5e>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x1 0x1 0x40 0x0 0x105 0x1 0x1 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x148 0x4>;
				phandle = <0x245>;
				pinctrl-0 = <0x11e>;
				pinctrl-1 = <0x11f>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a84000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@4a94000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x81 0x66>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x105 0x0 0x5 0x1 0x40 0x0 0x105 0x1 0x5 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x101 0x6 0x101 0x202 0x8b 0x0 0x8c 0x226 0x8a 0x17 0x8b 0x200>;
				interrupts = <0x0 0x14c 0x4>;
				phandle = <0x246>;
				pinctrl-0 = <0x120>;
				pinctrl-1 = <0x121>;
				pinctrl-names = "default", "sleep";
				qcom,wrapper-core = <0x104>;
				reg = <0x4a94000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			qcom,vm-nav-path;
			reg = <0x0 0x300000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x2>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			reg = <0x45f0150 0x5000>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			interrupts = <0x0 0xc2 0x1>;
			phandle = <0x1a5>;
			power-domains = <0x1e>;
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0xf>;

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ac>;
					qcom,init-voltage = <0xf4240>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x118c30>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm6125_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xa>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b1>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6125_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xb>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6125_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xc>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf3>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e3660>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6125_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xd>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b3>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6125_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xe>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b4>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6125_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xf>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf4>;
					qcom,init-voltage = <0x2eff40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm6125_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x86>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm6125_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x84>;
					qcom,init-voltage = <0x129da0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x129da0>;
					regulator-name = "pm6125_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf5>;
					qcom,init-voltage = <0x12cc80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "pm6125_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b5>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6125_l19";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_l2";
					status = "disabled";
				};

				regulator-l2-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x90>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_l2_level";
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x14>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b6>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm6125_l20";
					status = "okay";
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x15>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b7>;
					qcom,init-voltage = <0x186a00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x186a00>;
					regulator-name = "pm6125_l21";
					status = "okay";
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x16>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b8>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2d0370>;
					regulator-name = "pm6125_l22";
					status = "okay";
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x17>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x85>;
					qcom,init-voltage = <0x30d400>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm6125_l23";
					status = "okay";
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x18>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b9>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3613c0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm6125_l24";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_l3";
					status = "disabled";
				};

				regulator-l3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x8f>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_l3_level";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0xafc80>;
					regulator-name = "pm6125_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ad>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2e8a10>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm6125_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ae>;
					qcom,init-voltage = <0x98580>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x9eb10>;
					regulator-min-microvolt = <0x8b290>;
					regulator-name = "pm6125_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1af>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm6125_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b0>;
					qcom,init-voltage = <0xabe00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xb1bc0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm6125_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x9>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x83>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x16f300>;
					regulator-name = "pm6125_l9";
					status = "okay";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s1";
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwcx";
				status = "okay";

				cx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x1a7>;
					regulator-cdev-supply = <0x8d>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s3";
					status = "disabled";
				};

				regulator-s3-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x8d>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_floor_level";
				};

				regulator-s3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x95>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_level";
				};

				regulator-s3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a6>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s3_level_ao";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "okay";

				mx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x1aa>;
					regulator-cdev-supply = <0x8e>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm6125_s5";
					status = "disabled";
				};

				regulator-s5-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a8>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_floor_level";
				};

				regulator-s5-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x8e>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_level";
				};

				regulator-s5-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a9>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm6125_s5_level_ao";
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x116>;
					qcom,init-voltage = <0x14a140>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x15a6f8>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm6125_s6";
					status = "okay";
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x117>;
					qcom,init-voltage = <0x1f20c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x17f0e8>;
					regulator-name = "pm6125_s7";
					status = "okay";
				};
			};

			rpm-regulator-smpa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ab>;
					qcom,init-voltage = <0x113640>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x11da50>;
					regulator-min-microvolt = <0x102ca0>;
					regulator-name = "pm6125_s8";
					status = "okay";
				};
			};

			rpm-smd-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpm-smd-cooling-device";
				phandle = <0x1ba>;
			};
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0xcb 0x3>;
			memory-region = <0xca>;
			phandle = <0x1c6>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x7e 0x421 0x0>;
			phandle = <0x258>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x7e 0x420 0x2>;
			phandle = <0x257>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x117 0x1>;
			mboxes = <0x94 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x93>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xd4>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x123>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x122>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x92>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xd3>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x107 0x1>;
			mboxes = <0x94 0x1e>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x98>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x125>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x124>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x97>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x46 0x1>;
			mboxes = <0x94 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xdc>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xe2>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xe1>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2f7>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xdb>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x123 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x122 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x125 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x124 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0xd4>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0xd3 0x0>;
		};

		qcom,spmi@1c40000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0xd5 0x56 0x4>;
			phandle = <0x1cc>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm6125@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				adc_tm@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,spmi-adc-tm5-iio";
					phandle = <0xbd>;
					reg = <0x3400>;

					camera_flash_therm {
						io-channels = <0xd8 0x52>;
						reg = <0x0>;
					};

					emmc_ufs_therm {
						io-channels = <0xd8 0x53>;
						reg = <0x1>;
					};
				};

				adc_tm@3500 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,spmi-adc-tm5";
					interrupt-names = "pm-adc-tm5";
					interrupts = <0x0 0x35 0x0 0x1>;
					phandle = <0xbc>;
					reg = <0x3500>;

					pa_therm0 {
						io-channels = <0xd8 0x4d>;
						qcom,hw-settle-time-us = <0xc8>;
						qcom,ratiometric;
						reg = <0x0>;
					};

					quiet_therm {
						io-channels = <0xd8 0x4e>;
						qcom,hw-settle-time-us = <0xc8>;
						qcom,ratiometric;
						reg = <0x1>;
					};

					xo_therm {
						io-channels = <0xd8 0x4c>;
						qcom,hw-settle-time-us = <0xc8>;
						qcom,ratiometric;
						reg = <0x2>;
					};
				};

				clock-controller@5b00 {
					#clock-cells = <0x1>;
					assigned-clock-rates = <0x927c00>;
					assigned-clocks = <0xd9 0x1>;
					clock-names = "xo";
					clock-output-names = "pm6125_div_clk1";
					clocks = <0x23 0x0>;
					compatible = "qcom,spmi-clkdiv";
					phandle = <0xd9>;
					qcom,num-clkdivs = <0x1>;
					reg = <0x5b00>;
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					#interrupt-cells = <0x2>;
					compatible = "qcom,pm6125-gpio";
					gpio-controller;
					interrupt-controller;
					phandle = <0x1cd>;
					reg = <0xc000>;

					camera_therm {

						camera_therm_default {
							bias-high-impedance;
							phandle = <0xd6>;
							pins = "gpio3";
						};
					};

					emmc_therm {

						emmc_therm_default {
							bias-high-impedance;
							phandle = <0xd7>;
							pins = "gpio4";
						};
					};
				};

				qcom,pm6125_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x0 0x61 0x1 0x0>;
					phandle = <0x1ce>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin";
					interrupts = <0x0 0x8 0x0 0x3 0x0 0x8 0x1 0x3>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
					};
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x3>;
					phandle = <0x9f>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400>;
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0xd8>;
					pinctrl-0 = <0xd6 0xd7>;
					pinctrl-names = "default";
					qcom,adc-vdd-reference = <0x753>;
					reg = <0x3100>;

					camera_flash_therm {
						label = "camera_flash_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x52>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					emmc_ufs_therm {
						label = "emmc_ufs_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x53>;
					};

					pa_therm0 {
						label = "pa_therm0";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm6125@1 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;

				qcom,pwms@b300 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x1cf>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xb300>;
					reg-names = "lpg-base";
					status = "disabled";
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,vidc@5a00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-ids = <0x9b 0x96 0x95 0x99 0x90 0x98>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			clocks = <0x81 0x9b 0x81 0x96 0x81 0x95 0x81 0x99 0x81 0x90 0x81 0x98>;
			com,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-khaje", "qcom,msm-vidc-ar50lt";
			interconnect-names = "venus-cnoc", "venus-ddr";
			interconnects = <0x8b 0x0 0x8c 0x22f 0xfd 0xb 0x8b 0x200>;
			interrupts = <0x0 0xe1 0x4>;
			memory-region = <0x140>;
			pas-id = <0x9>;
			phandle = <0x2fc>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x11e1a300 0x16e36000>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x632ea0>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
			qcom,reg-presets = <0xb0080 0x0 0x3>;
			reg = <0x5a00000 0x200000>;
			status = "okay";
			venus-core0-supply = <0x1e0>;
			venus-supply = <0x1e1>;
			vidc,firmware-name = "venus";

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x7e 0x860 0x0 0x7e 0x880 0x0>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x7e 0x861 0x4>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x7e 0x804 0xe0>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x7e 0x863 0x0>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x3 0x1 0x0 0x4 0x4>;
			phandle = <0x1a4>;
			qcom,bark-time = <0x3a98>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x23 0x46 0x23 0x46 0x23 0x46 0x23 0x46>;
			compatible = "qcom,qcrypto";
			interconnect-names = "data_path";
			interconnects = <0x8a 0x7 0x8b 0x200>;
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0x7e 0x84 0x11 0x7e 0x94 0x11>;
			phandle = <0x1a1>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cell-names = "adsp_variant", "feat_conf5", "feat_conf10", "feat_conf11";
			nvmem-cells = <0xcc 0xcd 0xce 0xcf>;
			phandle = <0x1c7>;
		};

		qfprom@1b40000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x1c9>;
			ranges;
			read-only;
			reg = <0x1b40000 0x7000>;

			adsp_variant@6011 {
				bits = <0x3 0x1>;
				phandle = <0xcc>;
				reg = <0x6011 0x1>;
			};

			boot_config@6070 {
				phandle = <0x9a>;
				reg = <0x6070 0x4>;
			};

			feat_conf10@602c {
				phandle = <0xce>;
				reg = <0x602c 0x4>;
			};

			feat_conf11@6030 {
				bits = <0x0 0x8>;
				phandle = <0xcf>;
				reg = <0x6030 0x1>;
			};

			feat_conf5@6018 {
				phandle = <0xcd>;
				reg = <0x6018 0x4>;
			};

			gpu_gaming_bin@602d {
				bits = <0x5 0x1>;
				phandle = <0x1cb>;
				reg = <0x602d 0x1>;
			};

			gpu_speed_bin@6006 {
				bits = <0x5 0x8>;
				phandle = <0x1ca>;
				reg = <0x6006 0x2>;
			};

			stm@20f0 {
				phandle = <0x24>;
				reg = <0x20f0 0x4>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x24c>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0xa4>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				hvx {
					#cooling-cells = <0x2>;
					phandle = <0x24b>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x247>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0xa8>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0xa7>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x248>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x249>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				modem_wlan {
					#cooling-cells = <0x2>;
					phandle = <0x24a>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qrng@1b53000 {
			clock-names = "km_clk_src";
			clocks = <0x81 0x54>;
			compatible = "qcom,msm-rng";
			interconnect-names = "data_path";
			interconnects = <0x8b 0x0 0x8c 0x23f>;
			phandle = <0x19e>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x1b53000 0x1000>;
		};

		qseecom@61800000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x23 0x46 0x23 0x46 0x23 0x46 0x23 0x46>;
			compatible = "qcom,qseecom";
			interconnect-names = "data_path";
			interconnects = <0x8a 0x7 0x8b 0x200>;
			memory-region = <0x87>;
			phandle = <0x19c>;
			qcom,appsbl-qseecom-support;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			qseecom_mem = <0x87>;
			qseecom_ta_mem = <0x88>;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
			user_contig_mem = <0x89>;
		};

		refgen-regulator@1600000 {
			compatible = "qcom,refgen-kona-regulator";
			phandle = <0x100>;
			proxy-supply = <0x100>;
			qcom,proxy-consumer-enable;
			reg = <0x1600000 0x84>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		remoteproc-adsp@ab00000 {
			clock-names = "xo";
			clocks = <0x23 0x0>;
			compatible = "qcom,khaje-adsp-pas";
			cx-supply = <0x8f>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			interrupts-extended = <0x1 0x0 0x11a 0x1 0x92 0x0 0x0 0x92 0x2 0x0 0x92 0x1 0x0 0x92 0x3 0x0>;
			memory-region = <0x91>;
			mx-supply = <0x90>;
			mx-uV-uA = <0x180 0x0>;
			phandle = <0x1bb>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x93 0x0>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			reg = <0xab00000 0x100>;
			reg-names = "cx", "mx";

			glink-edge {
				interrupts = <0x0 0x115 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x94 0x8>;
				phandle = <0x1bc>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					phandle = <0x2f5>;
					qcom,glink-channels = "adsp_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x2>;

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,audio_prm";
						phandle = <0x2f6>;
						reg = <0x7>;
					};

					spf_core {
						compatible = "qcom,spf_core";
						reg = <0x3>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-cdsp@b300000 {
			clock-names = "xo";
			clocks = <0x23 0x0>;
			compatible = "qcom,khaje-cdsp-pas";
			cx-supply = <0x95>;
			cx-uV-uA = <0x180 0x186a0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			interrupts-extended = <0x1 0x0 0x109 0x1 0x97 0x0 0x0 0x97 0x2 0x0 0x97 0x1 0x0 0x97 0x3 0x0>;
			memory-region = <0x96>;
			phandle = <0xd0>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x98 0x0>;
			reg = <0xb300000 0x100000>;
			reg-names = "vdd_cx";

			glink-edge {
				interrupts = <0x0 0x105 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x94 0x1c>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x1bd>;
						qcom,qos-latency-us = <0x64>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-mss@6080000 {
			clock-names = "xo";
			clocks = <0x23 0x0>;
			compatible = "qcom,khaje-modem-pas";
			cx-supply = <0x95>;
			cx-uV-uA = <0x180 0x186a0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x133 0x1 0xdb 0x0 0x0 0xdb 0x2 0x0 0xdb 0x1 0x0 0xdb 0x3 0x0 0xdb 0x7 0x0>;
			memory-region = <0xda>;
			phandle = <0x1d1>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0xdc 0x0>;
			reg = <0x6080000 0x100>;
			reg-names = "vdd_cx";

			glink-edge {
				interrupts = <0x0 0x44 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x94 0xc>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		replicator@8046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x16f>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x7a>;
						remote-endpoint = <0x7d>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x7f>;
						remote-endpoint = <0x7c>;
					};
				};
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x4 0x3d3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x0 0xc2 0x1>;
			mboxes = <0x94 0x0>;
			qcom,rpm-msg-ram = <0xd2>;
		};

		rpm-sleep-stats@4690000 {
			compatible = "qcom,rpm-sleep-stats";
			reg = <0x4690000 0x400>;
		};

		sdhc1-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9b>;

			opp-100000000 {
				opp-avg-kBps = <0x19640 0x0>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x3d090 0x208c8>;
			};

			opp-384000000 {
				opp-avg-kBps = <0x61a80 0x0>;
				opp-hz = <0x0 0x16e36000>;
				opp-peak-kBps = <0xc3500 0x493e0>;
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9c>;

			opp-100000000 {
				opp-avg-kBps = <0xc350 0x0>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x3d090 0x208c8>;
			};

			opp-202000000 {
				opp-avg-kBps = <0x19640 0x0>;
				opp-hz = <0x0 0xc0a4680>;
				opp-peak-kBps = <0xc3500 0x493e0>;
			};
		};

		sdhci@4744000 {
			bus-width = <0x8>;
			clock-names = "iface", "core", "ice_core";
			clocks = <0x81 0x6a 0x81 0x6b 0x81 0x6d>;
			compatible = "qcom,sdhci-msm-v5";
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x8a 0x1a 0x8b 0x200 0x8b 0x0 0x8c 0x228>;
			interrupt-names = "hc_irq", "pwr_irq", "tb_trig_irq";
			interrupts-extended = <0x1 0x0 0x15c 0x4 0x1 0x0 0x160 0x4 0x82 0x13 0x1>;
			iommus = <0x7e 0xc0 0x0>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			no-sd;
			no-sdio;
			non-removable;
			nvmem-cell-names = "boot_conf";
			nvmem-cells = <0x9a>;
			operating-points-v2 = <0x9b>;
			phandle = <0x1be>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x2c010800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,iommu-dma = "fastmap";
			qcom,restore-after-cx-collapse;
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000>;
			reg-names = "hc", "cqhci", "cqhci_ice";
			reset-names = "core_reset";
			resets = <0x81 0x2>;
			status = "disabled";
			supports-cqe;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		sdhci@4784000 {
			bus-width = <0x4>;
			clock-names = "iface", "core";
			clocks = <0x81 0x6f 0x81 0x70>;
			compatible = "qcom,sdhci-msm-v5";
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x8a 0x1b 0x8b 0x200 0x8b 0x0 0x8c 0x229>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x15e 0x4 0x0 0x161 0x4>;
			iommus = <0x7e 0xa0 0x0>;
			no-mmc;
			no-sdio;
			operating-points-v2 = <0x9c>;
			phandle = <0x1bf>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x10 0x2c010800 0x80040868>;
			qcom,iommu-dma = "fastmap";
			qcom,restore-after-cx-collapse;
			qcom,vbias-skip-wa;
			reg = <0x4784000 0x1000>;
			reg-names = "hc";
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		slim@a5c0000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,slim-ngd-v1.5.0";
			dma-names = "rx", "tx";
			dmas = <0x80 0x3 0x80 0x4>;
			interrupts = <0x0 0x11b 0x4>;
			phandle = <0x2fa>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x3b0>;
			reg = <0xa5c0000 0x2c000 0xa66e000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			status = "ok";

			ngd@1 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x1>;

				btfmslim-driver {
					compatible = "slim217,221";
					phandle = <0x2fb>;
					reg = <0x1 0x0>;
				};
			};
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x19d>;
			qcom,support-legacy_smc;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		snfuse@0x01B46134 {
			compatible = "qcom,sn-fuse";
			phandle = <0x197>;
			reg = <0x1b46134 0x4 0x1b4607c 0x4>;
			reg-names = "sn-base", "fuse-state";
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x14a>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x6d>;
						remote-endpoint = <0x2a>;
					};
				};
			};
		};

		spf_core_platform {
			compatible = "qcom,spf-core-platform";
			phandle = <0x27b>;

			bolero-codec {
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x25f 0x0>;
				compatible = "qcom,bolero-codec";
				phandle = <0x2ef>;

				bolero-clk-rsc-mngr {
					compatible = "qcom,bolero-clk-rsc-mngr";
				};

				rx-macro@a600000 {
					phandle = <0x2f2>;

					rx_swr_master {
						phandle = <0x2f3>;
					};
				};

				va-macro@a730000 {
					phandle = <0x2f0>;

					va_swr_master {
						phandle = <0x2f1>;
					};
				};
			};

			cdc_dmic01_pinctrl {
				#gpio-cells = <0x0>;
				compatible = "qcom,msm-cdc-pinctrl";
				phandle = <0x2ea>;
				pinctrl-0 = <0x260 0x261>;
				pinctrl-1 = <0x262 0x263>;
				pinctrl-names = "aud_active", "aud_sleep";
				qcom,lpi-gpios;
			};

			cdc_dmic23_pinctrl {
				#gpio-cells = <0x0>;
				compatible = "qcom,msm-cdc-pinctrl";
				phandle = <0x2eb>;
				pinctrl-0 = <0x264 0x265>;
				pinctrl-1 = <0x266 0x267>;
				pinctrl-names = "aud_active", "aud_sleep";
				qcom,lpi-gpios;
			};

			lpi_pinctrl@ac40000 {
				#gpio-cells = <0x2>;
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x25f 0x0>;
				compatible = "qcom,lpi-pinctrl";
				gpio-controller;
				phandle = <0x27c>;
				qcom,gpios-count = <0x13>;
				qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
				qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x14>;
				qcom,slew-reg = <0xa95a000 0x0>;
				reg = <0xa7c0000 0x0>;

				dmic01_clk_active {
					phandle = <0x260>;

					config {
						drive-strength = <0x8>;
						output-high;
						pins = "gpio6";
					};

					mux {
						function = "func1";
						pins = "gpio6";
					};
				};

				dmic01_clk_sleep {
					phandle = <0x262>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio6";
					};

					mux {
						function = "func1";
						pins = "gpio6";
					};
				};

				dmic01_data_active {
					phandle = <0x261>;

					config {
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio7";
					};

					mux {
						function = "func1";
						pins = "gpio7";
					};
				};

				dmic01_data_sleep {
					phandle = <0x263>;

					config {
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio7";
						pull-down;
					};

					mux {
						function = "func1";
						pins = "gpio7";
					};
				};

				dmic23_clk_active {
					phandle = <0x264>;

					config {
						drive-strength = <0x8>;
						output-high;
						pins = "gpio8";
					};

					mux {
						function = "func1";
						pins = "gpio8";
					};
				};

				dmic23_clk_sleep {
					phandle = <0x266>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio8";
					};

					mux {
						function = "func1";
						pins = "gpio8";
					};
				};

				dmic23_data_active {
					phandle = <0x265>;

					config {
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio9";
					};

					mux {
						function = "func1";
						pins = "gpio9";
					};
				};

				dmic23_data_sleep {
					phandle = <0x267>;

					config {
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio9";
						pull-down;
					};

					mux {
						function = "func1";
						pins = "gpio9";
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_active {
						phandle = <0x2d2>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_sleep {
						phandle = <0x2d1>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_active {
						phandle = <0x2d6>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_sleep {
						phandle = <0x2d5>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_active {
						phandle = <0x2d8>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_sleep {
						phandle = <0x2d7>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_active {
						phandle = <0x2d4>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_sleep {
						phandle = <0x2d3>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_active {
						phandle = <0x2da>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_sleep {
						phandle = <0x2d9>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_active {
						phandle = <0x2de>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};

					lpi_aux2_sd0_sleep {
						phandle = <0x2dd>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_active {
						phandle = <0x2e0>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};

					lpi_aux2_sd1_sleep {
						phandle = <0x2df>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_active {
						phandle = <0x2dc>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_sleep {
						phandle = <0x2db>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_active {
						phandle = <0x2e2>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};

					lpi_aux3_sck_sleep {
						phandle = <0x2e1>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_active {
						phandle = <0x2e6>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};

					lpi_aux3_sd0_sleep {
						phandle = <0x2e5>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_active {
						phandle = <0x2e8>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};

					lpi_aux3_sd1_sleep {
						phandle = <0x2e7>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_active {
						phandle = <0x2e4>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};

					lpi_aux3_ws_sleep {
						phandle = <0x2e3>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_active {
						phandle = <0x28a>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_sleep {
						phandle = <0x289>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_active {
						phandle = <0x28e>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_sleep {
						phandle = <0x28d>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_active {
						phandle = <0x290>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_sleep {
						phandle = <0x28f>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_active {
						phandle = <0x28c>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_sleep {
						phandle = <0x28b>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_active {
						phandle = <0x292>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_sleep {
						phandle = <0x291>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_active {
						phandle = <0x296>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};

					lpi_i2s2_sd0_sleep {
						phandle = <0x295>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_active {
						phandle = <0x298>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};

					lpi_i2s2_sd1_sleep {
						phandle = <0x297>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_active {
						phandle = <0x294>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_sleep {
						phandle = <0x293>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_active {
						phandle = <0x29a>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};

					lpi_i2s3_sck_sleep {
						phandle = <0x299>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_active {
						phandle = <0x29e>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};

					lpi_i2s3_sd0_sleep {
						phandle = <0x29d>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_active {
						phandle = <0x2a0>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};

					lpi_i2s3_sd1_sleep {
						phandle = <0x29f>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_active {
						phandle = <0x29c>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};

					lpi_i2s3_ws_sleep {
						phandle = <0x29b>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_active {
						phandle = <0x2ae>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_sleep {
						phandle = <0x2ad>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio6";
						};

						mux {
							function = "func2";
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_active {
						phandle = <0x2b2>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_sleep {
						phandle = <0x2b1>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio8";
						};

						mux {
							function = "func2";
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_active {
						phandle = <0x2b4>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_sleep {
						phandle = <0x2b3>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func2";
							pins = "gpio9";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_active {
						phandle = <0x2b0>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_sleep {
						phandle = <0x2af>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func2";
							pins = "gpio7";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_active {
						phandle = <0x2b6>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_sleep {
						phandle = <0x2b5>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio10";
						};

						mux {
							function = "func1";
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_active {
						phandle = <0x2ba>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};

					lpi_tdm2_sd0_sleep {
						phandle = <0x2b9>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio12";
						};

						mux {
							function = "func2";
							pins = "gpio12";
						};
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_active {
						phandle = <0x2bc>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};

					lpi_tdm2_sd1_sleep {
						phandle = <0x2bb>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio13";
						};

						mux {
							function = "func2";
							pins = "gpio13";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_active {
						phandle = <0x2b8>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_sleep {
						phandle = <0x2b7>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio11";
						};

						mux {
							function = "func1";
							pins = "gpio11";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_active {
						phandle = <0x2be>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};

					lpi_tdm3_sck_sleep {
						phandle = <0x2bd>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio14";
						};

						mux {
							function = "func1";
							pins = "gpio14";
						};
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_active {
						phandle = <0x2c2>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};

					lpi_tdm3_sd0_sleep {
						phandle = <0x2c1>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio16";
						};

						mux {
							function = "func1";
							pins = "gpio16";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_active {
						phandle = <0x2c4>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};

					lpi_tdm3_sd1_sleep {
						phandle = <0x2c3>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio17";
						};

						mux {
							function = "func1";
							pins = "gpio17";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_active {
						phandle = <0x2c0>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};

					lpi_tdm3_ws_sleep {
						phandle = <0x2bf>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio15";
						};

						mux {
							function = "func1";
							pins = "gpio15";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_active {
						phandle = <0x2c6>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};

					quat_aux_sck_sleep {
						phandle = <0x2c5>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_active {
						phandle = <0x2ca>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};

					quat_aux_sd0_sleep {
						phandle = <0x2c9>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_active {
						phandle = <0x2cc>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};

					quat_aux_sd1_sleep {
						phandle = <0x2cb>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_active {
						phandle = <0x2ce>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};

					quat_aux_sd2_sleep {
						phandle = <0x2cd>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_active {
						phandle = <0x2d0>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};

					quat_aux_sd3_sleep {
						phandle = <0x2cf>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_active {
						phandle = <0x2c8>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};

					quat_aux_ws_sleep {
						phandle = <0x2c7>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sck {

					quat_mi2s_sck_active {
						phandle = <0x27e>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_sleep {
						phandle = <0x27d>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_active {
						phandle = <0x282>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_sleep {
						phandle = <0x281>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_active {
						phandle = <0x284>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_sleep {
						phandle = <0x283>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_active {
						phandle = <0x286>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_sleep {
						phandle = <0x285>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_active {
						phandle = <0x288>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_sleep {
						phandle = <0x287>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_active {
						phandle = <0x280>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_sleep {
						phandle = <0x27f>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_active {
						phandle = <0x2a2>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};

					quat_tdm_sck_sleep {
						phandle = <0x2a1>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio0";
						};

						mux {
							function = "func2";
							pins = "gpio0";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_active {
						phandle = <0x2a6>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_sleep {
						phandle = <0x2a5>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func2";
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_active {
						phandle = <0x2a8>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_sleep {
						phandle = <0x2a7>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func2";
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_active {
						phandle = <0x2aa>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_sleep {
						phandle = <0x2a9>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func2";
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_active {
						phandle = <0x2ac>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_sleep {
						phandle = <0x2ab>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func3";
							pins = "gpio5";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_active {
						phandle = <0x2a4>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							output-high;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};

					quat_tdm_ws_sleep {
						phandle = <0x2a3>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func2";
							pins = "gpio1";
						};
					};
				};

				rx_swr_clk_active {
					phandle = <0x268>;

					config {
						bias-disable;
						drive-strength = <0xa>;
						pins = "gpio3";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio3";
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x26b>;

					config {
						bias-pull-down;
						drive-strength = <0xa>;
						input-enable;
						pins = "gpio3";
					};

					mux {
						function = "func1";
						pins = "gpio3";
					};
				};

				rx_swr_data1_active {
					phandle = <0x26a>;

					config {
						bias-bus-hold;
						drive-strength = <0xa>;
						pins = "gpio5";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio5";
					};
				};

				rx_swr_data1_sleep {
					phandle = <0x26d>;

					config {
						bias-pull-down;
						drive-strength = <0xa>;
						input-enable;
						pins = "gpio5";
					};

					mux {
						function = "func1";
						pins = "gpio5";
					};
				};

				rx_swr_data_active {
					phandle = <0x269>;

					config {
						bias-bus-hold;
						drive-strength = <0xa>;
						pins = "gpio4";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio4";
					};
				};

				rx_swr_data_sleep {
					phandle = <0x26c>;

					config {
						bias-pull-down;
						drive-strength = <0xa>;
						input-enable;
						pins = "gpio4";
					};

					mux {
						function = "func1";
						pins = "gpio4";
					};
				};

				tx_swr_clk_active {
					phandle = <0x26e>;

					config {
						bias-disable;
						drive-strength = <0xa>;
						pins = "gpio0";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio0";
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x271>;

					config {
						drive-strength = <0xa>;
						pins = "gpio0";
					};

					mux {
						bias-pull-down;
						function = "func1";
						input-enable;
						pins = "gpio0";
					};
				};

				tx_swr_data1_active {
					phandle = <0x26f>;

					config {
						bias-bus-hold;
						drive-strength = <0xa>;
						pins = "gpio1";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep {
					phandle = <0x272>;

					config {
						bias-bus-hold;
						drive-strength = <0xa>;
						input-enable;
						pins = "gpio1";
					};

					mux {
						function = "func1";
						pins = "gpio1";
					};
				};

				tx_swr_data2_active {
					phandle = <0x270>;

					config {
						bias-bus-hold;
						drive-strength = <0xa>;
						pins = "gpio2";
						slew-rate = <0x3>;
					};

					mux {
						function = "func1";
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x273>;

					config {
						bias-pull-down;
						drive-strength = <0xa>;
						input-enable;
						pins = "gpio2";
					};

					mux {
						function = "func1";
						pins = "gpio2";
					};
				};

				wsa_mclk_active {
					phandle = <0x274>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio18";
					};

					mux {
						function = "func1";
						pins = "gpio18";
					};
				};

				wsa_mclk_sleep {
					phandle = <0x275>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio18";
					};

					mux {
						function = "func1";
						pins = "gpio18";
					};
				};
			};

			msm_cdc_pinctrl@18 {
				#gpio-cells = <0x0>;
				compatible = "qcom,msm-cdc-pinctrl";
				phandle = <0x2ee>;
				pinctrl-0 = <0x274>;
				pinctrl-1 = <0x275>;
				pinctrl-names = "aud_active", "aud_sleep";
				qcom,lpi-gpios;
			};

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x7e 0x1c1 0x0>;
				phandle = <0x2e9>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			rx_swr_clk_data_pinctrl {
				#gpio-cells = <0x0>;
				compatible = "qcom,msm-cdc-pinctrl";
				phandle = <0x2ec>;
				pinctrl-0 = <0x268 0x269 0x26a>;
				pinctrl-1 = <0x26b 0x26c 0x26d>;
				pinctrl-names = "aud_active", "aud_sleep";
				qcom,lpi-gpios;
			};

			sound {
				compatible = "qcom,bengal-asoc-snd";
				fsa4480-i2c-handle = <0x276>;
				phandle = <0x2f4>;
				qcom,afe-rxtx-lb = <0x0>;
				qcom,auxpcm-audio-intf = <0x0>;
				qcom,mi2s-audio-intf = <0x0>;
				qcom,tdm-audio-intf = <0x0>;
				qcom,wcn-btfm = <0x0>;
			};

			va_swr_clk_data_pinctrl {
				#gpio-cells = <0x0>;
				compatible = "qcom,msm-cdc-pinctrl";
				phandle = <0x2ed>;
				pinctrl-0 = <0x26e 0x26f 0x270>;
				pinctrl-1 = <0x271 0x272 0x273>;
				pinctrl-names = "aud_active", "aud_sleep";
				qcom,chip-wakeup-default-val = <0x1>;
				qcom,chip-wakeup-maskbit = <0x0>;
				qcom,chip-wakeup-reg = <0x3ca04c>;
				qcom,lpi-gpios;
			};
		};

		ssphy@1615000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			clocks = <0x81 0x8d 0x81 0x8e 0x81 0x8f 0xc2 0x23 0x0 0x81 0x8b 0x81 0x8d 0x81 0x1>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0xf5>;
			phandle = <0x1e5>;
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x101c 0x31 0x1020 0x1 0x1024 0xde 0x1028 0x7 0x1030 0xde 0x1034 0x7 0x1050 0xa 0x1060 0x20 0x1074 0x6 0x1078 0x6 0x107c 0x16 0x1080 0x16 0x1084 0x36 0x1088 0x36 0x1094 0x1a 0x10a4 0x4 0x10ac 0x14 0x10b0 0x34 0x10b4 0x34 0x10b8 0x82 0x10bc 0x82 0x10c4 0x82 0x10cc 0xab 0x10d0 0xea 0x10d4 0x2 0x10d8 0xab 0x10dc 0xea 0x10e0 0x2 0x110c 0x2 0x1110 0x24 0x1118 0x24 0x111c 0x2 0x1158 0x1 0x116c 0x8 0x11ac 0xca 0x11b0 0x1e 0x11b4 0xca 0x11b8 0x1e 0x11bc 0x11 0x1234 0x60 0x1238 0x60 0x123c 0x11 0x1240 0x2 0x1284 0xd5 0x1288 0x0 0x129c 0x12 0x1304 0x40 0x1408 0x9 0x1414 0x5 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0xf 0x1444 0x99 0x144c 0x8 0x1450 0x8 0x1454 0x0 0x1458 0x4 0x14d4 0x54 0x14d8 0xc 0x14ec 0xf 0x14f0 0x4a 0x14f4 0xa 0x14f8 0xc0 0x14fc 0x0 0x1510 0x77 0x151c 0x4 0x1524 0xe 0x1570 0xff 0x1574 0x7f 0x1578 0x7f 0x157c 0x7f 0x1580 0x97 0x1584 0xdc 0x1588 0xdc 0x158c 0x5c 0x1590 0x7b 0x1594 0xb4 0x15b4 0x4 0x15b8 0x38 0x1460 0xa0 0x15bc 0xc 0x14dc 0x1f 0x15c4 0x10 0x1634 0x60 0x1638 0x60 0x163c 0x11 0x1640 0x2 0x1684 0xd5 0x1688 0x0 0x169c 0x12 0x1704 0x54 0x1808 0x9 0x1814 0x5 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0xf 0x1844 0x99 0x184c 0x8 0x1850 0x8 0x1854 0x0 0x1858 0x4 0x18d4 0x54 0x18d8 0xc 0x18ec 0xf 0x18f0 0x4a 0x18f4 0xa 0x18f8 0xc0 0x18fc 0x0 0x1910 0x77 0x191c 0x4 0x1924 0xe 0x1970 0x7f 0x1974 0xff 0x1978 0x3f 0x197c 0x7f 0x1980 0xa6 0x1984 0xdc 0x1988 0xdc 0x198c 0x5c 0x1990 0x7b 0x1994 0xb4 0x19b4 0x4 0x19b8 0x38 0x1860 0xa0 0x19bc 0xc 0x18dc 0x1f 0x19c4 0x10 0x1cc4 0xd0 0x1cc8 0x7 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0xa9 0x1db0 0xa 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0xc 0x1ddc 0x4b 0x1dec 0x10 0x1f18 0xf8 0x1f38 0x7>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x1615000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x81 0xc 0x81 0xb>;
			status = "disabled";
		};

		ssusb@4e00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0xef>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "sleep_clk", "utmi_clk";
			clocks = <0x81 0x85 0x81 0x74 0x81 0x38 0x81 0x8a 0x81 0x87>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0xf0>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x8a 0x1c 0x8b 0x200 0x8a 0x1c 0x8c 0x218 0x8b 0x0 0x8c 0x22e>;
			interrupt-names = "pwr_event_irq", "ss_phy_irq", "dp_hs_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x1 0x0 0x12e 0x4 0xd5 0xc 0x4 0xd5 0x5b 0x1 0xd5 0x5a 0x1>;
			phandle = <0x1e4>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,interconnect-values-nom = <0x3a980 0xaae60 0x0 0x960 0x0 0x9c40>;
			qcom,interconnect-values-svs = <0x3a980 0xaae60 0x0 0x960 0x0 0x9c40>;
			qcom,num-gsi-evt-buffs = <0x3>;
			ranges;
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x81 0x5>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupt-parent = <0x1>;
				interrupts = <0x0 0xff 0x4>;
				iommus = <0x7e 0x120 0x0>;
				maximum-speed = "high-speed";
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
				reg = <0x4e00000 0xe000>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3-u1u2-disable;
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0xf0 0xf1>;
				usb-role-switch;
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0xfd 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0x4f04000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@8002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			nvmem-cell-names = "debug_fuse";
			nvmem-cells = <0x24>;
			phandle = <0x145>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x6f>;
						remote-endpoint = <0x25>;
					};
				};
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			phandle = <0xc9>;
			reg = <0x340000 0x20000>;
		};

		syscon@0x003C0000 {
			compatible = "syscon";
			phandle = <0x21>;
			reg = <0x3c0000 0x40000>;
		};

		syscon@447d200 {
			compatible = "syscon";
			phandle = <0xc6>;
			reg = <0x447d200 0x100>;
		};

		syscon@5991008 {
			compatible = "syscon";
			phandle = <0xed>;
			reg = <0x5991008 0x4>;
		};

		syscon@5991508 {
			compatible = "syscon";
			phandle = <0xee>;
			reg = <0x5991508 0x4>;
		};

		syscon@5991540 {
			compatible = "syscon";
			phandle = <0xec>;
			reg = <0x5991540 0x4>;
		};

		syscon@f11101c {
			compatible = "syscon";
			phandle = <0xc7>;
			reg = <0xf11101c 0x4>;
		};

		tgu@9900000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-apss";
			interrupts = <0x0 0x35 0x1 0x0 0x36 0x1 0x0 0x37 0x1 0x0 0x38 0x1>;
			phandle = <0x143>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x8>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x1c0>;

			camera {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x3>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cdsp-hvx {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xa0 0x1>;

				cooling-maps {

					cdsp-cdev0 {
						cooling-device = <0xa4 0xffffffff 0xffffffff>;
						trip = <0xa3>;
					};

					cdsp-cx-cdev0 {
						cooling-device = <0xa6 0x4 0xffffffff>;
						trip = <0xa5>;
					};

					cdsp-cx-cdev1 {
						cooling-device = <0xa7 0x3 0x3>;
						trip = <0xa5>;
					};

					cdsp-cx-cdev2 {
						cooling-device = <0xa8 0x3 0x3>;
						trip = <0xa5>;
					};

					cdsp-cx-cdev3 {
						cooling-device = <0xa4 0x4 0x4>;
						trip = <0xa5>;
					};

					cxip-cdev {
						cooling-device = <0xa2 0x1 0x1>;
						trip = <0xa1>;
					};
				};

				trips {

					cdsp-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0xa5>;
						temperature = <0x186a0>;
						type = "passive";
					};

					cdsp-trip0 {
						hysteresis = <0x4e20>;
						phandle = <0xa1>;
						temperature = <0x17318>;
						type = "passive";
					};

					cdsp-trip1 {
						hysteresis = <0x0>;
						phandle = <0xa3>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			charge-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xbd 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x6>;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xaa>;
					};
				};

				trips {

					cpu4-config {
						hysteresis = <0x2710>;
						phandle = <0xaa>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x7>;

				cooling-maps {

					cpu5_cdev {
						cooling-device = <0xad 0x1 0x1>;
						trip = <0xac>;
					};
				};

				trips {

					cpu5-config {
						hysteresis = <0x2710>;
						phandle = <0xac>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x8>;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0xaf 0x1 0x1>;
						trip = <0xae>;
					};
				};

				trips {

					cpu6-config {
						hysteresis = <0x2710>;
						phandle = <0xae>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x9>;

				cooling-maps {

					cpu7_cdev {
						cooling-device = <0xb1 0x1 0x1>;
						trip = <0xb0>;
					};
				};

				trips {

					cpu7-config {
						hysteresis = <0x2710>;
						phandle = <0xb0>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0xa>;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xb2>;
					};

					cpu5_cdev {
						cooling-device = <0xad 0x1 0x1>;
						trip = <0xb2>;
					};
				};

				trips {

					cpu-4-5-config {
						hysteresis = <0x2710>;
						phandle = <0xb2>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0xb>;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0xaf 0x1 0x1>;
						trip = <0xb3>;
					};

					cpu7_cdev {
						cooling-device = <0xb1 0x1 0x1>;
						trip = <0xb3>;
					};
				};

				trips {

					cpu-6-7-config {
						hysteresis = <0x2710>;
						phandle = <0xb3>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0xc>;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0xb5 0x1 0x1>;
						trip = <0xb4>;
					};

					cpu1_cdev {
						cooling-device = <0xb6 0x1 0x1>;
						trip = <0xb4>;
					};

					cpu2_cdev {
						cooling-device = <0xb7 0x1 0x1>;
						trip = <0xb4>;
					};

					cpu3_cdev {
						cooling-device = <0xb8 0x1 0x1>;
						trip = <0xb4>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					silv-cpus-config {
						hysteresis = <0x2710>;
						phandle = <0xb4>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			display {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0xe>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			emmc-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xbd 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpu {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xa0 0xf>;

				cooling-maps {

					gpu-cx-cdev0 {
						cooling-device = <0xa6 0x4 0xffffffff>;
						trip = <0xbb>;
					};

					gpu-cx-cdev1 {
						cooling-device = <0xa7 0x3 0x3>;
						trip = <0xbb>;
					};

					gpu-cx-cdev2 {
						cooling-device = <0xa8 0x3 0x3>;
						trip = <0xbb>;
					};

					gpu-cx-cdev3 {
						cooling-device = <0xa4 0x4 0x4>;
						trip = <0xbb>;
					};

					gpu_cdev {
						cooling-device = <0xa6 0xffffffff 0xffffffff>;
						trip = <0xba>;
					};
				};

				trips {

					gpu-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0xbb>;
						temperature = <0x186a0>;
						type = "passive";
					};

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0xba>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mapss {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdm-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0xd>;

				cooling-maps {

					mdm0-cx-cdev0 {
						cooling-device = <0xa6 0x4 0xffffffff>;
						trip = <0xb9>;
					};

					mdm0-cx-cdev1 {
						cooling-device = <0xa7 0x3 0x3>;
						trip = <0xb9>;
					};

					mdm0-cx-cdev2 {
						cooling-device = <0xa8 0x3 0x3>;
						trip = <0xb9>;
					};

					mdm0-cx-cdev3 {
						cooling-device = <0xa4 0x4 0x4>;
						trip = <0xb9>;
					};
				};

				trips {

					mdm0-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0xb9>;
						temperature = <0x186a0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdm-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x5>;

				cooling-maps {

					mdm1-cx-cdev0 {
						cooling-device = <0xa6 0x4 0xffffffff>;
						trip = <0xa9>;
					};

					mdm1-cx-cdev1 {
						cooling-device = <0xa7 0x3 0x3>;
						trip = <0xa9>;
					};

					mdm1-cx-cdev2 {
						cooling-device = <0xa8 0x3 0x3>;
						trip = <0xa9>;
					};

					mdm1-cx-cdev3 {
						cooling-device = <0xa4 0x4 0x4>;
						trip = <0xa9>;
					};
				};

				trips {

					mdm1-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0xa9>;
						temperature = <0x186a0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xbc 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm6125-tz {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9f>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x1c1>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x1c2>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xbc 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x4>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			wlan {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xa0 0x2>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			xo-therm {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xbc 0x2>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			qcom,erratum-858921;
		};

		timer@f120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0xf120000 0x1000>;

			frame@f121000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		tmc@8047000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-csr = <0x22>;
			coresight-ctis = <0x79>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x16e>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x76>;
						remote-endpoint = <0x7b>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x7d>;
						remote-endpoint = <0x7a>;
					};
				};
			};
		};

		tmc@8048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			byte-cntr-name = "byte-cntr";
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-csr = <0x22>;
			coresight-ctis = <0x79>;
			coresight-name = "coresight-tmc-etr";
			csr-irqctrl-offset = <0x6c>;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x1ad 0x1>;
			iommus = <0x7e 0x180 0x0 0x7e 0x160 0x0>;
			phandle = <0x170>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,mem_support;
			qcom,sw-usb;
			ranges;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x7c>;
						remote-endpoint = <0x7f>;
					};
				};
			};
		};

		tpd@9830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x15e>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x4c>;
						remote-endpoint = <0x3f>;
					};
				};
			};
		};

		tpda@8004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x168>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xf 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x1 0x20 0x5 0x20 0xb 0x20 0xc 0x20 0xf 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x69>;
						remote-endpoint = <0x5a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x26>;
						remote-endpoint = <0x5b>;
						slave-mode;
					};
				};

				port@10 {
					reg = <0xf>;

					endpoint {
						phandle = <0x33>;
						remote-endpoint = <0x64>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x58>;
						remote-endpoint = <0x5c>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						phandle = <0xe7>;
						remote-endpoint = <0x5d>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						phandle = <0x2e>;
						remote-endpoint = <0x5e>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x8>;

					endpoint {
						phandle = <0x2f>;
						remote-endpoint = <0x5f>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0xa>;

					endpoint {
						phandle = <0x30>;
						remote-endpoint = <0x60>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0xb>;

					endpoint {
						phandle = <0x32>;
						remote-endpoint = <0x61>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xc>;

					endpoint {
						phandle = <0x31>;
						remote-endpoint = <0x62>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xd>;

					endpoint {
						phandle = <0xe4>;
						remote-endpoint = <0x63>;
						slave-mode;
					};
				};
			};
		};

		tpda@8a04000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-mapss";
			phandle = <0x166>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4c>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x34>;
						remote-endpoint = <0x57>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x71>;
						remote-endpoint = <0x56>;
					};
				};
			};
		};

		tpda@9832000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-actpm";
			phandle = <0x162>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4d>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x3f>;
						remote-endpoint = <0x4c>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x53>;
						remote-endpoint = <0x4b>;
					};
				};
			};
		};

		tpda@9862000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x163>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x41>;
						remote-endpoint = <0x4e>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x55>;
						remote-endpoint = <0x4d>;
					};
				};
			};
		};

		tpda@98c0000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x164>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x40>;
						remote-endpoint = <0x50>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x54>;
						remote-endpoint = <0x4f>;
					};
				};
			};
		};

		tpdm@800f000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x1db>;
			reg = <0x800f000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x63>;
					remote-endpoint = <0xe4>;
				};
			};
		};

		tpdm@8840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x14d>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x5e>;
						remote-endpoint = <0x2e>;
					};
				};
			};
		};

		tpdm@884c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x14f>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x60>;
						remote-endpoint = <0x30>;
					};
				};
			};
		};

		tpdm@8850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x152>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x64>;
						remote-endpoint = <0x33>;
					};
				};
			};
		};

		tpdm@8860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x14c>;
			reg = <0x8860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0xe8>;
						remote-endpoint = <0x2c>;
					};
				};
			};
		};

		tpdm@8861000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing_llm";
			phandle = <0x1da>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xe9>;
					remote-endpoint = <0xe3>;
				};
			};
		};

		tpdm@8870000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x14e>;
			qcom,hw-enable-check;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x5f>;
						remote-endpoint = <0x2f>;
					};
				};
			};
		};

		tpdm@8940000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x147>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x59>;
						remote-endpoint = <0x27>;
					};
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x154>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x73>;
						remote-endpoint = <0x35>;
					};
				};
			};
		};

		tpdm@89d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x150>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x62>;
						remote-endpoint = <0x31>;
					};
				};
			};
		};

		tpdm@8a01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mapss";
			phandle = <0x153>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x57>;
						remote-endpoint = <0x34>;
					};
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x14b>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x66>;
						remote-endpoint = <0x2b>;
					};
				};
			};
		};

		tpdm@8a58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-west";
			phandle = <0x151>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x61>;
					remote-endpoint = <0x32>;
				};
			};
		};

		tpdm@8b58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x146>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x5b>;
						remote-endpoint = <0x26>;
					};
				};
			};
		};

		tpdm@9860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x160>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x4e>;
						remote-endpoint = <0x41>;
					};
				};
			};
		};

		tpdm@98a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x23 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x15f>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x50>;
						remote-endpoint = <0x40>;
					};
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts-extended = <0x1 0x0 0x113 0x4 0xd5 0x2 0x4>;
			phandle = <0xa0>;
			reg = <0x4410000 0x8 0x4411000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0xe6>;
			qcom,inst-id = <0xd>;

			out-ports {

				port {

					endpoint {
						phandle = <0xea>;
						remote-endpoint = <0x2d>;
					};
				};
			};
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x19f>;
			qcom,hyplog-enabled;
			reg = <0xc125720 0x3000>;
		};

		ufshc@4804000 {
			#reset-cells = <0x1>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x81 0x77 0x81 0x73 0x81 0x76 0x81 0x83 0x81 0x79 0x23 0x0 0x81 0x81 0x81 0x7d 0x81 0x7f>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x8a 0x1d 0x8b 0x200 0x8b 0x0 0x8c 0x23e>;
			interrupts = <0x0 0x164 0x4>;
			iommus = <0x7e 0x100 0x0>;
			lanes-per-direction = <0x2>;
			limit-phy-submode = <0x0>;
			limit-rx-hs-gear = <0x3>;
			limit-tx-hs-gear = <0x3>;
			non-removable;
			nvmem-cell-names = "boot_conf";
			nvmem-cells = <0x9a>;
			phandle = <0x9d>;
			phy-names = "ufsphy";
			phys = <0x9e>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,prime-mask = <0x80>;
			qcom,silver-mask = <0xf>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x16>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			reg = <0x4804000 0x3000 0x4810000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			reset-names = "core_reset";
			rpm-level = <0x3>;
			spm-level = <0x3>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				perf;
				vote = <0x1a>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x1a>;
			};
		};

		ufsphy_mem@4807000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x23 0x0 0x81 0x7b 0x81 0x75 0x81 0x7e 0x81 0x80 0x81 0x82 0x81 0x7d 0x81 0x7f 0x81 0x81>;
			lanes-per-direction = <0x2>;
			phandle = <0x9e>;
			reg = <0x4807000 0xe00>;
			reg-names = "phy_mem";
			resets = <0x9d 0x0>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x7e 0x1cf 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0xf1>;
			status = "okay";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0xc8>;
			status = "ok";
		};

		vote_lpass_audio_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x25f>;
			qcom,codec-ext-clk-src = <0xb>;
		};
	};
};
