/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [3:0] _01_;
  reg [21:0] _02_;
  wire [8:0] _03_;
  reg [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [36:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [23:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [34:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_57z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_81z;
  wire celloutsig_0_84z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire [44:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_0z[1];
  assign celloutsig_0_88z = ~celloutsig_0_84z;
  assign celloutsig_1_8z = celloutsig_1_4z[28] ^ celloutsig_1_3z[2];
  assign celloutsig_0_16z = celloutsig_0_1z[18] ^ celloutsig_0_4z[16];
  assign celloutsig_0_25z = celloutsig_0_22z[4] ^ celloutsig_0_8z;
  assign celloutsig_0_33z = { celloutsig_0_0z[2], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_15z } + celloutsig_0_17z[15:4];
  assign celloutsig_1_3z = in_data[105:103] + celloutsig_1_1z[3:1];
  assign celloutsig_0_22z = { celloutsig_0_19z[8:1], celloutsig_0_6z } + celloutsig_0_17z[10:2];
  assign celloutsig_0_23z = { celloutsig_0_4z[27:25], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_18z } + { celloutsig_0_21z[9:6], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_0z + in_data[62:58];
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= _00_;
  reg [5:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_67z, celloutsig_0_81z };
  assign out_data[5:0] = _15_;
  always_ff @(negedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 22'h000000;
    else _02_ <= { in_data[164:144], celloutsig_1_0z };
  reg [8:0] _17_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 9'h000;
    else _17_ <= in_data[12:4];
  assign { _03_[8:4], _00_ } = _17_;
  assign celloutsig_0_38z = celloutsig_0_23z[16:3] & { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_57z = { celloutsig_0_33z[6:1], celloutsig_0_18z } & { celloutsig_0_38z[11:7], celloutsig_0_51z, celloutsig_0_25z };
  assign celloutsig_0_10z = celloutsig_0_0z & celloutsig_0_7z[5:1];
  assign celloutsig_0_21z = { celloutsig_0_4z[16:11], celloutsig_0_3z, celloutsig_0_2z } & { celloutsig_0_2z[3:0], celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_4z[14], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_5z } >= { celloutsig_0_21z[1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_51z = { celloutsig_0_10z[4:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_13z } >= celloutsig_0_17z[12:6];
  assign celloutsig_0_6z = celloutsig_0_1z[32:14] >= in_data[51:33];
  assign celloutsig_1_5z = { _02_[13:9], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } >= { _02_[20:7], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = _02_[14:3] >= celloutsig_1_4z[14:3];
  assign celloutsig_0_13z = in_data[95:91] >= celloutsig_0_4z[10:6];
  assign celloutsig_0_30z = celloutsig_0_21z[9:7] <= { _03_[4], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_84z = { celloutsig_0_38z[3:2], celloutsig_0_57z } <= celloutsig_0_19z[10:2];
  assign celloutsig_0_8z = { in_data[40:39], celloutsig_0_0z } < celloutsig_0_7z[7:1];
  assign celloutsig_1_11z = celloutsig_1_7z < celloutsig_1_6z[12:4];
  assign celloutsig_0_5z = celloutsig_0_4z[13:8] % { 1'h1, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[19:6], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_4z[24:15], celloutsig_0_8z } != { in_data[77:69], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_7z = - celloutsig_0_1z[17:10];
  assign celloutsig_1_7z = - in_data[116:108];
  assign celloutsig_0_19z = - { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[114:110], celloutsig_1_0z } | { in_data[171:167], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[146:104], celloutsig_1_0z, celloutsig_1_0z } | { in_data[179:142], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[176:167], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } | { celloutsig_1_4z[15:6], celloutsig_1_3z };
  assign celloutsig_1_19z = { _02_[15:10], celloutsig_1_8z, celloutsig_1_11z } | celloutsig_1_4z[24:17];
  assign celloutsig_0_15z = { celloutsig_0_10z[4:3], celloutsig_0_0z } | { celloutsig_0_7z[4], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[77:41] | { in_data[54:28], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[64:30] <<< celloutsig_0_1z[36:2];
  assign celloutsig_0_81z = celloutsig_0_19z[6:2] >>> celloutsig_0_0z;
  assign celloutsig_0_67z = ~((celloutsig_0_57z[1] & _01_[2]) | celloutsig_0_35z);
  assign celloutsig_1_0z = ~((in_data[120] & in_data[171]) | in_data[133]);
  assign celloutsig_0_12z = ~((celloutsig_0_9z & celloutsig_0_6z) | celloutsig_0_0z[2]);
  assign celloutsig_0_28z = ~((celloutsig_0_2z[4] & celloutsig_0_15z[4]) | celloutsig_0_17z[5]);
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[19:15];
  assign celloutsig_0_14z = ~((celloutsig_0_6z & celloutsig_0_9z) | (celloutsig_0_1z[13] & celloutsig_0_2z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_12z & celloutsig_0_13z) | (celloutsig_0_14z & celloutsig_0_5z[2]));
  assign celloutsig_0_20z = ~((celloutsig_0_17z[10] & celloutsig_0_14z) | (celloutsig_0_7z[0] & celloutsig_0_16z));
  assign celloutsig_0_24z = ~((celloutsig_0_9z & celloutsig_0_12z) | (celloutsig_0_2z[3] & celloutsig_0_21z[9]));
  assign _03_[3:0] = _00_;
  assign { out_data[128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
