$date
	Fri Nov 22 07:55:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cont_tecla_tb $end
$var wire 3 ! tecla_cont [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 4 $ tecla_pre [3:0] $end
$scope module inst_cont $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 % tecla_pre [3:0] $end
$var reg 4 & tecla_ant [3:0] $end
$var reg 3 ' tecla_cont [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#10000
1"
#20000
0"
0#
#30000
1"
#35000
b1 $
b1 %
#40000
0"
#50000
b1 !
b1 '
b1 &
1"
#55000
b10 $
b10 %
#60000
0"
#70000
b10 !
b10 '
b10 &
1"
#75000
b11 $
b11 %
#80000
0"
#90000
b11 !
b11 '
b11 &
1"
#95000
b100 $
b100 %
#100000
0"
#110000
b100 !
b100 '
b100 &
1"
#120000
0"
#130000
1"
#140000
0"
#150000
1"
#155000
b1000 $
b1000 %
#160000
0"
#170000
b101 !
b101 '
b1000 &
1"
#180000
0"
#190000
1"
#200000
0"
#205000
