Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 11 17:19:44 2023
| Host         : LAPTOP-KCVDV3HC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_demo_control_sets_placed.rpt
| Design       : board_demo
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal     |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG        |                                        | counter/timing_reg[19]_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG        |                                        | digit_select_BUFG[1]       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG        |                                        | counter/digit_select__0[0] |                2 |              2 |         1.00 |
|  digit_select_BUFG[1] |                                        |                            |                3 |              3 |         1.00 |
|  digit_select_BUFG[1] | counter/counter_4b_0/E[0]              | reset_IBUF                 |                2 |             10 |         5.00 |
|  digit_select_BUFG[1] | counter/counter_4b_1/carryOut_reg_0[0] | reset_IBUF                 |                3 |             10 |         3.33 |
|  digit_select_BUFG[1] | counter/counter_4b_1/E[0]              | reset_IBUF                 |                2 |             10 |         5.00 |
|  digit_select_BUFG[1] | enable_IBUF                            | reset_IBUF                 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG        |                                        |                            |               12 |             27 |         2.25 |
+-----------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+


