verilog work "ipcore_dir/pcie/source/pcie_bram_s6.v"
verilog work "ipcore_dir/pcie/source/pcie_brams_s6.v"
verilog work "ipcore_dir/pcie/source/gtpa1_dual_wrapper_tile.v"
verilog work "ipcore_dir/pcie/source/pcie_bram_top_s6.v"
verilog work "ipcore_dir/pcie/source/gtpa1_dual_wrapper.v"
verilog work "ipcore_dir/pcie/source/pcie.v"
verilog work "src/xillybus_core.v"
verilog work "src/xillybus.v"
verilog work "ipcore_dir/s6_fifo.v"
verilog work "ipcore_dir/s6_clock.v"
verilog work "src/ae_top.v"
verilog work "ipcore_dir/s6_clock/example_design/s6_clock_exdes.v"
