# Wed Oct 19 20:30:33 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 131MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 300MB peak: 300MB)

@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit aid_mst[0] (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit fixed_flag (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit aid_mst[0] (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit fixed_flag (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2737:2:2737:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2729:2:2729:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2721:2:2721:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2713:2:2713:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2705:2:2705:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2697:2:2697:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2689:2:2689:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2681:2:2681:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2673:2:2673:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2665:2:2665:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s(verilog) (flattening)

@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|Found ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 2 bits.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6099:6:6099:11|Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6240:2:6240:7|Removing sequential instance prdata_p_reg[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 325MB peak: 343MB)

@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v":156:2:156:7|Removing sequential instance DWC_WChan.data_fifo.data_out_reg[73] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v":156:2:156:7|Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.alen_mst[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.alen_mst[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.alen_mst[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.alen_mst[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.alen_mst[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.alen_mst[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.alen_mst[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.alen_mst[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_ARChan.SLAVE_APROT[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_ARChan.SLAVE_APROT[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_ARChan.SLAVE_ACACHE[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_ARChan.SLAVE_ACACHE[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_AWChan.SLAVE_APROT[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_AWChan.SLAVE_APROT[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_AWChan.SLAVE_ACACHE[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Register bit DWC_AWChan.SLAVE_ACACHE[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.SLAVE_ABURST[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.SLAVE_ABURST[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_AWChan.extend_tx (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Register bit DWC_ARChan.extend_tx (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.unaligned_wrap_burst (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.unaligned_wrap_burst_comb_pre (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit DWC_AWChan.len_offset_reg[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit DWC_ARChan.len_offset_reg[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Register bit DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit DWC_AWChan.len_offset_reg[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Register bit DWC_ARChan.len_offset_reg[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ACACHE[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ACACHE[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ABURST[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ACACHE[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ACACHE[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":367:3:367:8|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_APROT[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[20:0] (in view: work.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":332:3:332:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1(verilog) instance slave_beat_cnt[7:0] 
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\.data_fifo.ram.mem[66:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[23:0] (in view: work.caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog) instance rd_src_cnt[5:0] 
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":398:38:398:110|Found 9 by 9 bit equality operator ('==') un8_last_next (in view: work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog))
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[0] (in view: work.caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s(verilog)) is 4 words by 1 bits.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_SlaveConvertor_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[64:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_65s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[64:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_65s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[68:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_70s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[1:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_5s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z15(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z41(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine lp4_zqcal_state[6:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance read_count[11:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] 
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.IOG_IF_2s_18s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] 
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[7] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance APB_IOG_CTRL_SM.oor_detected (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance APB_IOG_CTRL_SM.reset_wr_regs (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[2] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[3] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[4] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[5] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[6] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":411:28:411:47|Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z70(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance visual_trn_compl_current[7] (in view: work.TRN_COMPLETE_Z70(verilog)) because it does not drive other instances.
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
@W: MO129 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[0] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[3] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[5] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[1] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z71(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":449:0:449:5|Found counter in view:work.write_callibrator_Z71(verilog) instance write_counter[7:0] 
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_0 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_1 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_2 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_3 (in view: work.write_callibrator_Z71(verilog))
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 32 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 16 bits.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":10369:64:10369:92|Found 32 by 32 bit equality operator ('==') un185_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1_0s_0s_0_0_0(verilog))
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|RAM gen_gpr\.u_gpr_array_0.mem[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[40:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s(verilog)) is 2 words by 41 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[33:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s(verilog)) is 2 words by 34 bits.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_opsrv_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12180:0:12180:8|Found counter in view:work.miv_rv32_opsrv_debug_sba(verilog) instance counter[7:0] 
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine cpu_d_wr_rd_state[2:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: FX106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|Using block RAM for single-port RAM
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|RAM tcm_ram\.u_ram_0.mem[31:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine hipri_req_ptr[6:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l0\.un9_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l1\.un22_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5362:6:5362:11|Found counter in view:work.miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\hdl\scheduler.sv":31:0:31:5|Found counter in view:work.scheduler_8s_4s_64s_3s(verilog) instance internal_counter[63:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)).
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0]
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)).
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0]
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance stxs_bitcnt[4:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance spi_clk_count[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:40s; Memory used current: 369MB peak: 369MB)

@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram0_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram1_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram2_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram3_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance DWC_AWChan.addr_fifo[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished factoring (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:04s; Memory used current: 459MB peak: 459MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN114 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:18s; Memory used current: 436MB peak: 545MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:24s; Memory used current: 448MB peak: 545MB)


Finished Early Timing Optimization (Real Time elapsed 0h:03m:14s; CPU Time elapsed 0h:03m:12s; Memory used current: 518MB peak: 545MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:03m:17s; CPU Time elapsed 0h:03m:15s; Memory used current: 519MB peak: 545MB)


Finished preparing to map (Real Time elapsed 0h:03m:32s; CPU Time elapsed 0h:03m:29s; Memory used current: 520MB peak: 545MB)


Finished technology mapping (Real Time elapsed 0h:03m:49s; CPU Time elapsed 0h:03m:46s; Memory used current: 520MB peak: 577MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:03m:49s		   -32.17ns		20988 /     14153
   2		0h:03m:51s		   -32.17ns		20760 /     14153
   3		0h:03m:52s		   -32.17ns		20761 /     14153
   4		0h:03m:54s		   -32.17ns		20761 /     14153
   5		0h:03m:56s		   -32.17ns		20761 /     14153

   6		0h:04m:05s		   -32.17ns		20761 /     14153
   7		0h:04m:07s		   -32.17ns		20768 /     14153
   8		0h:04m:08s		   -32.17ns		20772 /     14153
   9		0h:04m:09s		   -32.17ns		20781 /     14153
  10		0h:04m:09s		   -32.17ns		20782 /     14153


  11		0h:04m:12s		   -32.17ns		20808 /     14153
  12		0h:04m:14s		   -32.17ns		20812 /     14153
  13		0h:04m:15s		   -32.17ns		20820 /     14153
  14		0h:04m:17s		   -32.17ns		20829 /     14153
  15		0h:04m:19s		   -32.17ns		20841 /     14153
@N: FP130 |Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_3288 
@N: FP130 |Promoting Net DDR3_0_0.DDRCTRL_0.sdram_sys_top.s1_arst on CLKINT  I_2298 
@N: FP130 |Promoting Net Axi4Interconnect_0.Axi4Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_3289 
@N: FP130 |Promoting Net dff_arst on CLKINT  I_3290 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_3291 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_3292 
@N: FP130 |Promoting Net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iUDRCK on CLKINT  I_3293 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_3294 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_3295 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_3296 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:04m:36s; CPU Time elapsed 0h:04m:33s; Memory used current: 540MB peak: 577MB)


Finished restoring hierarchy (Real Time elapsed 0h:04m:41s; CPU Time elapsed 0h:04m:39s; Memory used current: 547MB peak: 577MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
21 gated/generated clock tree(s) driving 14457 clock pin(s) of sequential element(s)
0 instances converted, 14457 sequential instances remain driven by gated/generated clocks

======================================================================================= Non-Gated/Non-Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type           Fanout     Sample Instance                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0022       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.count[0]
@K:CKID0023       REF_CLK_0                                                                     clock definition on port     1          CCC_C0_0.CCC_C0_0.pll_inst_0                                          
==============================================================================================================================================================================================================
================================================================================================================================================ Gated/Generated Clocks =================================================================================================================================================
Clock Tree ID     Driving Element                                                                 Drive Element Type     Fanout     Sample Instance                                                                                                          Explanation                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       DDR3_0_0.CCC_0.pll_inst_0                                                       PLL                    9698       DDR3_0_0.DDRPHY_BLK_0.DFN1_CMD                                                                                           No gated clock conversion method for cell cell:ACG4.DFN1    
@K:CKID0002       CCC_C0_0.CCC_C0_0.pll_inst_0                                                    PLL                    4418       scheduler_0.writepointer[1]                                                                                              No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0003       DDR3_0_0.CCC_0.hs_io_clk_11                                                     HS_IO_CLK              55         DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                                                                     No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0004       DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                            LANECTRL               26         DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0005       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0006       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0007       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0008       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0009       DDR3_0_0.CCC_0.hs_io_clk_15                                                     HS_IO_CLK              2          DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                                                             No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0010       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0]      SLE                    1          DDR3_0_0.CCC_0.pll_inst_0                                                                                                No gated clock conversion method for cell cell:work.PLL     
@K:CKID0011       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0012       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0013       scheduler_0.un1_triger_reg123_2                                                 CFG2                   1          scheduler_0.un1_triger_reg123_12_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0014       scheduler_0.un1_triger_reg123_8                                                 CFG2                   1          scheduler_0.un1_triger_reg123_10_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0015       scheduler_0.un1_triger_reg123_11                                                CFG2                   1          scheduler_0.un1_triger_reg123_15_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0016       scheduler_0.un1_triger_reg123_9                                                 CFG2                   1          scheduler_0.un1_triger_reg123_7_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0017       scheduler_0.un1_triger_reg123                                                   CFG2                   1          scheduler_0.un1_triger_reg123_5_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0018       scheduler_0.un1_triger_reg123_3                                                 CFG2                   1          scheduler_0.un1_triger_reg123_1_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0019       scheduler_0.un1_triger_reg123_6                                                 CFG2                   1          scheduler_0.un1_triger_reg123_4_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0020       scheduler_0.un1_triger_reg123_13                                                CFG2                   1          scheduler_0.un1_triger_reg123_14_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0021       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   209        MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem_fifoMem_ram1_[29]     No gated clock conversion method for cell cell:ACG4.SLE     
=========================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:04m:48s; CPU Time elapsed 0h:04m:46s; Memory used current: 315MB peak: 577MB)

Writing Analyst data base C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:59s; CPU Time elapsed 0h:04m:56s; Memory used current: 435MB peak: 577MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":67:0:67:0|Clock 10071 in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:05m:17s; CPU Time elapsed 0h:05m:13s; Memory used current: 424MB peak: 577MB)


Finished Writing Netlists (Real Time elapsed 0h:05m:17s; CPU Time elapsed 0h:05m:13s; Memory used current: 424MB peak: 577MB)


Start final timing analysis (Real Time elapsed 0h:05m:21s; CPU Time elapsed 0h:05m:17s; Memory used current: 406MB peak: 577MB)

@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":55:12:55:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":42:53:42:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":16997:21:16997:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":16988:16:16988:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock TCK with period 33.33ns 
@N: MT615 |Found clock CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 with period 12.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns 
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z14|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iUDRCK_0.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Oct 19 20:35:55 2022
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -32.246

                                                                                Requested     Estimated     Requested     Estimated                 Clock                          Clock                
Starting Clock                                                                  Frequency     Frequency     Period        Period        Slack       Type                           Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               83.3 MHz      66.8 MHz      12.000        14.960        -2.960      generated (from REF_CLK_0)     default_clkgroup     
COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]                          100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0_6
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         100.0 MHz     13.4 MHz      10.000        74.491        -32.246     inferred                       Inferred_clkgroup_0_8
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  166.7 MHz     160.3 MHz     6.000         6.239         -0.239      generated (from REF_CLK_0)     group_207_68         
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  666.7 MHz     274.8 MHz     1.500         3.639         -2.139      generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     291.6 MHz     10.000        3.429         6.571       inferred                       Inferred_clkgroup_0_5
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0_4
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0_3
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0_2
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0_1
REF_CLK_0                                                                       50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup     
TCK                                                                             30.0 MHz      NA            33.330        NA            NA          declared                       default_clkgroup     
System                                                                          100.0 MHz     478.2 MHz     10.000        2.091         7.909       system                         system_clkgroup      
========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                               |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                     Ending                                                  |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       System                                                  |  10.000      7.912    |  No paths    -      |  10.000      7.909    |  No paths    -      
System                                                                       CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                       |  12.000      9.754    |  No paths    -      |  No paths    -        |  No paths    -      
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT1                          |  6.000       False    |  No paths    -      |  No paths    -        |  No paths    -      
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT2                          |  1.500       False    |  No paths    -      |  No paths    -        |  No paths    -      
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT3                          |  1.500       False    |  No paths    -      |  No paths    -        |  No paths    -      
System                                                                       COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                 |  10.000      -27.793  |  No paths    -      |  10.000      -26.963  |  No paths    -      
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                            System                                                  |  12.000      9.590    |  No paths    -      |  12.000      9.582    |  No paths    -      
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                       |  12.000      -2.960   |  No paths    -      |  No paths    -        |  No paths    -      
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                            DDR3_0_0/CCC_0/pll_inst_0/OUT1                          |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -      
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                 |  Diff grp    -        |  No paths    -      |  Diff grp    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               System                                                  |  6.000       2.361    |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                       |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT1                          |  6.000       -0.239   |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT2                          |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT3                          |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]  |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                               System                                                  |  1.500       -2.139   |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                  |  10.000      False    |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                  |  10.000      False    |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                  |  10.000      False    |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                  |  10.000      False    |  No paths    -      |  No paths    -        |  No paths    -      
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock  System                                                  |  10.000      6.571    |  No paths    -      |  No paths    -        |  No paths    -      
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                      System                                                  |  10.000      8.633    |  No paths    -      |  No paths    -        |  No paths    -      
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                       |  Diff grp    -        |  No paths    -      |  No paths    -        |  Diff grp    -      
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                 |  10.000      5.517    |  10.000      6.118  |  5.000       1.907    |  5.000       -32.246
=================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                    Starting                                                                                     Arrival           
Instance                                                                                                                                            Reference                             Type     Pin     Net                                   Time        Slack 
                                                                                                                                                    Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                        0.218       -2.960
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                                                       CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                        0.218       -2.748
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2]                                          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][2]           0.218       -2.724
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_operand1_mux_sel_ex[1]                                                         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       alu_operand1_mux_sel[1]               0.218       -2.644
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                    CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       debug_mode_i                          0.201       -2.638
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_operand1_mux_sel_ex[0]                                                         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       de_ex_pipe_operand1_mux_sel_ex[0]     0.218       -2.611
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0]                                    CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_valid_pkd[0]               0.218       -2.567
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0]                                          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][0]           0.218       -2.549
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset\.state_val[0]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dcsr_step                             0.201       -2.540
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1]                                          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][1]           0.218       -2.533
===================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                            Starting                                                                                 Required           
Instance                                                                                                                                                    Reference                             Type     Pin     Net                               Time         Slack 
                                                                                                                                                            Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2]                                                                       CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       de_ex_pipe_alu_op_sel_ex_1[2]     12.000       -2.960
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[0]                                                                       CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       de_ex_pipe_alu_op_sel_ex_1[0]     12.000       -2.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[0]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[0]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[1]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[1]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[2]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[2]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[3]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[3]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[4]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[4]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[5]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[5]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[6]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[6]         12.000       -2.874
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[7]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       sba_req_wr_data_int_10[7]         12.000       -2.874
========================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      14.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.960

    Number of logic level(s):                20
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                                                                      Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                                     SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                            Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                  CFG3     C        In      -         0.936 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                  CFG3     Y        Out     0.148     1.084 r      -         
req_resp_state[2]                                                                                                                                         Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                               CFG4     D        In      -         1.734 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                               CFG4     Y        Out     0.232     1.966 r      -         
un1_req_resp_state_1_i                                                                                                                                    Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                             CFG4     C        In      -         2.529 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                             CFG4     Y        Out     0.148     2.677 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                   CFG4     C        In      -         3.313 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                   CFG4     Y        Out     0.148     3.461 r      -         
instr_m6_i_1_0                                                                                                                                            Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                      CFG4     D        In      -         3.585 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                      CFG4     Y        Out     0.212     3.797 f      -         
machine_m4_i_a3_1                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                        CFG4     D        In      -         3.915 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                        CFG4     Y        Out     0.232     4.147 r      -         
machine_N_9_0                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P     CFG4     B        In      -         4.265 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P     CFG4     Y        Out     0.083     4.348 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                      Net      -        -       1.018     -            88        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                             CFG4     C        In      -         5.367 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                             CFG4     Y        Out     0.148     5.514 r      -         
N_1213                                                                                                                                                    Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                            CFG4     B        In      -         6.078 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                            CFG4     Y        Out     0.088     6.165 f      -         
ifu_expipe_req_branch_excpt_req_valid_sx                                                                                                                  Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                               CFG4     B        In      -         6.284 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                               CFG4     Y        Out     0.084     6.367 r      -         
ifu_expipe_req_branch_excpt_req_valid_net                                                                                                                 Net      -        -       0.904     -            45        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                     CFG2     A        In      -         7.272 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                     CFG2     Y        Out     0.046     7.318 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                             Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                   CFG4     D        In      -         7.980 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                   CFG4     Y        Out     0.232     8.212 r      -         
cpu_i_req_addr_net[17]                                                                                                                                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                          CFG4     D        In      -         8.861 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                          CFG4     Y        Out     0.212     9.073 f      -         
cpu_i_req_is_tcm0_9                                                                                                                                       Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIC3CAI2                                                          CFG4     D        In      -         9.682 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIC3CAI2                                                          CFG4     Y        Out     0.192     9.874 f      -         
lsu_N_14_mux                                                                                                                                              Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI6MCJK2                                                          CFG4     C        In      -         10.421 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI6MCJK2                                                          CFG4     Y        Out     0.145     10.567 f     -         
lsu_N_16_mux                                                                                                                                              Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI21B2H7                                                          CFG4     C        In      -         11.161 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI21B2H7                                                          CFG4     Y        Out     0.148     11.309 r     -         
lsu_op_complete_ex                                                                                                                                        Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2                                                         CFG4     D        In      -         11.903 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2                                                         CFG4     Y        Out     0.168     12.071 r     -         
gpr_rd_rs1_complete_ex_0_a2                                                                                                                               Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2_RNIJUMUIK                                               CFG4     C        In      -         12.680 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2_RNIJUMUIK                                               CFG4     Y        Out     0.148     12.828 r     -         
instr_accepted_ex                                                                                                                                         Net      -        -       1.132     -            167       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIECG0PK                                                          CFG3     B        In      -         13.959 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIECG0PK                                                          CFG3     Y        Out     0.088     14.047 f     -         
N_176                                                                                                                                                     Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex_1[2]                                                                   CFG4     D        In      -         14.610 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex_1[2]                                                                   CFG4     Y        Out     0.232     14.842 r     -         
de_ex_pipe_alu_op_sel_ex_1[2]                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2]                                                                     SLE      D        In      -         14.960 r     -         
=====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 14.960 is 3.350(22.4%) logic and 11.610(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      14.894
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.894

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                     Pin      Pin               Arrival      No. of    
Name                                                                                                                                                      Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                                     SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                            Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                  CFG3     C        In      -         0.936 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                  CFG3     Y        Out     0.148     1.084 r      -         
req_resp_state[2]                                                                                                                                         Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                               CFG4     D        In      -         1.734 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                               CFG4     Y        Out     0.232     1.966 r      -         
un1_req_resp_state_1_i                                                                                                                                    Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                             CFG4     C        In      -         2.529 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                             CFG4     Y        Out     0.148     2.677 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                   CFG4     C        In      -         3.313 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                   CFG4     Y        Out     0.148     3.461 r      -         
instr_m6_i_1_0                                                                                                                                            Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                      CFG4     D        In      -         3.585 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                      CFG4     Y        Out     0.212     3.797 f      -         
machine_m4_i_a3_1                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                        CFG4     D        In      -         3.915 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                        CFG4     Y        Out     0.232     4.147 r      -         
machine_N_9_0                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P     CFG4     B        In      -         4.265 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P     CFG4     Y        Out     0.083     4.348 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                      Net      -        -       1.018     -            88        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_m2_0_a3                                                                             CFG2     A        In      -         5.367 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_m2_0_a3                                                                             CFG2     Y        Out     0.051     5.417 r      -         
trap_taken_retr                                                                                                                                           Net      -        -       0.728     -            17        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_shifter_places_valid_0_a0                                                           CFG4     D        In      -         6.145 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_shifter_places_valid_0_a0                                                           CFG4     Y        Out     0.212     6.357 f      -         
exu_shifter_places_valid_0_a0                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_shifter_places_valid                                                                CFG4     D        In      -         6.475 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_shifter_places_valid                                                                CFG4     Y        Out     0.232     6.707 r      -         
N_1502                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m2                                                                                       CFG3     C        In      -         6.831 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m2                                                                                       CFG3     Y        Out     0.132     6.963 f      -         
cpu_m2                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m1_e_0                                                                                   CFG3     C        In      -         7.081 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m1_e_0                                                                                   CFG3     Y        Out     0.145     7.227 f      -         
cpu_m1_e_0                                                                                                                                                Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_0_a2                                                                                  CFG4     B        In      -         7.345 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_0_a2                                                                                  CFG4     Y        Out     0.084     7.429 r      -         
cpu_N_11_mux                                                                                                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.debug_trx_os_RNIME2AC1                                                                       CFG4     C        In      -         7.547 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.debug_trx_os_RNIME2AC1                                                                       CFG4     Y        Out     0.132     7.679 f      -         
debug_trx_os_RNIME2AC1                                                                                                                                    Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.tcm0_d_req_valid                                                                             CFG3     C        In      -         8.341 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.tcm0_d_req_valid                                                                             CFG3     Y        Out     0.130     8.471 r      -         
tcm0_d_req_valid_net                                                                                                                                      Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.lsu_m8_0_m3                                                                         CFG3     B        In      -         9.121 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.lsu_m8_0_m3                                                                         CFG3     Y        Out     0.088     9.208 f      -         
lsu_N_4_0                                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.lsu_m8_4_1                                                                          CFG4     D        In      -         9.326 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.lsu_m8_4_1                                                                          CFG4     Y        Out     0.232     9.558 r      -         
lsu_m8_4_1                                                                                                                                                Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIC3CAI2                                                          CFG4     C        In      -         9.676 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIC3CAI2                                                          CFG4     Y        Out     0.132     9.808 f      -         
lsu_N_14_mux                                                                                                                                              Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI6MCJK2                                                          CFG4     C        In      -         10.355 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI6MCJK2                                                          CFG4     Y        Out     0.145     10.501 f     -         
lsu_N_16_mux                                                                                                                                              Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI21B2H7                                                          CFG4     C        In      -         11.095 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNI21B2H7                                                          CFG4     Y        Out     0.148     11.243 r     -         
lsu_op_complete_ex                                                                                                                                        Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2                                                         CFG4     D        In      -         11.837 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2                                                         CFG4     Y        Out     0.168     12.005 r     -         
gpr_rd_rs1_complete_ex_0_a2                                                                                                                               Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2_RNIJUMUIK                                               CFG4     C        In      -         12.614 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.gpr_rd_rs1_complete_ex_0_a2_RNIJUMUIK                                               CFG4     Y        Out     0.148     12.762 r     -         
instr_accepted_ex                                                                                                                                         Net      -        -       1.132     -            167       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIECG0PK                                                          CFG3     B        In      -         13.893 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.instr_inhibit_ex_RNIECG0PK                                                          CFG3     Y        Out     0.088     13.981 f     -         
N_176                                                                                                                                                     Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex_1[2]                                                                   CFG4     D        In      -         14.544 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex_1[2]                                                                   CFG4     Y        Out     0.232     14.776 r     -         
de_ex_pipe_alu_op_sel_ex_1[2]                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2]                                                                     SLE      D        In      -         14.894 r     -         
=====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 14.894 is 3.919(26.3%) logic and 10.976(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      14.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.874

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[0] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                                                SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                       Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     C        In      -         0.936 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     Y        Out     0.148     1.084 r      -         
req_resp_state[2]                                                                                                                                                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     D        In      -         1.734 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     Y        Out     0.232     1.966 r      -         
un1_req_resp_state_1_i                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     C        In      -         2.529 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     Y        Out     0.148     2.677 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                                             Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     C        In      -         3.313 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     Y        Out     0.148     3.461 r      -         
instr_m6_i_1_0                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     D        In      -         3.585 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     Y        Out     0.212     3.797 f      -         
machine_m4_i_a3_1                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     D        In      -         3.915 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     Y        Out     0.232     4.147 r      -         
machine_N_9_0                                                                                                                                                        Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     B        In      -         4.265 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     Y        Out     0.083     4.348 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                                 Net      -        -       1.018     -            88        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     C        In      -         5.367 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     Y        Out     0.148     5.514 r      -         
N_1213                                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     B        In      -         6.078 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     Y        Out     0.088     6.165 f      -         
ifu_expipe_req_branch_excpt_req_valid_sx                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     B        In      -         6.284 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     Y        Out     0.084     6.367 r      -         
ifu_expipe_req_branch_excpt_req_valid_net                                                                                                                            Net      -        -       0.904     -            45        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     A        In      -         7.272 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     Y        Out     0.046     7.318 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                                        Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     D        In      -         7.980 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     Y        Out     0.232     8.212 r      -         
cpu_i_req_addr_net[17]                                                                                                                                               Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     D        In      -         8.861 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     Y        Out     0.212     9.073 f      -         
cpu_i_req_is_tcm0_9                                                                                                                                                  Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     D        In      -         9.682 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     Y        Out     0.192     9.874 f      -         
gnt_m2_0_a2_1                                                                                                                                                        Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     C        In      -         10.421 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     Y        Out     0.145     10.567 f     -         
N_126                                                                                                                                                                Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     C        In      -         10.691 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     Y        Out     0.130     10.821 r     -         
cpu_d_req_ready_sig_2_a0                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     C        In      -         10.945 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     Y        Out     0.148     11.093 r     -         
cpu_d_req_ready_sig_x                                                                                                                                                Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     C        In      -         11.211 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     Y        Out     0.148     11.359 r     -         
next_state21                                                                                                                                                         Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     D        In      -         12.021 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     Y        Out     0.168     12.188 r     -         
N_74_i                                                                                                                                                               Net      -        -       0.747     -            19        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     C        In      -         12.935 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     Y        Out     0.132     13.068 f     -         
sba_req_wr_byte_en_int_4_sqmuxa                                                                                                                                      Net      -        -       0.728     -            17        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     D        In      -         13.796 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     Y        Out     0.192     13.987 f     -         
N_150                                                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[0]      CFG4     C        In      -         14.610 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[0]      CFG4     Y        Out     0.145     14.756 f     -         
sba_req_wr_data_int_10[0]                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[0]              SLE      D        In      -         14.874 f     -         
================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 14.874 is 3.630(24.4%) logic and 11.244(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      14.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.874

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[1] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                                                SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                       Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     C        In      -         0.936 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     Y        Out     0.148     1.084 r      -         
req_resp_state[2]                                                                                                                                                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     D        In      -         1.734 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     Y        Out     0.232     1.966 r      -         
un1_req_resp_state_1_i                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     C        In      -         2.529 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     Y        Out     0.148     2.677 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                                             Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     C        In      -         3.313 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     Y        Out     0.148     3.461 r      -         
instr_m6_i_1_0                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     D        In      -         3.585 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     Y        Out     0.212     3.797 f      -         
machine_m4_i_a3_1                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     D        In      -         3.915 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     Y        Out     0.232     4.147 r      -         
machine_N_9_0                                                                                                                                                        Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     B        In      -         4.265 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     Y        Out     0.083     4.348 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                                 Net      -        -       1.018     -            88        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     C        In      -         5.367 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     Y        Out     0.148     5.514 r      -         
N_1213                                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     B        In      -         6.078 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     Y        Out     0.088     6.165 f      -         
ifu_expipe_req_branch_excpt_req_valid_sx                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     B        In      -         6.284 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     Y        Out     0.084     6.367 r      -         
ifu_expipe_req_branch_excpt_req_valid_net                                                                                                                            Net      -        -       0.904     -            45        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     A        In      -         7.272 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     Y        Out     0.046     7.318 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                                        Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     D        In      -         7.980 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     Y        Out     0.232     8.212 r      -         
cpu_i_req_addr_net[17]                                                                                                                                               Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     D        In      -         8.861 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     Y        Out     0.212     9.073 f      -         
cpu_i_req_is_tcm0_9                                                                                                                                                  Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     D        In      -         9.682 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     Y        Out     0.192     9.874 f      -         
gnt_m2_0_a2_1                                                                                                                                                        Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     C        In      -         10.421 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     Y        Out     0.145     10.567 f     -         
N_126                                                                                                                                                                Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     C        In      -         10.691 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     Y        Out     0.130     10.821 r     -         
cpu_d_req_ready_sig_2_a0                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     C        In      -         10.945 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     Y        Out     0.148     11.093 r     -         
cpu_d_req_ready_sig_x                                                                                                                                                Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     C        In      -         11.211 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     Y        Out     0.148     11.359 r     -         
next_state21                                                                                                                                                         Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     D        In      -         12.021 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     Y        Out     0.168     12.188 r     -         
N_74_i                                                                                                                                                               Net      -        -       0.747     -            19        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     C        In      -         12.935 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     Y        Out     0.132     13.068 f     -         
sba_req_wr_byte_en_int_4_sqmuxa                                                                                                                                      Net      -        -       0.728     -            17        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     D        In      -         13.796 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     Y        Out     0.192     13.987 f     -         
N_150                                                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[1]      CFG4     C        In      -         14.610 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[1]      CFG4     Y        Out     0.145     14.756 f     -         
sba_req_wr_data_int_10[1]                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[1]              SLE      D        In      -         14.874 f     -         
================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 14.874 is 3.630(24.4%) logic and 11.244(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      14.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.874

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[7] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                                                SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                       Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     C        In      -         0.936 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                             CFG3     Y        Out     0.148     1.084 r      -         
req_resp_state[2]                                                                                                                                                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     D        In      -         1.734 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                          CFG4     Y        Out     0.232     1.966 r      -         
un1_req_resp_state_1_i                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     C        In      -         2.529 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                                        CFG4     Y        Out     0.148     2.677 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                                             Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     C        In      -         3.313 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.un6_instr_is_lsu_op_retr_RNICJRF5                                                              CFG4     Y        Out     0.148     3.461 r      -         
instr_m6_i_1_0                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     D        In      -         3.585 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3_1                                                 CFG4     Y        Out     0.212     3.797 f      -         
machine_m4_i_a3_1                                                                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     D        In      -         3.915 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_m4_i_a3                                                   CFG4     Y        Out     0.232     4.147 r      -         
machine_N_9_0                                                                                                                                                        Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     B        In      -         4.265 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P                CFG4     Y        Out     0.083     4.348 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                                 Net      -        -       1.018     -            88        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     C        In      -         5.367 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.exu_alu_result220_RNIE1TC01                                                                        CFG4     Y        Out     0.148     5.514 r      -         
N_1213                                                                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     B        In      -         6.078 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_sx                                                       CFG4     Y        Out     0.088     6.165 f      -         
ifu_expipe_req_branch_excpt_req_valid_sx                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     B        In      -         6.284 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                          CFG4     Y        Out     0.084     6.367 r      -         
ifu_expipe_req_branch_excpt_req_valid_net                                                                                                                            Net      -        -       0.904     -            45        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     A        In      -         7.272 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_m4_e                                                                                                CFG2     Y        Out     0.046     7.318 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                                        Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     D        In      -         7.980 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI6E83G                                                                              CFG4     Y        Out     0.232     8.212 r      -         
cpu_i_req_addr_net[17]                                                                                                                                               Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     D        In      -         8.861 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_i_req_is_tcm0_9                                                                                     CFG4     Y        Out     0.212     9.073 f      -         
cpu_i_req_is_tcm0_9                                                                                                                                                  Net      -        -       0.609     -            7         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     D        In      -         9.682 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2_1_0                                                                          CFG4     Y        Out     0.192     9.874 f      -         
gnt_m2_0_a2_1                                                                                                                                                        Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     C        In      -         10.421 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.gnt_m2_0_a2                                                                              CFG3     Y        Out     0.145     10.567 f     -         
N_126                                                                                                                                                                Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     C        In      -         10.691 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_2_a0                                                                                CFG3     Y        Out     0.130     10.821 r     -         
cpu_d_req_ready_sig_2_a0                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     C        In      -         10.945 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.cpu_d_req_ready_sig_x                                                                                   CFG3     Y        Out     0.148     11.093 r     -         
cpu_d_req_ready_sig_x                                                                                                                                                Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     C        In      -         11.211 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                        CFG4     Y        Out     0.148     11.359 r     -         
next_state21                                                                                                                                                         Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     D        In      -         12.021 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff14_i                    CFG4     Y        Out     0.168     12.188 r     -         
N_74_i                                                                                                                                                               Net      -        -       0.747     -            19        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     C        In      -         12.935 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_4_sqmuxa     CFG4     Y        Out     0.132     13.068 f     -         
sba_req_wr_byte_en_int_4_sqmuxa                                                                                                                                      Net      -        -       0.728     -            17        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     D        In      -         13.796 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_0[0]         CFG4     Y        Out     0.192     13.987 f     -         
N_150                                                                                                                                                                Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[7]      CFG4     C        In      -         14.610 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int_10_1_iv[7]      CFG4     Y        Out     0.145     14.756 f     -         
sba_req_wr_data_int_10[7]                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[7]              SLE      D        In      -         14.874 f     -         
================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 14.874 is 3.630(24.4%) logic and 11.244(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z14|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                       Starting                                                                         Arrival            
Instance                                                                                                                                                                                                               Reference                                   Type     Pin     Net                 Time        Slack  
                                                                                                                                                                                                                       Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                   COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       tmsenb              0.218       -32.246
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                                                                                               COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       endofshift          0.218       -32.148
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[2]                  COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       irReg[2]            0.201       0.691  
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]                  COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       irReg[1]            0.201       0.728  
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[3]                  COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       irReg[3]            0.201       0.930  
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]                  COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       irReg[0]            0.218       1.007  
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[4]                  COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       irReg[4]            0.218       1.039  
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]     COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       currTapState[8]     0.218       1.907  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                                                                                                                 COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       state[0]            0.218       1.911  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                                                                                                                 COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      Q       state[4]            0.218       1.995  
===========================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                             Required            
Instance                                                                                                                                                                                                                Reference                                   Type     Pin     Net                     Time         Slack  
                                                                                                                                                                                                                        Clock                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       gen_N_3_mux_0           5.000        -32.246
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       gen_N_3_mux_0_5         5.000        -32.246
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       gen_N_3_mux_0_3         5.000        -32.201
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       gen_N_3_mux_0_0         5.000        -32.201
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       N_116_i                 5.000        -32.201
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       gen_N_3_mux_0_4         5.000        -32.181
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       currTapState_ns[7]      5.000        -32.181
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[9]      COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       currTapState_ns[9]      5.000        -32.181
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       N_111_i                 5.000        -32.181
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[14]     COREJTAGDEBUG_Z14|iUDRCK_inferred_clock     SLE      D       currTapState_ns[14]     5.000        -32.181
=================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.246

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6] / D
    The start point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                       SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                     Net      -        -       0.118     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[6]     CFG4     D        In      -         36.916 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[6]     CFG4     Y        Out     0.212     37.128 f     -         
gen_N_3_mux_0                                                                                                                                                                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]         SLE      D        In      -         37.246 f     -         
======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.246 is 4.070(10.9%) logic and 33.176(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.246

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                        Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                        SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                      Net      -        -       0.118     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                 Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]     CFG4     D        In      -         36.916 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]     CFG4     Y        Out     0.212     37.128 f     -         
gen_N_3_mux_0_5                                                                                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]         SLE      D        In      -         37.246 f     -         
=======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.246 is 4.070(10.9%) logic and 33.176(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.201

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                        Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                        SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                      Net      -        -       0.118     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                 Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]     CFG4     D        In      -         36.916 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]     CFG4     Y        Out     0.168     37.083 r     -         
N_116_i                                                                                                                                                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]         SLE      D        In      -         37.201 r     -         
=======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.201 is 4.026(10.8%) logic and 33.176(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.201

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                       SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                     Net      -        -       0.118     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]     CFG4     D        In      -         36.916 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]     CFG4     Y        Out     0.168     37.083 r     -         
gen_N_3_mux_0_3                                                                                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]         SLE      D        In      -         37.201 r     -         
======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.201 is 4.026(10.8%) logic and 33.176(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.201

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                       SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                     Net      -        -       0.118     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                               Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                              Net      -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]     CFG4     D        In      -         36.916 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]     CFG4     Y        Out     0.168     37.083 r     -         
gen_N_3_mux_0_0                                                                                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]         SLE      D        In      -         37.201 r     -         
======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.201 is 4.026(10.8%) logic and 33.176(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                          Arrival           
Instance                                                                                           Reference                          Type     Pin     Net                           Time        Slack 
                                                                                                   Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                                                                         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       x41diCq                       0.201       -0.239
jj18Fq6fD0f7D5jGJwpklxcxm3                                                                         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bxel4zyzD5ipLdv97yv6en97J     0.201       -0.192
jj18Fq6fD0f7D5jGJwpklxcxrJ                                                                         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bxel4zyzD5ipLdv97yv6en9Dn     0.218       -0.101
jj18Fq6fD0f7D5jGJwpklxcxxn                                                                         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bxel4zyzD5ipLdv97yv6en9I3     0.218       -0.045
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       DDRPHY_BLK_0_CAL_SELECT       0.201       0.003 
maxtD0Aa054se                                                                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       maxtD0Aa054se                 0.218       0.018 
bvqsB8bGbJ2jarJ                                                                                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bvqsB8bGbJ2jarJ               0.218       0.213 
bvqsB8bGbJ2jaxn                                                                                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bvqsB8bGbJ2jaxn               0.201       0.227 
bvqsB8bGbJ2jabJ                                                                                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       bvqsB8bGbJ2jabJ               0.218       0.241 
b1lnogdCijfnhm3                                                                                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       b1lnogdCijfnhm3               0.218       0.247 
=======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                                 Required           
Instance                Reference                          Type     Pin     Net                                  Time         Slack 
                        Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------
bqcxpnvIwz40BrJ         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       G05GwvClj7EH6IB9jzneDIgLexr          6.000        -0.239
bqcxpnvIwz40Bxn         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       G05GwvClj7EH6IB9k40klu7E127          6.000        -0.239
bqcxpnvIwz40B23         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       G05GwvClj7EH6IB9l9Dp4Jm8c8b          6.000        -0.239
bqcxpnvIwz40B7J         DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       G05GwvClj7EH6IB9mFevcvD1zDr          6.000        -0.239
csCphioyuEI3            DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       bubrF2bxteA67Dn                      6.000        -0.239
csCphioyuFbJ            DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       bubrF2bxteA67I3                      6.000        -0.239
csCphioyuFhn            DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       bubrF2bxteA68bJ                      6.000        -0.239
csCphioyuFm3            DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       bubrF2bxteA68hn                      6.000        -0.239
emxFmtJg8rbi1bgFabJ     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      EN      cBg9vqrFtavziiByJDD36Lzce6Gx82Jj     5.873        -0.197
emxFmtJg8rbi1bgFahn     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      EN      cBg9vqrFtavziiByJDD36Lzce6Gx82Jj     5.873        -0.197
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      6.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                8
    Starting point:                          jj18Fq6fD0f7D5jGJwpklxcxhn / Q
    Ending point:                            bqcxpnvIwz40BrJ / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                         SLE      Q        Out     0.201     0.201 f     -         
x41diCq                                            Net      -        -       0.674     -           12        
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     D        In      -         0.875 f     -         
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     Y        Out     0.192     1.067 f     -         
GhztItb3r3hbtDchoHBafAltdI3                        Net      -        -       0.962     -           63        
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     D        In      -         2.029 f     -         
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     Y        Out     0.232     2.261 r     -         
dcBzb4rbg                                          Net      -        -       0.904     -           45        
0uLcGEmhxuG9qahdoqhn                               CFG4     C        In      -         3.165 r     -         
0uLcGEmhxuG9qahdoqhn                               CFG4     Y        Out     0.132     3.297 f     -         
0uLcGEmhxuG9qahdoqhn                               Net      -        -       0.547     -           3         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     D        In      -         3.844 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     Y        Out     0.192     4.036 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     Net      -        -       0.118     -           1         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     D        In      -         4.154 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     Y        Out     0.192     4.346 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         Net      -        -       0.124     -           2         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     D        In      -         4.470 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     Y        Out     0.192     4.661 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                Net      -        -       0.686     -           18        
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     B        In      -         5.347 f     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     Y        Out     0.084     5.431 r     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   Net      -        -       0.639     -           28        
G05GwvClj7EH6IB9jzneDIgLexr                        CFG2     A        In      -         6.070 r     -         
G05GwvClj7EH6IB9jzneDIgLexr                        CFG2     Y        Out     0.051     6.121 r     -         
G05GwvClj7EH6IB9jzneDIgLexr                        Net      -        -       0.118     -           1         
bqcxpnvIwz40BrJ                                    SLE      D        In      -         6.239 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 6.239 is 1.466(23.5%) logic and 4.773(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      6.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                8
    Starting point:                          jj18Fq6fD0f7D5jGJwpklxcxhn / Q
    Ending point:                            bqcxpnvIwz40Bxn / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                         SLE      Q        Out     0.201     0.201 f     -         
x41diCq                                            Net      -        -       0.674     -           12        
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     D        In      -         0.875 f     -         
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     Y        Out     0.192     1.067 f     -         
GhztItb3r3hbtDchoHBafAltdI3                        Net      -        -       0.962     -           63        
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     D        In      -         2.029 f     -         
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     Y        Out     0.232     2.261 r     -         
dcBzb4rbg                                          Net      -        -       0.904     -           45        
0uLcGEmhxuG9qahdoqhn                               CFG4     C        In      -         3.165 r     -         
0uLcGEmhxuG9qahdoqhn                               CFG4     Y        Out     0.132     3.297 f     -         
0uLcGEmhxuG9qahdoqhn                               Net      -        -       0.547     -           3         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     D        In      -         3.844 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     Y        Out     0.192     4.036 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     Net      -        -       0.118     -           1         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     D        In      -         4.154 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     Y        Out     0.192     4.346 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         Net      -        -       0.124     -           2         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     D        In      -         4.470 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     Y        Out     0.192     4.661 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                Net      -        -       0.686     -           18        
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     B        In      -         5.347 f     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     Y        Out     0.084     5.431 r     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   Net      -        -       0.639     -           28        
G05GwvClj7EH6IB9k40klu7E127                        CFG2     A        In      -         6.070 r     -         
G05GwvClj7EH6IB9k40klu7E127                        CFG2     Y        Out     0.051     6.121 r     -         
G05GwvClj7EH6IB9k40klu7E127                        Net      -        -       0.118     -           1         
bqcxpnvIwz40Bxn                                    SLE      D        In      -         6.239 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 6.239 is 1.466(23.5%) logic and 4.773(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      6.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                8
    Starting point:                          jj18Fq6fD0f7D5jGJwpklxcxhn / Q
    Ending point:                            bqcxpnvIwz40B23 / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                         SLE      Q        Out     0.201     0.201 f     -         
x41diCq                                            Net      -        -       0.674     -           12        
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     D        In      -         0.875 f     -         
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     Y        Out     0.192     1.067 f     -         
GhztItb3r3hbtDchoHBafAltdI3                        Net      -        -       0.962     -           63        
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     D        In      -         2.029 f     -         
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     Y        Out     0.232     2.261 r     -         
dcBzb4rbg                                          Net      -        -       0.904     -           45        
0uLcGEmhxuG9qahdoqhn                               CFG4     C        In      -         3.165 r     -         
0uLcGEmhxuG9qahdoqhn                               CFG4     Y        Out     0.132     3.297 f     -         
0uLcGEmhxuG9qahdoqhn                               Net      -        -       0.547     -           3         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     D        In      -         3.844 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     Y        Out     0.192     4.036 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     Net      -        -       0.118     -           1         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     D        In      -         4.154 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     Y        Out     0.192     4.346 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         Net      -        -       0.124     -           2         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     D        In      -         4.470 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     Y        Out     0.192     4.661 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                Net      -        -       0.686     -           18        
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     B        In      -         5.347 f     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     Y        Out     0.084     5.431 r     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   Net      -        -       0.639     -           28        
G05GwvClj7EH6IB9l9Dp4Jm8c8b                        CFG2     A        In      -         6.070 r     -         
G05GwvClj7EH6IB9l9Dp4Jm8c8b                        CFG2     Y        Out     0.051     6.121 r     -         
G05GwvClj7EH6IB9l9Dp4Jm8c8b                        Net      -        -       0.118     -           1         
bqcxpnvIwz40B23                                    SLE      D        In      -         6.239 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 6.239 is 1.466(23.5%) logic and 4.773(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      6.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                8
    Starting point:                          jj18Fq6fD0f7D5jGJwpklxcxhn / Q
    Ending point:                            bqcxpnvIwz40B7J / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                         SLE      Q        Out     0.201     0.201 f     -         
x41diCq                                            Net      -        -       0.674     -           12        
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     D        In      -         0.875 f     -         
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     Y        Out     0.192     1.067 f     -         
GhztItb3r3hbtDchoHBafAltdI3                        Net      -        -       0.962     -           63        
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     D        In      -         2.029 f     -         
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     Y        Out     0.232     2.261 r     -         
dcBzb4rbg                                          Net      -        -       0.904     -           45        
0uLcGEmhxuG9qahdoqhn                               CFG4     C        In      -         3.165 r     -         
0uLcGEmhxuG9qahdoqhn                               CFG4     Y        Out     0.132     3.297 f     -         
0uLcGEmhxuG9qahdoqhn                               Net      -        -       0.547     -           3         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     D        In      -         3.844 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     Y        Out     0.192     4.036 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     Net      -        -       0.118     -           1         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     D        In      -         4.154 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     Y        Out     0.192     4.346 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         Net      -        -       0.124     -           2         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     D        In      -         4.470 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     Y        Out     0.192     4.661 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                Net      -        -       0.686     -           18        
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     B        In      -         5.347 f     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     Y        Out     0.084     5.431 r     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   Net      -        -       0.639     -           28        
G05GwvClj7EH6IB9mFevcvD1zDr                        CFG2     A        In      -         6.070 r     -         
G05GwvClj7EH6IB9mFevcvD1zDr                        CFG2     Y        Out     0.051     6.121 r     -         
G05GwvClj7EH6IB9mFevcvD1zDr                        Net      -        -       0.118     -           1         
bqcxpnvIwz40B7J                                    SLE      D        In      -         6.239 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 6.239 is 1.466(23.5%) logic and 4.773(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      6.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                8
    Starting point:                          jj18Fq6fD0f7D5jGJwpklxcxhn / Q
    Ending point:                            csCphioyuEI3 / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.000 period=6.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
jj18Fq6fD0f7D5jGJwpklxcxhn                         SLE      Q        Out     0.201     0.201 f     -         
x41diCq                                            Net      -        -       0.674     -           12        
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     D        In      -         0.875 f     -         
oC20k8w0BgkydmLrH3ImJwI8gvaKshI18                  CFG4     Y        Out     0.192     1.067 f     -         
GhztItb3r3hbtDchoHBafAltdI3                        Net      -        -       0.962     -           63        
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     D        In      -         2.029 f     -         
bcCj0n88zE64aotd2K5s6nEptjbc                       CFG4     Y        Out     0.232     2.261 r     -         
dcBzb4rbg                                          Net      -        -       0.904     -           45        
0uLcGEmhxuG9qahdoqhn                               CFG4     C        In      -         3.165 r     -         
0uLcGEmhxuG9qahdoqhn                               CFG4     Y        Out     0.132     3.297 f     -         
0uLcGEmhxuG9qahdoqhn                               Net      -        -       0.547     -           3         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     D        In      -         3.844 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     CFG4     Y        Out     0.192     4.036 f     -         
l9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG     Net      -        -       0.118     -           1         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     D        In      -         4.154 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         CFG4     Y        Out     0.192     4.346 f     -         
d8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj         Net      -        -       0.124     -           2         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     D        In      -         4.470 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                CFG4     Y        Out     0.192     4.661 f     -         
bI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj                Net      -        -       0.686     -           18        
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     B        In      -         5.347 f     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   CFG4     Y        Out     0.084     5.431 r     -         
cBg9vqrFtavziiByJDD36Lzce6Gx82Jj                   Net      -        -       0.639     -           28        
bubrF2bxteA67Dn                                    CFG2     A        In      -         6.070 r     -         
bubrF2bxteA67Dn                                    CFG2     Y        Out     0.051     6.121 r     -         
bubrF2bxteA67Dn                                    Net      -        -       0.118     -           1         
csCphioyuEI3                                       SLE      D        In      -         6.239 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 6.239 is 1.466(23.5%) logic and 4.773(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT2
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                              Arrival           
Instance                                   Reference                          Type     Pin     Net               Time        Slack 
                                           Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_0/CCC_0/pll_inst_0/OUT2     IOD      TX      IOD_A_12_TX_0     2.691       -2.139
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type                Pin     Net               Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_0/CCC_0/pll_inst_0/OUT2     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     1.500        -2.139
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.500

    - Propagation time:                      3.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.139

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT2 [rising] (rise=0.000 fall=0.750 period=1.500) on pin HS_IO_CLK[0]
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.691     2.691 r     -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.639 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 3.639 is 2.691(73.9%) logic and 0.948(26.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                           Arrival          
Instance                                   Reference                                                                       Type     Pin     Net               Time        Slack
                                           Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     IOD      TX      IOD_A_12_TX_0     2.481       6.571
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                                      Required          
Instance                          Reference                                                                       Type                Pin     Net               Time         Slack
                                  Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     10.000       6.571
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.571

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin TX_DQS_270
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.481     2.481 r     -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.429 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 3.429 is 2.481(72.4%) logic and 0.948(27.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                             Arrival            
Instance                                                                      Reference     Type      Pin          Net             Time        Slack  
                                                                              Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.793
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -26.963
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.675  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.695  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.739  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.760  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.776  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.792  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       7.025  
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       7.061  
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                               Required            
Instance                                                                                                                                                                                                                Reference     Type     Pin     Net                     Time         Slack  
                                                                                                                                                                                                                        Clock                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      System        SLE      D       gen_N_3_mux_0           10.000       -27.793
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     System        SLE      D       gen_N_3_mux_0_5         10.000       -27.793
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      System        SLE      D       gen_N_3_mux_0_3         10.000       -27.748
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      System        SLE      D       gen_N_3_mux_0_0         10.000       -27.748
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     System        SLE      D       N_116_i                 10.000       -27.748
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      System        SLE      D       gen_N_3_mux_0_4         10.000       -27.728
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      System        SLE      D       currTapState_ns[7]      10.000       -27.728
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[9]      System        SLE      D       currTapState_ns[9]      10.000       -27.728
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     System        SLE      D       N_111_i                 10.000       -27.728
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[14]     System        SLE      D       currTapState_ns[14]     10.000       -27.728
===================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.792
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.792

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                  UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                    Net       -        -       0.948     -            6         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net       -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[6]     CFG4      D        In      -         37.462 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[6]     CFG4      Y        Out     0.212     37.675 f     -         
gen_N_3_mux_0                                                                                                                                                                                                              Net       -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]         SLE       D        In      -         37.792 f     -         
=======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.792 is 3.787(10.0%) logic and 34.006(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.792
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.792

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                        Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                   UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                     Net       -        -       0.948     -            6         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                 Net       -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]     CFG4      D        In      -         37.462 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]     CFG4      Y        Out     0.212     37.675 f     -         
gen_N_3_mux_0_5                                                                                                                                                                                                             Net       -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]         SLE       D        In      -         37.792 f     -         
========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.792 is 3.787(10.0%) logic and 34.006(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.748
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.748

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                        Type      Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                   UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                     Net       -        -       0.948     -            6         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                   CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                              BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                 Net       -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]     CFG4      D        In      -         37.462 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]     CFG4      Y        Out     0.168     37.630 r     -         
N_116_i                                                                                                                                                                                                                     Net       -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]         SLE       D        In      -         37.748 r     -         
========================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.748 is 3.742(9.9%) logic and 34.006(90.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.748
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.748

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                  UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                    Net       -        -       0.948     -            6         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net       -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]     CFG4      D        In      -         37.462 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]     CFG4      Y        Out     0.168     37.630 r     -         
gen_N_3_mux_0_3                                                                                                                                                                                                            Net       -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]         SLE       D        In      -         37.748 r     -         
=======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.748 is 3.742(9.9%) logic and 34.006(90.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.748
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.748

    Number of logic level(s):                36
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|iUDRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                       Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                       Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                  UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                    Net       -        -       0.948     -            6         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                  CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                               Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                             BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                              Net       -        -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                            BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_0_0_TGT_TMS_0                                                                                                                                                                                                Net       -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]     CFG4      D        In      -         37.462 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]     CFG4      Y        Out     0.168     37.630 r     -         
gen_N_3_mux_0_0                                                                                                                                                                                                            Net       -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]         SLE       D        In      -         37.748 r     -         
=======================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.748 is 3.742(9.9%) logic and 34.006(90.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":63:0:63:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":64:0:64:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":65:0:65:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous 
None

Finished final timing analysis (Real Time elapsed 0h:05m:22s; CPU Time elapsed 0h:05m:19s; Memory used current: 414MB peak: 577MB)


Finished timing report (Real Time elapsed 0h:05m:22s; CPU Time elapsed 0h:05m:19s; Memory used current: 414MB peak: 577MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BANKCTRL_HSIO   1 use
BANKEN          1 use
BIBUF_DIFF_DQS  2 uses
BUFD            102 uses
CLKINT          13 uses
CLKINT_PRESERVE  1 use
DFN1            1 use
DLL             1 use
HS_IO_CLK       2 uses
INIT            1 use
IOD             52 uses
LANECTRL        3 uses
OUTBUF_FEEDBACK  1 use
OUTBUF_FEEDBACK_DIFF  1 use
PLL             2 uses
TRIBUFF_FEEDBACK  2 uses
UJTAG           1 use
CFG1           213 uses
CFG2           2535 uses
CFG3           5322 uses
CFG4           8491 uses

Carry cells:
ARI1            3098 uses - used for arithmetic functions
ARI1            717 uses - used for Wide-Mux implementation
Total ARI1      3815 uses


Sequential Cells: 
SLE            14082 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 71
I/O primitives: 57
BIBUF          16 uses
INBUF          4 uses
OUTBUF         10 uses
TRIBUFF        27 uses


Global Clock Buffers: 13

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 50 of 952 (5%)
Total Block RAMs (RAM64x12) : 80 of 2772 (2%)

Total LUTs:    20376

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 960; LUTs = 960;
RAM1K20  Interface Logic : SLEs = 1800; LUTs = 1800;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  14082 + 960 + 1800 + 0 = 16842;
Total number of LUTs after P&R:  20376 + 960 + 1800 + 0 = 23136;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:05m:23s; CPU Time elapsed 0h:05m:20s; Memory used current: 182MB peak: 577MB)

Process took 0h:05m:23s realtime, 0h:05m:20s cputime
# Wed Oct 19 20:35:56 2022

###########################################################]
