#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb  6 12:39:34 2026
# Process ID         : 183279
# Current directory  : /root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga
# Command line       : vivado -mode batch -source program.tcl
# Log file           : /root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/vivado.log
# Journal file       : /root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/vivado.jou
# Running On         : design-lab
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 9700X 8-Core Processor
# CPU Frequency      : 5544.971 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32651 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41241 MB
# Available Virtual  : 39633 MB
#-----------------------------------------------------------
source program.tcl
# set_param general.maxThreads 16
# set_param synth.maxThreads 8
# set_param place.maxThreads 16
# set_param route.maxThreads 16
# set FPGA_PART "xc7vx690tffg1761-3"
# set FPGA_TOP  "fpga"
# set FPGA_ARCH "virtex7"
# set bitfile "${FPGA_TOP}.bit"
# puts "=========================================="
==========================================
# puts " Programando FPGA:"
 Programando FPGA:
# puts "  - Arquitectura: $FPGA_ARCH"
  - Arquitectura: virtex7
# puts "  - Parte:        $FPGA_PART"
  - Parte:        xc7vx690tffg1761-3
# puts "  - Top module:   $FPGA_TOP"
  - Top module:   fpga
# puts "  - Bitstream:    $bitfile"
  - Bitstream:    fpga.bit
# puts "=========================================="
==========================================
# open_hw
WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-11:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210301763131A
# set device [lindex [get_hw_devices] 0]
# current_hw_device $device
# refresh_hw_device -update_hw_probes false $device
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# set_property PROGRAM.FILE $bitfile $device
# program_hw_devices $device
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device $device
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# puts "✅ FPGA ($FPGA_PART) programada correctamente con $bitfile"
✅ FPGA (xc7vx690tffg1761-3) programada correctamente con fpga.bit
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210301763131A
# disconnect_hw_server
# close_hw_manager
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 12:39:41 2026...
