$date
	Mon May 23 15:52:40 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ShiftPToS_tb $end
$var wire 1 ! sOut $end
$var reg 1 " Clock $end
$var reg 10 # data [9:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$var reg 1 & sIn $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 10 ' data [9:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 & sIn $end
$var wire 1 ! sOut $end
$var reg 10 ( temp [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 (
b0 '
0&
0%
0$
b0 #
1"
x!
$end
#1
0"
#2
z!
bz (
1%
1"
#3
0"
#4
1!
b1000010100 (
1&
1$
b1000010100 #
b1000010100 '
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
0&
0$
1"
#11
0"
#12
0!
b101000 (
1"
#13
0"
#14
b1010000 (
1"
#15
0"
#16
b10100000 (
1"
#17
0"
#18
b101000000 (
1"
#19
0"
#20
1!
b1010000000 (
1"
#21
0"
#22
0!
b100000000 (
1&
1"
#23
0"
#24
1!
b1000000001 (
1"
#25
0"
#26
0!
b11 (
1"
#27
0"
#28
b111 (
1"
#29
0"
#30
1!
b1000010100 (
1$
1"
#31
0"
#32
1"
