*.*\#
\#*
.\#*
*.*~
hdl/ip_cores/*
modelsim.ini
vsim.wlf
work
*.bak
hdl/syn/spec_1_1/*