Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  9 11:43:32 2018
| Host         : nitpum running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.553        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.553        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.828ns (16.712%)  route 4.126ns (83.288%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.181    10.107    nolabel_line29/state_reg[1]_0
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line29/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.828ns (16.712%)  route 4.126ns (83.288%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.181    10.107    nolabel_line29/state_reg[1]_0
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line29/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.828ns (16.712%)  route 4.126ns (83.288%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.181    10.107    nolabel_line29/state_reg[1]_0
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line29/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.828ns (16.712%)  route 4.126ns (83.288%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.181    10.107    nolabel_line29/state_reg[1]_0
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line29/state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.828ns (16.720%)  route 4.124ns (83.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.179    10.105    nolabel_line29/state_reg[1]_0
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line29/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.828ns (16.720%)  route 4.124ns (83.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.179    10.105    nolabel_line29/state_reg[1]_0
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line29/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.828ns (16.720%)  route 4.124ns (83.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.179    10.105    nolabel_line29/state_reg[1]_0
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line29/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.828ns (16.720%)  route 4.124ns (83.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          1.179    10.105    nolabel_line29/state_reg[1]_0
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line29/state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.828ns (17.719%)  route 3.845ns (82.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          0.900     9.825    nolabel_line29/state_reg[1]_0
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[1]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    nolabel_line29/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.828ns (17.719%)  route 3.845ns (82.281%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.812     6.420    nolabel_line29/state[4]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  nolabel_line29/state[0]_i_6/O
                         net (fo=1, routed)           1.149     7.694    nolabel_line29/state[0]_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.818 f  nolabel_line29/state[0]_i_2/O
                         net (fo=2, routed)           0.984     8.802    nolabel_line29/state[0]_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  nolabel_line29/state[27]_i_1/O
                         net (fo=31, routed)          0.900     9.825    nolabel_line29/state_reg[1]_0
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[2]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    nolabel_line29/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line29/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line29/state[20]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line29/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line29/data0[20]
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line29/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  nolabel_line29/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line29/state_reg[24]/Q
                         net (fo=2, routed)           0.117     1.727    nolabel_line29/state[24]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  nolabel_line29/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.835    nolabel_line29/data0[24]
    SLICE_X65Y20         FDRE                                         r  nolabel_line29/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  nolabel_line29/state_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line29/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line29/state_reg[4]/Q
                         net (fo=2, routed)           0.117     1.732    nolabel_line29/state[4]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  nolabel_line29/state0_carry/O[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line29/data0[4]
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  nolabel_line29/state_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line29/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line29/state_reg[12]/Q
                         net (fo=2, routed)           0.119     1.732    nolabel_line29/state[12]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  nolabel_line29/state0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line29/data0[12]
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line29/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line29/state_reg[16]/Q
                         net (fo=2, routed)           0.119     1.731    nolabel_line29/state[16]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  nolabel_line29/state0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.839    nolabel_line29/data0[16]
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line29/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  nolabel_line29/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line29/state_reg[8]/Q
                         net (fo=2, routed)           0.120     1.734    nolabel_line29/state[8]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  nolabel_line29/state0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.842    nolabel_line29/data0[8]
    SLICE_X65Y16         FDRE                                         r  nolabel_line29/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  nolabel_line29/state_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line29/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line29/state_reg[9]/Q
                         net (fo=2, routed)           0.114     1.727    nolabel_line29/state[9]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  nolabel_line29/state0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.842    nolabel_line29/data0[9]
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line29/state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line29/state_reg[15]/Q
                         net (fo=2, routed)           0.120     1.733    nolabel_line29/state[15]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  nolabel_line29/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.844    nolabel_line29/data0[15]
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  nolabel_line29/state_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line29/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line29/state_reg[19]/Q
                         net (fo=2, routed)           0.120     1.732    nolabel_line29/state[19]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  nolabel_line29/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.843    nolabel_line29/data0[19]
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  nolabel_line29/state_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line29/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line29/state_reg[11]/Q
                         net (fo=2, routed)           0.120     1.734    nolabel_line29/state[11]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  nolabel_line29/state0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line29/data0[11]
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    nolabel_line29/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line29/state_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line29/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   nolabel_line29/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   nolabel_line29/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   nolabel_line29/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   nolabel_line29/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   nolabel_line29/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   nolabel_line29/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   nolabel_line29/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   nolabel_line29/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   nolabel_line29/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   nolabel_line29/state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   nolabel_line29/state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   nolabel_line29/state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   nolabel_line29/state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   nolabel_line29/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   nolabel_line29/state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   nolabel_line29/state_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line29/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   nolabel_line29/state_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   nolabel_line29/state_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   nolabel_line29/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   nolabel_line29/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   nolabel_line29/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   nolabel_line29/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line29/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line29/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line29/state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   nolabel_line29/state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   nolabel_line29/state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   nolabel_line29/state_reg[5]/C



