[["A Cell-Replicating Approach to Minicut-Based Circuit Partitioning.", ["Chuck Kring", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1991.185175", 4], ["On Clustering for Minimum Delay/Area.", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185176", 4], ["Fast Spectral Methods for Ratio Cut Partitioning and Clustering.", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1991.185177", 4], ["iMACSIM: A Program for Multi-Level Analog Circuit Simulation.", ["Jaidip Singh", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1991.185179", 4], ["A Modified Envelope-Following Approach to Clocked Analog Circuit Simulation.", ["Luis Miguel Silveira", "Jacob White", "Steven B. Leeb"], "https://doi.org/10.1109/ICCAD.1991.185180", 4], ["An Accelerated Steady-State Method for Networks with Internally Controlled Switches.", ["David Bedrosian", "Jiri Vlach"], "https://doi.org/10.1109/ICCAD.1991.185181", 4], ["Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths.", ["James J. Kim", "Fadi J. Kurdahi", "Nohbyung Park"], "https://doi.org/10.1109/ICCAD.1991.185183", 4], ["Layout-Area Models for High-Level Synthesis.", ["Allen C.-H. Wu", "Viraphol Chaiyakul", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185184", 4], ["Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits.", ["Shi-Zheng Lin", "Cheng-Tsung Hwang", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1991.185185", 4], ["A New Performance Driven Placement Algorithm.", ["Tong Gao", "Pravo M. Vaidya", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185187", 4], ["RITUAL: Performance Driven Placement Algorithm for Small Cell ICs.", ["Arvind Srinivasan", "Kamal Chaudhary", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1991.185188", 4], ["Wafer Packing for Full Mask Exposure Fabrication.", ["Ching-Ting Wu", "Andrew Lim", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185189", 4], ["A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping.", ["Sang-Gil Choi", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1991.185190", 4], ["An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation.", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1109/ICCAD.1991.185192", 4], ["Delay and Crosstalk Simulation of High-Speed VLSI Interconnects with Nonlinear Terminations.", ["Dong H. Xie", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1991.185193", 4], ["Retarded Models for PC Board Interconnects - Or How the Speed of Light Affects your SPICE Circuit Simulation.", ["Hansruedi Heeb", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1991.185194", 4], ["Evaluating RC-Interconnect Using Moment-Matching Approximations.", ["Nanda Gopal", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1991.185195", 4], ["The Effects of False Paths in High-Level Synthesis.", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1991.185197", 4], ["A Scheduling Algorithm for Conditional Resource Sharing.", ["Taewhan Kim", "Jane W.-S. Liu", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185198", 4], ["Optimizing Resource Utilization Using Transformations.", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1991.185199", 4], ["An Algorithm for Component Selection in Performance Optimized Scheduling.", ["Loganath Ramachandran", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185200", 4], ["Optimal Module Implementation and Its Application to Transistor Placement.", ["T. W. Her", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185202", 4], ["Track Assignment in the Pathway Datapath Layout Assembler.", ["Amnon Baron Cohen", "Michael Shechory"], "https://doi.org/10.1109/ICCAD.1991.185203", 4], ["Flexible Block-Multiplier Generation.", ["H. M. A. M. Arts", "Jos T. J. van Eijndhoven", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1991.185204", 4], ["Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications.", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern"], "https://doi.org/10.1109/ICCAD.1991.185206", 4], ["Conjugate Direction Waveform Methods for Transient Two-Dimensional Simulation for MOS Devices.", ["Andrew Lumsdaine", "Mark W. Reichelt", "Jacob White"], "https://doi.org/10.1109/ICCAD.1991.185207", 4], ["Transient Sensitivity Computation for Waveform Relaxation Based Timing Simulation.", ["Chun-Jung Chen", "Jyuo-Min Shyu", "Wu-Shiung Feng"], "https://doi.org/10.1109/ICCAD.1991.185208", 4], ["Heuristic Minimazation of Multiple-Valued Relations.", ["Yosinori Watanabe", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185210", 4], ["LSAT-An Algorithm for the Synthesis of Two Level Threshold Gate Networks.", ["Arlindo L. Oliveira", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185211", 4], ["Layout Driven Logic Restructuring/Decomposition.", ["Massoud Pedram", "Narasimha B. Bhat"], "https://doi.org/10.1109/ICCAD.1991.185212", 4], ["Data Framework for VLSI Design.", ["Amir Milo", "Smadar Nehab"], "https://doi.org/10.1109/ICCAD.1991.185214", 4], ["SLIM: A System for ASIC Library Management.", ["Mahesh Mehendale", "P. Murugavel", "M. Poornima"], "https://doi.org/10.1109/ICCAD.1991.185215", 4], ["Estimating Essential Design Characteristics to Support Project Planning for ASIC Design Management.", ["Klaus D. Muller-Glaser", "K. Kirsch", "Karl Neusinger"], "https://doi.org/10.1109/ICCAD.1991.185216", 4], ["Rapid-Prototyping of Hardware and Software in a Unified Framework.", ["Mani B. Srivastava", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1991.185217", 4], ["Improved Methods for IC Yield and Quality Optimization Using Surface Integrals.", ["Peter Feldmann", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185219", 4], ["New Simulation Methods for MOS VLSI Timing and Reliability.", ["Yung-Ho Shih", "Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1991.185220", 4], ["Circuit Optimization Driven by Worst-Case Distances.", ["Kurt Antreich", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1991.185221", 4], ["Circuit Performance Variability Reduction: Principles, Problems, and Practical Solutions.", ["M. A. Styblinski", "J. C. Zhang"], "https://doi.org/10.1109/ICCAD.1991.185222", 4], ["Delay Computation in Combinational Logic Circuits: Theory and Algorithms.", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1991.185224", 4], ["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions.", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", 4], ["Performance Enhancement through the Generalized Bypass Transform.", ["Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Sartaj Sahni"], "https://doi.org/10.1109/ICCAD.1991.185226", 4], ["Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing.", ["Herve J. Touati", "Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185227", 4], ["DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits.", ["Torsten Gruning", "Udo Mahlstedt", "Hartmut Koopmeiners"], "https://doi.org/10.1109/ICCAD.1991.185229", 4], ["Knowledge-Based Debugging of ASICs: Real Case Study and Performance Analysis.", ["M. Marzouki", "F. L. Vargas"], "https://doi.org/10.1109/ICCAD.1991.185230", 4], ["BETA: Behavioral Testability Analysis.", ["Chung-Hsing Chen", "Chienwen Wu", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1991.185231", 4], ["Path Sensitization in Critical Path Problem.", ["Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185233", 4], ["FPD - An Environment for Exact Timing Analysis.", ["Joao P. Marques Silva", "Karem A. Sakallah", "Luis M. Vidigal"], "https://doi.org/10.1109/ICCAD.1991.185234", 4], ["A New Approach to Solving False Path Problem in Timing Analysis.", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1109/ICCAD.1991.185235", 4], ["State Assignment Based on the Reduced Dependency Theory and Recent Experimental Results.", ["Christopher Duff", "Gabriele Saucier"], "https://doi.org/10.1109/ICCAD.1991.185237", 4], ["A Flexible Scheme for State Assignment Based on Characteristics of the FSM.", ["Biswadip Mitra", "Preeti Ranjan Panda", "Parimal Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1991.185238", 4], ["Encoding Multiple Outputs for Improved Column Compaction.", ["David Binger", "David Knapp"], "https://doi.org/10.1109/ICCAD.1991.185239", 4], ["Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware.", ["Debaditya Mukherjee", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185241", 4], ["BISTSYN - A Built-In Self-Test Synthesizer.", ["Chien-In Henry Chen"], "https://doi.org/10.1109/ICCAD.1991.185242", 4], ["Comparison of Random Test Vector Generation Strategies.", ["Warren H. Debany Jr.", "Carlos R. P. Hartmann", "Pramod K. Varshney", "Kishan G. Mehrotra"], "https://doi.org/10.1109/ICCAD.1991.185243", 4], ["Built-In Self-Test for Multi-Port RAMs.", ["Vladimir Castro Alves", "Michael Nicolaidis", "P. Lestrat", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1991.185244", 4], ["The Hercules CAD Task Management System.", ["Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185246", 4], ["The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment.", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1109/ICCAD.1991.185247", 4], ["SADE: A Graphical Tool for VHDL-Based System Analysis.", ["Jukka Lahti", "Matti Sipola", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1991.185248", 4], ["System Specification and Synthesis with the SpecCharts Language.", ["Sanjiv Narayan", "Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185249", 4], ["Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory.", ["J. Vanhoof", "Ivo Bolsens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185251", 4], ["Post-Processor for Data Path Synthesis Using Multiport Memories.", ["Imtiaz Ahmad", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185252", 4], ["Clustering Techniques for Register Optimization During Scheduling Preprocessing.", ["Francis Depuydt", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185253", 4], ["Scheduling in Programmable Video Signal Processors.", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", 4], ["Circuit Comparison by Hierarchical Pattern Matching.", ["Georg Pelz", "Uli Roettcher"], "https://doi.org/10.1109/ICCAD.1991.185256", 4], ["HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs.", ["Keh-Jeng Chang", "Soo-Young Oh", "Ken Lee"], "https://doi.org/10.1109/ICCAD.1991.185257", 4], ["Hierarchical Analyzer for VLSI Power Supply Networks Based on a New Reduction Method.", ["Takeshi Yoshitome"], "https://doi.org/10.1109/ICCAD.1991.185258", 4], ["Automatic Detection of MOS Synchronizers for Timing Verification.", ["Joel Grodstein", "Nick Rethman", "Rahul Razdan", "Gabriel P. Bischoff"], "https://doi.org/10.1109/ICCAD.1991.185260", 4], ["Static Timing Analysis Using Interval Constraints.", ["Ronald B. Stewart", "Jacques Benkoski"], "https://doi.org/10.1109/ICCAD.1991.185261", 4], ["The Calculation of Signal Stable Ranges in Combinational Circuits.", ["Li-Ren Liu", "Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185262", 4], ["Automatic Synthesis of Locally-Clocked Asynchronous State Machines.", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1991.185264", 4], ["Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications.", ["Cho W. Moon", "Paul R. Stephan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185265", 4], ["Synthesis for Testability Techniques for Asynchronous Circuits.", ["Kurt Keutzer", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185266", 4], ["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers.", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", 4], ["Exact Zero Skew.", ["Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1991.185269", 4], ["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine.", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", 4], ["A Parallel Steiner Heuristic for Wirelength Estimation of Large Net Populations.", ["Rajeev Jayaraman", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1991.185271", 4], ["Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis.", ["Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1991.185273", 4], ["Bipolar Timing Modeling Including Interconnects Based on Parametric Correction.", ["Andrew T. Yang", "Yu-Hsu Chang"], "https://doi.org/10.1109/ICCAD.1991.185274", 4], ["A Stimulus/Response System Based on Hierarchical Timing Diagrams.", ["Karim Khordoc", "Mario Dufresne", "Eduard Cerny"], "https://doi.org/10.1109/ICCAD.1991.185275", 4], ["Obtaining Functionally Equivalent Simulations using VHDL and a Time-Shift Transformation.", ["Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185276", 4], ["Converting Combinational Circuits into Pipelined Data Paths.", ["Andreas Munzner", "Gunter Hemme"], "https://doi.org/10.1109/ICCAD.1991.185278", 4], ["An ATPG-Based Approach to Sequential Logic Optimization.", ["Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1991.185279", 4], ["Calculating Resetability and Reset Sequences.", ["Carl Pixley", "Gary Beihl"], "https://doi.org/10.1109/ICCAD.1991.185280", 4], ["Verification of Relations Between Synchronous Machines.", ["Filip Van Aelten", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185281", 4], ["A Behavioral Representation for Nyquist Rate A/D Converters.", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli", "Georges G. E. Gielen", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1991.185283", 4], ["Automating Analog Circuit Design using Constrained Optimization Techniques.", ["Prabir C. Maulik", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185284", 4], ["Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II.", ["John M. Cohn", "David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185285", 4], ["A Fault Oriented Partial Scan Design Approach.", ["Vivek Chickermane", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185287", 4], ["Timing-Driven Partial Scan.", ["Jing-Yang Jou", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1991.185288", 4], ["Ordering Storage Elements in a Single Scan Chain.", ["Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185289", 4], ["Finite State Machine Decomposition by Transition Pairing.", ["James H. Kukula", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185291", 4], ["Don't Care Sequences and the Optimization of Interacting Finite State Machines.", ["June-Kyung Rho", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185292", 4], ["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition.", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", 4], ["Algorithms for Three-Layer Over-The-Cell Channel Routing.", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185295", 4], ["A New Model for Over-The-Cell Channel Routing with Three Layers.", ["Masayuki Terai", "Kazuhiro Takahashi", "Kazuo Nakajima", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1991.185296", 4], ["A Channel Router for Single Layer Customization Technology.", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", 4], ["A Hierarchical Methodology to Improve Channel Routing by Pin Permutation.", ["Cliff Yungchin Hou", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185298", 4], ["A New Test Generation Method for Sequential Circuits.", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185300", 4], ["Test Generation for Synchronous Sequential Circuits Based on Fault Extraction.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185301", 4], ["Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy.", ["Irith Pomeranz", "Sudhakar M. Reddy", "Lakshmi N. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185302", 4], ["A Signal-Driven Discrete Relaxation Technique for Architectural Level Test Generation.", ["Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185303", 4], ["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms.", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", 4], ["Probabilistic Design Verification.", ["Jawahar Jain", "James R. Bitner", "Donald S. Fussell", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1991.185306", 4], ["Minimazation of Binary Decision Diagrams Based on Exchanges of Variables.", ["Nagisa Ishiura", "Hiroshi Sawada", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185307", 4], ["Variable Ordering and Selection for FSM Traversal.", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", 4], ["A Convex Optimization Approach to Transistor Sizing for CMOS Circuits.", ["Sachin S. Sapatnekar", "Vasant B. Rao", "Pravin M. Vaidya"], "https://doi.org/10.1109/ICCAD.1991.185310", 4], ["A New Linear Placement Algorithm for Cell Generation.", ["Edgar Auer", "Werner L. Schiele", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1991.185311", 4], ["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits.", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", 4], ["A Systematic Approach for Designing Testable VLSI Circuits.", ["Sen-Pin Lin", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185314", 4], ["Design for Easily Applying Test Vectors to Improve Delay Fault Coverage.", ["Edwin Hsing-Mean Sha", "Liang-Fang Chao"], "https://doi.org/10.1109/ICCAD.1991.185315", 4], ["The Impedance Fault Model and Design for Robust Impedance Fault Testability.", ["Mark D. Sloan", "William A. Rogers", "Srihari Shoroff"], "https://doi.org/10.1109/ICCAD.1991.185316", 4], ["Application of Boolean Unification to Combinational Logic Synthesis.", ["Masahiro Fujita", "Yutaka Tamiya", "Yuji Kukimoto", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1991.185318", 4], ["Extracting Local Don't Cares for Network Optimization.", ["Hamid Savoj", "Robert K. Brayton", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1991.185319", 4], ["Observability Relations and Observability Don't Cares.", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185320", 4], ["Minimizing Channel Density by Shifting Blocks and Terminals.", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185322", 4], ["The Crossing Distribution Problem.", ["Malgorzata Marek-Sadowska", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185323", 4], ["On Topological Via Minimization and Routing.", ["Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185324", 4], ["Switchbox Steiner Tree Problem in Presence of Obstacles.", ["S. Miriyala", "Jahangir A. Hashmi", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185325", 4], ["PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits.", ["Nikolaus Gouders", "Reinhard Kaibel"], "https://doi.org/10.1109/ICCAD.1991.185327", 4], ["Methods for Reducing Events in Sequential Circuit Fault Simulation.", ["Elizabeth M. Rudnick", "Thomas M. Niermann", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185328", 4], ["Fault Simulation for Multiple Faults Using Shared BDD Representation of Fault Sets.", ["Noriyuki Takahashi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185329", 4], ["A Switch-Level Matrix Approach to Transistor-Level Fault Simulation.", ["Terry Lee", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1991.185330", 4], ["Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs.", ["Masahiro Fujita", "Yusuke Matsunaga"], "https://doi.org/10.1109/ICCAD.1991.185332", 4], ["Improved Logic Synthesis Algorithms for Table Look Up Architectures.", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185333", 4], ["Technology Mapping on Lookup Table-Based FPGAs for Performance.", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1991.185334", 4], ["Performance Directed Synthesis for Table Look Up Programmable Gate Arrays.", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185335", 4]]