Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/ --output-directory=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/ --report-file=bsf:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.qsys
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/ --output-directory=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.html --report-file=sopcinfo:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.sopcinfo --report-file=cmp:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.cmp --report-file=qip:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/Nios.qip --report-file=svd --report-file=regmap:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/Nios.regmap --report-file=debuginfo:C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/Nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios.qsys --language=VERILOG
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 17 connections
Info: merlin_translator_transform: After transform: 13 modules, 38 connections
Info: merlin_domain_transform: After transform: 26 modules, 105 connections
Info: merlin_router_transform: After transform: 33 modules, 126 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 134 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 162 connections
Info: limiter_update_transform: After transform: 48 modules, 164 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 213 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 21 connections
Info: merlin_mm_transform: After transform: 7 modules, 21 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 24 connections
Info: reset_adaptation_transform: After transform: 10 modules, 32 connections
Info: memory: Starting RTL generation for module 'Nios_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_memory --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0001_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0001_memory_gen//Nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'Nios_memory'
Info: memory: "Nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: Nios: Starting RTL generation for module 'Nios_Nios'
Info: Nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_Nios --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0002_Nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0002_Nios_gen//Nios_Nios_processor_configuration.pl  --do_build_sim=0  ]
Info: Nios: # 2018.09.13 20:13:03 (*) Starting Nios II generation
Info: Nios: # 2018.09.13 20:13:03 (*)   Checking for plaintext license.
Info: Nios: # 2018.09.13 20:13:04 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: Nios: # 2018.09.13 20:13:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Nios: # 2018.09.13 20:13:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: Nios: # 2018.09.13 20:13:04 (*)   Plaintext license not found.
Info: Nios: # 2018.09.13 20:13:04 (*)   Checking for encrypted license (non-evaluation).
Info: Nios: # 2018.09.13 20:13:06 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: Nios: # 2018.09.13 20:13:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Nios: # 2018.09.13 20:13:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: Nios: # 2018.09.13 20:13:06 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: Nios: # 2018.09.13 20:13:06 (*)   Elaborating CPU configuration settings
Info: Nios: # 2018.09.13 20:13:06 (*)   Creating all objects for CPU
Info: Nios: # 2018.09.13 20:13:06 (*)     Testbench
Info: Nios: # 2018.09.13 20:13:06 (*)     Instruction decoding
Info: Nios: # 2018.09.13 20:13:06 (*)       Instruction fields
Info: Nios: # 2018.09.13 20:13:06 (*)       Instruction decodes
Info: Nios: # 2018.09.13 20:13:07 (*)       Signals for RTL simulation waveforms
Info: Nios: # 2018.09.13 20:13:07 (*)       Instruction controls
Info: Nios: # 2018.09.13 20:13:07 (*)     Pipeline frontend
Info: Nios: # 2018.09.13 20:13:08 (*)     Pipeline backend
Info: Nios: # 2018.09.13 20:13:11 (*)   Generating RTL from CPU objects
Info: Nios: # 2018.09.13 20:13:15 (*)   Creating encrypted RTL
Info: Nios: # 2018.09.13 20:13:17 (*) Done Nios II generation
Info: Nios: Done RTL generation for module 'Nios_Nios'
Info: Nios: "Nios" instantiated altera_nios2_qsys "Nios"
Info: Jtag: Starting RTL generation for module 'Nios_Jtag'
Info: Jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_Jtag --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0003_Jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0003_Jtag_gen//Nios_Jtag_component_configuration.pl  --do_build_sim=0  ]
Info: Jtag: Done RTL generation for module 'Nios_Jtag'
Info: Jtag: "Nios" instantiated altera_avalon_jtag_uart "Jtag"
Info: led: Starting RTL generation for module 'Nios_led'
Info: led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_led --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0004_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0004_led_gen//Nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Nios_led'
Info: led: "Nios" instantiated altera_avalon_pio "led"
Info: pushbuton: Starting RTL generation for module 'Nios_pushbuton'
Info: pushbuton:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_pushbuton --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0005_pushbuton_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7787_447841382804266597.dir/0005_pushbuton_gen//Nios_pushbuton_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuton: Done RTL generation for module 'Nios_pushbuton'
Info: pushbuton: "Nios" instantiated altera_avalon_pio "pushbuton"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 148 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: mm_interconnect_0: "Nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios" instantiated altera_reset_controller "rst_controller"
Info: Nios_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios_instruction_master_translator"
Info: Nios_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Nios_jtag_debug_module_translator"
Info: Nios_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL-SD-2018.2-1/project/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Nios: Done "Nios" with 27 modules, 48 files, 1212215 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
