// Seed: 440528465
module module_0 (
    id_1,
    id_2,
    .id_4(id_3)
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign id_3 = -1;
  parameter id_5 = id_2;
  parameter id_6 = -1;
  wire id_7 = id_6, id_8;
  if (-1) wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  else begin : LABEL_0
    wire id_17;
  end
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18
  );
  wire id_19;
endmodule
