
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049976                       # Number of seconds simulated (Second)
simTicks                                  49975590000                       # Number of ticks simulated (Tick)
finalTick                                 49975590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    334.36                       # Real time elapsed on the host (Second)
hostTickRate                                149464352                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     67949412                       # Number of instructions simulated (Count)
simOps                                       76935416                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   203219                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     230094                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         99951181                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        78105423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      388                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       89738014                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 113597                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1170394                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2138170                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            99810110                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.899087                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.859447                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  75343639     75.49%     75.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5090206      5.10%     80.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3659359      3.67%     84.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1528293      1.53%     85.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   5239981      5.25%     91.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4575068      4.58%     95.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2683311      2.69%     98.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    712943      0.71%     99.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    977310      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              99810110                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  151205      4.66%      4.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1210      0.04%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 774375     23.89%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     28.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2300065     70.95%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14913      0.46%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3488061      3.89%      3.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      34797751     38.78%     42.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7644      0.01%     42.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2714      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     42.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      6972123      7.77%     50.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     13946620     15.54%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      6971777      7.77%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     21588115     24.06%     97.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1963090      2.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       89738014                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.897818                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3241783                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036125                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                183207124                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                40010983                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        38939544                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 99434394                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                39265381                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        38357957                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    42315332                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    47176404                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          89690253                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21570775                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     47761                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1065                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23532297                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4240038                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1961522                       # Number of stores executed (Count)
system.cpu.numRate                           0.897341                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1487                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          141071                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    67949412                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      76935416                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.470965                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.470965                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.679826                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.679826                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   82072651                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  34003462                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   87179075                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    17383080                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   17387919                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  92541337                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      201                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        9382198                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1976514                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        10115                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13609                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4434435                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4291173                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             50049                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2245971                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                41325                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2243099                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998721                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17535                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6713                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1330                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5383                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          669                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1158047                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             49923                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     99637214                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.772162                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.234075                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        86066895     86.38%     86.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2392527      2.40%     88.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1807381      1.81%     90.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           61884      0.06%     90.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          542351      0.54%     91.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           19802      0.02%     91.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14836      0.01%     91.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1466565      1.47%     92.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         7264973      7.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     99637214                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             67950106                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               76936110                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    11060006                       # Number of memory references committed (Count)
system.cpu.commit.loads                       9128358                       # Number of loads committed (Count)
system.cpu.commit.amos                            100                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         108                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4183470                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         38341567                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    48570669                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11002                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3486075      4.53%      4.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     34499270     44.84%     49.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7068      0.01%     49.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      6969675      9.06%     58.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     13941655     18.12%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      6969699      9.06%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      9128358     11.86%     97.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1931648      2.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     76936110                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7264973                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7338324                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7338324                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7338324                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7338324                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3793964                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3793964                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3793964                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3793964                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 220699428488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 220699428488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 220699428488                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 220699428488                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11132288                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11132288                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11132288                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11132288                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.340807                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.340807                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.340807                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.340807                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58171.197325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58171.197325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58171.197325                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58171.197325                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     83794732                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          568                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      2388866                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      35.077201                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    63.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1745818                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1745818                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1142771                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1142771                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1142771                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1142771                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2651193                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2651193                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2651193                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2651193                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 188702620698                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 188702620698                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 188702620698                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 188702620698                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.238153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.238153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.238153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.238153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 71176.493261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 71176.493261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 71176.493261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 71176.493261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2650174                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5412477                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5412477                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3788249                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3788249                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 220370323500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 220370323500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9200726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9200726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.411734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.411734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58172.079898                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58172.079898                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1139315                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1139315                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2648934                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2648934                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 188570256500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 188570256500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.287905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.287905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 71187.223426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 71187.223426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       291500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       291500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        58300                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        58300                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       286500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       286500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        57300                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        57300                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1925847                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1925847                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5584                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5584                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    324931080                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    324931080                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1931431                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1931431                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002891                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002891                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58189.663324                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58189.663324                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2128                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2128                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128321290                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128321290                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001102                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001102                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60301.358083                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60301.358083                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.254064                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9989617                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2651198                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.767963                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.254064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          938                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           47180750                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          47180750                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2389201                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              87180972                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6493150                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3695952                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  50835                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2196905                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   839                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               78567859                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2876                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5972710                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       70278401                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4434435                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2261964                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      93780162                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  103308                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  731                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4799                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5896379                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8981                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           99810110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.798416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.219149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 86559003     86.72%     86.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   553006      0.55%     87.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   840408      0.84%     88.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2052176      2.06%     90.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   539372      0.54%     90.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   741739      0.74%     91.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   730107      0.73%     92.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1301584      1.30%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6492715      6.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             99810110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.044366                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.703127                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5893743                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5893743                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5893743                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5893743                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2636                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2636                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2636                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2636                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    177034498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    177034498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    177034498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    177034498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5896379                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5896379                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5896379                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5896379                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000447                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000447                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000447                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000447                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67160.279970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67160.279970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67160.279970                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67160.279970                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          757                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.466667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1804                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1804                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          575                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           575                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          575                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          575                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2061                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2061                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    139458999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    139458999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    139458999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    139458999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67665.695779                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67665.695779                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67665.695779                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67665.695779                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1804                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5893743                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5893743                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2636                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2636                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    177034498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    177034498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5896379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5896379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000447                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000447                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67160.279970                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67160.279970                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          575                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          575                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    139458999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    139458999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67665.695779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67665.695779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.922762                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5895803                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2060                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2862.040291                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.922762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           23587576                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          23587576                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     50835                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   22844503                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   644827                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               78106876                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6506                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  9382198                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1976514                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   382                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    268932                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25936                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            170                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9018                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        43418                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                52436                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 77313248                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                77297501                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  60794232                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  86983929                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.773353                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.698913                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       25214                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  253840                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   44                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 170                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  44866                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9256                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                2217427                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            9128358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            113.975618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           116.561207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1738079     19.04%     19.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               559712      6.13%     25.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               758588      8.31%     33.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               321745      3.52%     37.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               275575      3.02%     40.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               179603      1.97%     41.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               171419      1.88%     43.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               181387      1.99%     45.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               204515      2.24%     48.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               309672      3.39%     51.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             524939      5.75%     57.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             235781      2.58%     59.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             447273      4.90%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             146441      1.60%     66.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             333757      3.66%     69.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             337831      3.70%     73.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             286591      3.14%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             185584      2.03%     78.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             111624      1.22%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             114366      1.25%     81.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             135658      1.49%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              92762      1.02%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              85024      0.93%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              94088      1.03%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             113424      1.24%     87.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             109288      1.20%     88.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             128109      1.40%     89.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              94124      1.03%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              88468      0.97%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              88363      0.97%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           674568      7.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              9128358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  50835                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3874198                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                77562790                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          40147                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8098844                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10183296                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               78297591                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2711538                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6498126                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 101500                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34153                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            91256942                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   211753054                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 68531039                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 53024333                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              89799753                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1457189                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     379                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  23980392                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        170456076                       # The number of ROB reads (Count)
system.cpu.rob.writes                       156362083                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 67949412                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   76935416                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    53                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    423                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 780232                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    780655                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   423                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                780232                       # number of overall hits (Count)
system.l2.overallHits::total                   780655                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1638                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1870820                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1872458                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1638                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1870820                       # number of overall misses (Count)
system.l2.overallMisses::total                1872458                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       131796500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    175918142000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       176049938500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      131796500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   175918142000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      176049938500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2651052                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2653113                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2651052                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2653113                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.794760                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.705690                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.705759                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.794760                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.705690                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.705759                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80461.843712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 94032.639164                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    94020.767622                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80461.843712                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 94032.639164                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   94020.767622                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1742514                       # number of writebacks (Count)
system.l2.writebacks::total                   1742514                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1638                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1870820                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1872458                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1638                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1870820                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1872458                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    115426500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 157209942000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   157325368500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    115426500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 157209942000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  157325368500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.794760                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.705690                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.705759                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.794760                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.705690                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.705759                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70467.948718                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 84032.639164                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 84020.772963                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70467.948718                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 84032.639164                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 84020.772963                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1869041                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          176                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            176                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18951.724138                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18951.724138                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             423                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                423                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1638                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1638                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    131796500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    131796500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.794760                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.794760                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80461.843712                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80461.843712                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1638                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1638                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    115426500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    115426500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.794760                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.794760                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70467.948718                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70467.948718                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    117933000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      117933000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2118                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2118                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698300                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698300                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79738.336714                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79738.336714                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103143000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103143000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698300                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698300                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69738.336714                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69738.336714                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         779593                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            779593                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1869341                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1869341                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 175800209000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 175800209000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2648934                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2648934                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.705696                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.705696                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94043.948643                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94043.948643                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1869341                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1869341                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 157106799000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 157106799000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.705696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.705696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84043.948643                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84043.948643                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1803                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1803                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1803                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1803                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1745818                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1745818                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1745818                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1745818                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4088.052794                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5304914                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1873138                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.832100                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      65.237469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       237.226118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3785.589207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.015927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.057917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.924216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  208                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  938                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  900                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2045                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   44315026                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  44315026                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1742513.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1870800.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000151602750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       108777                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       108777                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4810887                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1637155                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1872457                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1742513                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1872457                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1742513                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1872457                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1742513                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  579807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  639722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  469505                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  183373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  35296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  90772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 124289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 127369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 124311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 127575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 131790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 136497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 151760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 123178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 117426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 116694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 109823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 109480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 109094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       108777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.213473                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.976998                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.917005                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        108752     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           20      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        108777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       108777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.018892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.017726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.203127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           107650     98.96%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              435      0.40%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              510      0.47%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              146      0.13%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               18      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               18      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        108777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               119837248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            111520832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2397915622.40685892                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2231506061.25910664                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   49975493500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      13824.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       104768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    119731200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    111519168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2096383.454402439296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2395793626.448431968689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2231472765.003874778748                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1637                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1870820                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1742513                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     47990000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  79445848500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1290862994250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29315.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42465.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    740805.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       104768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    119732480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      119837248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       104768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       104768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    111520832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    111520832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1637                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1870820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1872457                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1742513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1742513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2096383                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2395819239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2397915622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2096383                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2096383                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2231506061                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2231506061                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2231506061                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2096383                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2395819239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4629421684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1872437                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1742487                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       114271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       117411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       113641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       114250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       117393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       114255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       116821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       121482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       120211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       122056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       116343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       117077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       120538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       116678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       112519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       117491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        99144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       107082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       107767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       108389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       111633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       103564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       111152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       112817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       109809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       111775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       108674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       111319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       110325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       110724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       106582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       111731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             44385644750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            9362185000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        79493838500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23704.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42454.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1704100                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1553973                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       356841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   648.337876                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   492.939881                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   355.755950                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        28599      8.01%      8.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        43039     12.06%     20.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        29609      8.30%     28.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        22192      6.22%     34.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        28145      7.89%     42.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        19704      5.52%     48.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        40223     11.27%     59.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        32107      9.00%     68.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       113223     31.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       356841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             119835968                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          111519168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2397.890010                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2231.472765                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   36.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.73                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1263265920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       671426580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6636801360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    4497280560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3944759520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  22225980360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    474011520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   39713525820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   794.658469                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1053725500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1668680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47253184500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1284650220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       682785015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     6732398820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4598501580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3944759520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  22203500700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    492941760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   39939537615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   799.180912                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1103552500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1668680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47203357500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1870978                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1742513                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            125917                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1479                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1479                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1870978                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5613489                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5613489                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    231358080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                231358080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1872602                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1872602    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1872602                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         11241026500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         9794229250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3741032                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1868430                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2650994                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3488332                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1804                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1030883                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2118                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2118                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2061                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2648934                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5925                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7952570                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7958495                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       247296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    281399680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               281646976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1869041                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 111520896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4522300                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000174                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.013191                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4521513     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     787      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4522300                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  49975590000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4400240500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3091497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3976651000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5305237                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2651978                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             786                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
