/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  reg [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [16:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_4z;
  wire [29:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_3z[2];
  assign celloutsig_0_37z = ~celloutsig_0_16z[2];
  assign celloutsig_0_47z = ~celloutsig_0_33z[0];
  assign celloutsig_0_51z = ~celloutsig_0_5z;
  assign celloutsig_1_4z = ~celloutsig_1_3z[1];
  assign celloutsig_0_21z = ~celloutsig_0_8z[2];
  assign celloutsig_0_30z = ~celloutsig_0_25z[1];
  assign celloutsig_0_46z = ~((celloutsig_0_12z[0] | celloutsig_0_38z) & celloutsig_0_2z[5]);
  assign celloutsig_1_1z = ~((in_data[125] | celloutsig_1_0z[0]) & celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_2z) & celloutsig_1_5z);
  assign celloutsig_0_5z = celloutsig_0_0z[5] | ~(in_data[43]);
  assign celloutsig_1_6z = celloutsig_1_5z | ~(celloutsig_1_4z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_4z);
  assign celloutsig_0_3z = { in_data[57:42], celloutsig_0_1z } & in_data[60:44];
  assign celloutsig_1_0z = in_data[166:163] & in_data[148:145];
  assign celloutsig_1_9z = { in_data[152:151], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } & { in_data[125:116], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z[3:2], celloutsig_0_4z } & { celloutsig_0_0z[4:0], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_18z } === { celloutsig_0_3z[11], celloutsig_0_11z, celloutsig_0_37z };
  assign celloutsig_1_5z = { celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_2z } === celloutsig_1_0z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_9z[16:13], celloutsig_1_17z } === { celloutsig_1_9z[12:2], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_18z };
  assign celloutsig_0_26z = { celloutsig_0_14z[11:3], celloutsig_0_7z } === { celloutsig_0_6z[10:2], celloutsig_0_5z };
  assign celloutsig_0_45z = celloutsig_0_13z[2:0] >= celloutsig_0_40z[3:1];
  assign celloutsig_1_13z = celloutsig_1_0z >= { celloutsig_1_11z[11:9], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[183:181], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z } >= { celloutsig_1_16z[4:2], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[35:28] >= in_data[45:38];
  assign celloutsig_1_14z = { celloutsig_1_9z[12:9], celloutsig_1_1z } && celloutsig_1_11z[5:1];
  assign celloutsig_0_27z = celloutsig_0_14z[12:5] && { in_data[45:44], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_38z = ! { celloutsig_0_17z[7:5], celloutsig_0_0z };
  assign celloutsig_0_7z = ! in_data[47:45];
  assign celloutsig_0_18z = ! celloutsig_0_16z[3:1];
  assign celloutsig_0_22z = ! in_data[43:14];
  assign celloutsig_0_8z = in_data[74:59] % { 1'h1, celloutsig_0_3z[15:1] };
  assign celloutsig_0_13z = { celloutsig_0_8z[11:9], celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[7:5] };
  assign celloutsig_0_6z = - { celloutsig_0_2z[4:2], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_11z = - { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_15z = - celloutsig_0_2z[6:4];
  assign celloutsig_0_44z = celloutsig_0_7z & celloutsig_0_21z;
  assign celloutsig_1_15z = celloutsig_1_14z & celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_1z & celloutsig_0_0z[4];
  assign celloutsig_0_19z = celloutsig_0_4z[5] & celloutsig_0_6z[10];
  assign celloutsig_1_3z = { in_data[189:188], celloutsig_1_2z, celloutsig_1_1z } >> { celloutsig_1_0z[3:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:0] << celloutsig_0_0z[6:0];
  assign celloutsig_0_33z = { celloutsig_0_8z[10:7], celloutsig_0_22z } >>> { celloutsig_0_4z[1:0], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_4z = in_data[79:69] >>> { in_data[60:51], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_6z[13:8], celloutsig_0_2z } >>> { celloutsig_0_0z[4:0], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:42] - in_data[8:1];
  assign celloutsig_0_40z = { celloutsig_0_6z[9:4], celloutsig_0_7z, celloutsig_0_22z } - { celloutsig_0_3z[7:3], celloutsig_0_15z };
  assign celloutsig_0_50z = { in_data[72:44], celloutsig_0_26z } - { celloutsig_0_31z[4:0], celloutsig_0_5z, celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_22z, celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_46z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_44z };
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z } - { celloutsig_1_9z[13:12], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_11z[11:2], celloutsig_1_5z, celloutsig_1_15z } - { celloutsig_1_11z[15:7], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_16z = in_data[63:60] - { celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_20z = in_data[39:36] - celloutsig_0_0z[3:0];
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_30z } - { celloutsig_0_4z[10:6], celloutsig_0_19z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_10z = celloutsig_0_0z[5:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_12z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_12z = celloutsig_0_2z[6:3];
  always_latch
    if (!clkin_data[96]) celloutsig_0_25z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_25z = celloutsig_0_17z[11:8];
  assign celloutsig_1_2z = ~((in_data[170] & in_data[145]) | (celloutsig_1_1z & celloutsig_1_0z[1]));
  assign celloutsig_0_9z = ~((in_data[58] & celloutsig_0_5z) | (celloutsig_0_5z & celloutsig_0_4z[9]));
  assign celloutsig_0_24z = ~((in_data[1] & celloutsig_0_1z) | (celloutsig_0_3z[3] & celloutsig_0_10z[1]));
  assign celloutsig_0_28z = ~((celloutsig_0_7z & celloutsig_0_12z[0]) | (celloutsig_0_8z[14] & celloutsig_0_3z[16]));
  assign { out_data[128], out_data[96], out_data[61:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
