--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml ov5640_vga.twx ov5640_vga.ncd -o ov5640_vga.twr
ov5640_vga.pcf -ucf mig_39_2.ucf

Design file:              ov5640_vga.ncd
Physical constraint file: ov5640_vga.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y95.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.846ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.811ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y90.C6      net (fanout=2)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y90.C       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X49Y95.B1      net (fanout=1)        1.109   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y95.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y95.B5      net (fanout=1)        0.810   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X54Y95.B       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X54Y95.A5      net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X54Y95.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.811ns logic, 3.000ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y90.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.540ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X51Y90.AX      net (fanout=2)        0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y90.CLK     Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.847ns logic, 1.658ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y90.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.616ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.847ns logic, 0.734ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y90.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.741ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.427ns logic, 0.349ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y90.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.196ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.D       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X51Y90.AX      net (fanout=2)        0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y90.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.438ns logic, 0.793ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y95.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.332ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.367ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y90.D2      net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y90.D       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y90.C6      net (fanout=2)        0.019   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y90.C       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X49Y95.B1      net (fanout=1)        0.580   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y95.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y95.B5      net (fanout=1)        0.369   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X54Y95.B       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X54Y95.A5      net (fanout=1)        0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X54Y95.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.009ns logic, 1.358ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X50Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.398ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.785ns (Levels of Logic = 0)
  Clock Path Skew:      -7.578ns (3.724 - 11.302)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X50Y89.SR      net (fanout=11)       1.150   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X50Y89.CLK     Trck                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.635ns logic, 1.150ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X50Y89.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.163ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.163ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y96.BQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X46Y96.D2      net (fanout=3)        0.946   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X46Y96.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X53Y86.D5      net (fanout=8)        2.203   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X53Y86.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X50Y89.CLK     net (fanout=4)        1.044   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (0.970ns logic, 4.193ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.102ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.102ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y96.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X46Y96.D5      net (fanout=2)        0.885   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X46Y96.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X53Y86.D5      net (fanout=8)        2.203   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X53Y86.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X50Y89.CLK     net (fanout=4)        1.044   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.970ns logic, 4.132ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.780ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.780ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y95.C5      net (fanout=2)        0.844   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X49Y95.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X53Y86.D1      net (fanout=11)       1.944   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X53Y86.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X50Y89.CLK     net (fanout=4)        1.044   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (0.948ns logic, 3.832ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X50Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.702ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      -2.841ns (2.828 - 5.669)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X50Y89.SR      net (fanout=11)       0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X50Y89.CLK     Tremck      (-Th)    -0.107   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.305ns logic, 0.591ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3852 paths analyzed, 597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.956ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X49Y97.C6), 210 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.921ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.AQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X41Y101.D1     net (fanout=30)       4.633   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X41Y101.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_137
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_137
    SLICE_X40Y81.A3      net (fanout=1)        1.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_137
    SLICE_X40Y81.A       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X40Y81.D3      net (fanout=1)        0.342   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X40Y81.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X49Y97.D4      net (fanout=1)        2.065   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y97.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y97.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X49Y97.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       lut2568_3281
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.921ns (2.004ns logic, 8.917ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.709ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.AQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X40Y100.A2     net (fanout=30)       4.176   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X40Y100.A      Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_124
    SLICE_X40Y81.A1      net (fanout=1)        2.003   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_124
    SLICE_X40Y81.A       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X40Y81.D3      net (fanout=1)        0.342   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X40Y81.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X49Y97.D4      net (fanout=1)        2.065   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y97.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y97.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X49Y97.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       lut2568_3281
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.709ns (1.980ns logic, 8.729ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.443ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y34.DOPA0   Trcko_DOPA            2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X17Y69.B2      net (fanout=1)        1.863   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<98>
    SLICE_X17Y69.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123
    SLICE_X17Y69.A5      net (fanout=1)        0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123
    SLICE_X17Y69.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X40Y81.C2      net (fanout=1)        2.489   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X40Y81.CMUX    Tilo                  0.403   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X49Y97.D4      net (fanout=1)        2.065   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y97.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y97.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X49Y97.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       lut2568_3281
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.443ns (3.653ns logic, 6.790ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X1Y36.ENAWREN), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.465ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X34Y94.B1      net (fanout=8)        1.751   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB8_X1Y36.ENAWREN  net (fanout=12)       5.291   icon_control0<6>
    RAMB8_X1Y36.CLKAWRCLKTrcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -------------------------------------------------  ---------------------------
    Total                                      9.465ns (1.185ns logic, 8.280ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.155ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y94.B2      net (fanout=8)        1.441   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB8_X1Y36.ENAWREN  net (fanout=12)       5.291   icon_control0<6>
    RAMB8_X1Y36.CLKAWRCLKTrcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -------------------------------------------------  ---------------------------
    Total                                      9.155ns (1.185ns logic, 7.970ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y94.B4      net (fanout=8)        1.208   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB8_X1Y36.ENAWREN  net (fanout=12)       5.291   icon_control0<6>
    RAMB8_X1Y36.CLKAWRCLKTrcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (1.185ns logic, 7.737ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAMB16_X1Y34.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X34Y94.B1      net (fanout=8)        1.751   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y34.ENA     net (fanout=12)       5.250   icon_control0<6>
    RAMB16_X1Y34.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (1.185ns logic, 8.239ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y94.B2      net (fanout=8)        1.441   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y34.ENA     net (fanout=12)       5.250   icon_control0<6>
    RAMB16_X1Y34.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (1.185ns logic, 7.929ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y94.B4      net (fanout=8)        1.208   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y94.B       Tilo                  0.254   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X46Y96.C3      net (fanout=2)        1.238   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X46Y96.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y34.ENA     net (fanout=12)       5.250   icon_control0<6>
    RAMB16_X1Y34.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (1.185ns logic, 7.696ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X45Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y97.DQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X45Y97.SR      net (fanout=2)        0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X45Y97.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.103ns logic, 0.164ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X32Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X32Y78.DX      net (fanout=2)        0.144   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X32Y78.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X31Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X31Y75.DX      net (fanout=1)        0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X31Y75.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y50.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.176ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X51Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y103.A2     net (fanout=3)        2.354   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y103.A      Tilo                  0.254   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y102.SR     net (fanout=2)        0.540   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y102.CLK    Tsrck                 0.468   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (1.247ns logic, 2.894ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X46Y95.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y103.A6     net (fanout=3)        1.985   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y103.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y95.CE      net (fanout=3)        1.045   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y95.CLK     Tceck                 0.314   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.098ns logic, 3.030ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X51Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y103.A2     net (fanout=3)        2.354   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y103.A      Tilo                  0.254   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y102.SR     net (fanout=2)        0.540   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y102.CLK    Tsrck                 0.443   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (1.222ns logic, 2.894ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X51Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y103.A2     net (fanout=3)        1.338   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y103.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y102.SR     net (fanout=2)        0.226   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y102.CLK    Tcksr       (-Th)     0.139   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.251ns logic, 1.564ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X51Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y103.A2     net (fanout=3)        1.338   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y103.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y102.SR     net (fanout=2)        0.226   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y102.CLK    Tcksr       (-Th)     0.138   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.252ns logic, 1.564ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X51Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y103.A2     net (fanout=3)        1.338   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y103.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y102.SR     net (fanout=2)        0.226   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y102.CLK    Tcksr       (-Th)     0.132   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.258ns logic, 1.564ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.055ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y121.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y121.A6     net (fanout=3)        0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y121.CLK    Tas                   0.339   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.864ns logic, 0.156ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y121.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y121.A6     net (fanout=3)        0.027   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y121.CLK    Tah         (-Th)    -0.197   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2863 paths analyzed, 323 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X23Y60.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.599ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.564ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y95.C5      net (fanout=2)        0.844   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X49Y95.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y85.B1      net (fanout=11)       2.916   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.564ns (1.327ns logic, 7.237ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.306ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y95.D2      net (fanout=4)        0.735   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.271ns (1.327ns logic, 6.944ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.165ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.130ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y95.D3      net (fanout=4)        0.594   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (1.327ns logic, 6.803ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2 (SLICE_X23Y60.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.574ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y95.C5      net (fanout=2)        0.844   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X49Y95.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y85.B1      net (fanout=11)       2.916   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (1.302ns logic, 7.237ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.281ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y95.D2      net (fanout=4)        0.735   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (1.302ns logic, 6.944ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.140ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y95.D3      net (fanout=4)        0.594   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (1.302ns logic, 6.803ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2 (SLICE_X23Y60.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.571ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.536ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y95.C5      net (fanout=2)        0.844   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X49Y95.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y85.B1      net (fanout=11)       2.916   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (1.299ns logic, 7.237ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.278ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.243ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y95.D2      net (fanout=4)        0.735   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.243ns (1.299ns logic, 6.944ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.137ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.102ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y95.D3      net (fanout=4)        0.594   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y95.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y85.B5      net (fanout=11)       2.732   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y85.B       Tilo                  0.259   icon_control0<26>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X23Y60.SR      net (fanout=24)       3.477   icon_control0<26>
    SLICE_X23Y60.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.102ns (1.299ns logic, 6.803ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X35Y78.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.551ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X35Y78.D5      net (fanout=2)        0.171   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X35Y78.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.415ns logic, 0.171ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X35Y78.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.569ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X35Y78.A5      net (fanout=2)        0.189   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X35Y78.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.415ns logic, 0.189ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X45Y98.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.413ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y99.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X45Y98.AX      net (fanout=1)        0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X45Y98.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 549 paths analyzed, 438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X56Y71.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.603ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.603ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X54Y74.D1      net (fanout=34)       2.791   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X54Y74.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X55Y73.C4      net (fanout=1)        0.504   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X55Y73.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y71.A2      net (fanout=1)        1.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (0.924ns logic, 4.679ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.390ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X54Y74.D5      net (fanout=18)       2.578   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X54Y74.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X55Y73.C4      net (fanout=1)        0.504   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X55Y73.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y71.A2      net (fanout=1)        1.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (0.924ns logic, 4.466ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.321ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.321ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X55Y73.D5      net (fanout=18)       2.846   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X55Y73.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X55Y73.C6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X55Y73.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y71.A2      net (fanout=1)        1.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (0.948ns logic, 4.373ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X56Y79.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.460ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.460ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X58Y79.D3      net (fanout=18)       3.083   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X58Y79.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X57Y79.C3      net (fanout=1)        0.562   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X57Y79.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y79.A2      net (fanout=1)        0.891   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<8>
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.924ns logic, 4.536ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.846ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.846ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X58Y79.D2      net (fanout=18)       2.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
    SLICE_X58Y79.D       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X57Y79.C3      net (fanout=1)        0.562   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X57Y79.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y79.A2      net (fanout=1)        0.891   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (0.924ns logic, 3.922ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.840ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.840ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.DQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X57Y79.D6      net (fanout=18)       2.858   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X57Y79.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X57Y79.C6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X57Y79.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y79.A2      net (fanout=1)        0.891   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (0.948ns logic, 3.892ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X56Y74.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.455ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.455ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X53Y75.A3      net (fanout=34)       2.622   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X53Y75.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X53Y75.C2      net (fanout=1)        0.530   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X53Y75.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y74.A2      net (fanout=1)        1.355   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (0.948ns logic, 4.507ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.225ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.225ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X53Y75.A4      net (fanout=18)       2.392   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X53Y75.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X53Y75.C2      net (fanout=1)        0.530   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X53Y75.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y74.A2      net (fanout=1)        1.355   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (0.948ns logic, 4.277ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.202ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X53Y75.D6      net (fanout=18)       2.756   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X53Y75.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X53Y75.C6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X53Y75.C       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X56Y74.A2      net (fanout=1)        1.355   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.948ns logic, 4.254ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_usb_clk = PERIOD TIMEGRP "sys_usb_clk" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4926 paths analyzed, 2623 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.302ns.
--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/ddr_data_reg_40 (SLICE_X8Y58.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/read_flag (FF)
  Destination:          vga_disp_inst/ddr_data_reg_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.723 - 0.719)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns
  Destination Clock:    usb_clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/read_flag to vga_disp_inst/ddr_data_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.AQ      Tcko                  0.525   vga_disp_inst/read_flag
                                                       vga_disp_inst/read_flag
    SLICE_X14Y57.A4      net (fanout=9)        3.957   vga_disp_inst/read_flag
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.314   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_40
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.093ns logic, 5.027ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_0 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_0 to vga_disp_inst/ddr_data_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.CQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_0
    SLICE_X14Y57.A2      net (fanout=21)       1.657   ila0_trig5<2>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.314   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_40
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.998ns logic, 2.727ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_1 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_1 to vga_disp_inst/ddr_data_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.DQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_1
    SLICE_X14Y57.A3      net (fanout=20)       1.348   ila0_trig5<3>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.314   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_40
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.998ns logic, 2.418ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/ddr_data_reg_48 (SLICE_X8Y58.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/read_flag (FF)
  Destination:          vga_disp_inst/ddr_data_reg_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.723 - 0.719)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns
  Destination Clock:    usb_clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/read_flag to vga_disp_inst/ddr_data_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.AQ      Tcko                  0.525   vga_disp_inst/read_flag
                                                       vga_disp_inst/read_flag
    SLICE_X14Y57.A4      net (fanout=9)        3.957   vga_disp_inst/read_flag
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.307   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_48
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (1.086ns logic, 5.027ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_0 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_0 to vga_disp_inst/ddr_data_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.CQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_0
    SLICE_X14Y57.A2      net (fanout=21)       1.657   ila0_trig5<2>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.307   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_48
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.991ns logic, 2.727ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_1 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_1 to vga_disp_inst/ddr_data_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.DQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_1
    SLICE_X14Y57.A3      net (fanout=20)       1.348   ila0_trig5<3>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.307   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_48
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.991ns logic, 2.418ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/ddr_data_reg_49 (SLICE_X8Y58.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/read_flag (FF)
  Destination:          vga_disp_inst/ddr_data_reg_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.723 - 0.719)
  Source Clock:         usb_clk_BUFGP rising at 0.000ns
  Destination Clock:    usb_clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/read_flag to vga_disp_inst/ddr_data_reg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y91.AQ      Tcko                  0.525   vga_disp_inst/read_flag
                                                       vga_disp_inst/read_flag
    SLICE_X14Y57.A4      net (fanout=9)        3.957   vga_disp_inst/read_flag
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.304   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_49
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.083ns logic, 5.027ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_0 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_49 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_0 to vga_disp_inst/ddr_data_reg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.CQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_0
    SLICE_X14Y57.A2      net (fanout=21)       1.657   ila0_trig5<2>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.304   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_49
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.988ns logic, 2.727ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/num_counter_1 (FF)
  Destination:          vga_disp_inst/ddr_data_reg_49 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.723 - 0.767)
  Source Clock:         usb_clk_BUFGP falling at 10.000ns
  Destination Clock:    usb_clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/num_counter_1 to vga_disp_inst/ddr_data_reg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.DQ      Tcko                  0.430   ila0_trig5<3>
                                                       vga_disp_inst/num_counter_1
    SLICE_X14Y57.A3      net (fanout=20)       1.348   ila0_trig5<3>
    SLICE_X14Y57.A       Tilo                  0.254   ila0_trig6<3>
                                                       lut2996_3372
    SLICE_X8Y58.CE       net (fanout=12)       1.070   ][3249_3373
    SLICE_X8Y58.CLK      Tceck                 0.304   ila0_trig6<43>
                                                       vga_disp_inst/ddr_data_reg_49
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (0.988ns logic, 2.418ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_usb_clk = PERIOD TIMEGRP "sys_usb_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT (SLICE_X41Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usb_clk_BUFGP rising at 20.000ns
  Destination Clock:    usb_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.AMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST
    SLICE_X41Y83.SR      net (fanout=4)        0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<4>
    SLICE_X41Y83.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.113ns logic, 0.146ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X2Y50.DIB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         usb_clk_BUFGP rising at 20.000ns
  Destination Clock:    usb_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.CMUX   Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF
    RAMB16_X2Y50.DIB10   net (fanout=1)        0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<10>
    RAMB16_X2Y50.CLKB    Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X46Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         usb_clk_BUFGP rising at 20.000ns
  Destination Clock:    usb_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y98.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X46Y98.SR      net (fanout=1)        0.129   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X46Y98.CLK     Tcksr       (-Th)    -0.014   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.212ns logic, 0.129ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_usb_clk = PERIOD TIMEGRP "sys_usb_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y42.CLKB
  Clock network: usb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y34.CLKB
  Clock network: usb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y50.CLKB
  Clock network: usb_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =    
     PERIOD TIMEGRP         
"ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"       
  TS_sys_clk_pin * 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17172 paths analyzed, 1430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.000ns.
--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/powerup_pll_locked (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.342ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.145 - 0.660)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/powerup_pll_locked to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.AQ       Tcko                  0.476   ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/powerup_pll_locked
                                                       ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X0Y65.D3       net (fanout=1)        1.062   ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X0Y65.D        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       lut1978_2909
    SLICE_X0Y66.C6       net (fanout=2)        0.333   lut1978_2909
    SLICE_X0Y66.C        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       lut1980_2911
    SLICE_X1Y74.A5       net (fanout=6)        1.368   lut1980_2911
    SLICE_X1Y74.A        Tilo                  0.259   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/selfrefresh_mode
                                                       ][7247_2914_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.632   ][7247_2914
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.342ns (1.947ns logic, 7.395ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.237 - 0.768)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.CQ       Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.D3       net (fanout=2)        0.551   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.D        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       lut1979_2910
    SLICE_X0Y66.C4       net (fanout=1)        0.489   ][5758_4768
    SLICE_X0Y66.C        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       lut1980_2911
    SLICE_X1Y74.A5       net (fanout=6)        1.368   lut1980_2911
    SLICE_X1Y74.A        Tilo                  0.259   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/selfrefresh_mode
                                                       ][7247_2914_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.632   ][7247_2914
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.901ns logic, 7.040ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.468ns (1.237 - 0.769)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.CQ       Tcko                  0.476   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y66.D5       net (fanout=1)        0.438   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y66.D        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       lut1979_2910
    SLICE_X0Y66.C4       net (fanout=1)        0.489   ][5758_4768
    SLICE_X0Y66.C        Tilo                  0.235   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       lut1980_2911
    SLICE_X1Y74.A5       net (fanout=6)        1.368   lut1980_2911
    SLICE_X1Y74.A        Tilo                  0.259   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/selfrefresh_mode
                                                       ][7247_2914_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       4.632   ][7247_2914
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.874ns (1.947ns logic, 6.927ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X9Y68.CE), 243 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.591ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.DMUX    Topad                 0.667   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X14Y79.B2      net (fanout=1)        0.783   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.408   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (2.747ns logic, 5.844ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.589ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.AMUX    Topaa                 0.449   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X14Y79.B1      net (fanout=1)        0.999   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.408   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.589ns (2.529ns logic, 6.060ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.473ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.COUT    Topcya                0.472   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X16Y79.AMUX    Tcina                 0.210   ][741_3043
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X14Y79.B3      net (fanout=1)        0.647   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.408   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (2.762ns logic, 5.711ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (SLICE_X9Y68.CE), 243 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.DMUX    Topad                 0.667   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X14Y79.B2      net (fanout=1)        0.783   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.390   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (2.729ns logic, 5.844ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.571ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.AMUX    Topaa                 0.449   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X14Y79.B1      net (fanout=1)        0.999   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.390   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      8.571ns (2.511ns logic, 6.060ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.455ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.430   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X16Y78.A2      net (fanout=6)        1.343   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X16Y78.COUT    Topcya                0.472   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X16Y79.AMUX    Tcina                 0.210   ][741_3043
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X14Y79.B3      net (fanout=1)        0.647   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X14Y79.B       Tilo                  0.254   lut7543_4485
                                                       lut7326_4385
    SLICE_X24Y79.D4      net (fanout=2)        0.932   lut7326_4385
    SLICE_X24Y79.D       Tilo                  0.235   lut7327_4386
                                                       lut7327_4386
    SLICE_X24Y79.C6      net (fanout=1)        0.143   lut7327_4386
    SLICE_X24Y79.C       Tilo                  0.235   lut7327_4386
                                                       lut7337_4396
    SLICE_X15Y77.D6      net (fanout=3)        1.200   lut7337_4396
    SLICE_X15Y77.D       Tilo                  0.259   lut7338_4397
                                                       lut7338_4397
    SLICE_X15Y77.C6      net (fanout=1)        0.143   lut7338_4397
    SLICE_X15Y77.C       Tilo                  0.259   lut7338_4397
                                                       lut7339_4398
    SLICE_X9Y68.CE       net (fanout=2)        1.300   lut7339_4398
    SLICE_X9Y68.CLK      Tceck                 0.390   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      8.455ns (2.744ns logic, 5.711ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.CQ       Tcko                  0.198   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_addr<2>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2
    MCB_X0Y1.UIADDR4     net (fanout=3)        0.166   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_addr<2>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.198ns logic, 0.166ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST (SLICE_X2Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y83.AQ       Tcko                  0.198   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
    SLICE_X2Y83.AX       net (fanout=1)        0.168   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
    SLICE_X2Y83.CLK      Tckdi       (-Th)    -0.041   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_broadcast
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X8Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.DQ       Tcko                  0.200   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<3>
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    SLICE_X8Y81.D6       net (fanout=3)        0.026   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<3>
    SLICE_X8Y81.CLK      Tah         (-Th)    -0.190   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<3>
                                                       lut6393_4241
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 10.934ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y37.CLK0
  Clock network: ddr_rw_inst/mig_39_2_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 10.934ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.800ns
  High pulse: 6.400ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y37.SR
  Clock network: ][7247_2914
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD      
   TIMEGRP         
"ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr_rw_inst/mig_39_2_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD        
 TIMEGRP "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr_rw_inst/mig_39_2_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =     
    PERIOD TIMEGRP         
"ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in"        
 TS_sys_clk_pin * 0.480769231 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2013 paths analyzed, 271 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.328ns.
--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_15 (SLICE_X22Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_15 (FF)
  Requirement:          41.600ns
  Data Path Delay:      6.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.703ns (0.609 - 1.312)
  Source Clock:         camera_xclk_OBUF rising at 0.000ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.338ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   ][7236_2908
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X22Y36.SR      net (fanout=6)        4.204   camera_pwnd_OBUF
    SLICE_X22Y36.CLK     Tsrck                 0.470   power_on_delay_inst/Mcount_cnt2_xor<15>_rt
                                                       power_on_delay_inst/cnt2_15
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (2.248ns logic, 4.204ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_14 (SLICE_X22Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_14 (FF)
  Requirement:          41.600ns
  Data Path Delay:      6.443ns (Levels of Logic = 0)
  Clock Path Skew:      -0.703ns (0.609 - 1.312)
  Source Clock:         camera_xclk_OBUF rising at 0.000ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.338ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   ][7236_2908
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X22Y36.SR      net (fanout=6)        4.204   camera_pwnd_OBUF
    SLICE_X22Y36.CLK     Tsrck                 0.461   power_on_delay_inst/Mcount_cnt2_xor<15>_rt
                                                       power_on_delay_inst/cnt2_14
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (2.239ns logic, 4.204ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_13 (SLICE_X22Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_13 (FF)
  Requirement:          41.600ns
  Data Path Delay:      6.432ns (Levels of Logic = 0)
  Clock Path Skew:      -0.703ns (0.609 - 1.312)
  Source Clock:         camera_xclk_OBUF rising at 0.000ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.338ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   ][7236_2908
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X22Y36.SR      net (fanout=6)        4.204   camera_pwnd_OBUF
    SLICE_X22Y36.CLK     Tsrck                 0.450   power_on_delay_inst/Mcount_cnt2_xor<15>_rt
                                                       power_on_delay_inst/cnt2_13
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (2.228ns logic, 4.204ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in"
        TS_sys_clk_pin * 0.480769231 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg_config_inst/clock_20k (SLICE_X57Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         camera_xclk_OBUF rising at 41.600ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y62.DQ      Tcko                  0.198   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    SLICE_X57Y62.D6      net (fanout=2)        0.028   reg_config_inst/clock_20k
    SLICE_X57Y62.CLK     Tah         (-Th)    -0.215   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_rstpot
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt3_19 (SLICE_X36Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_19 (FF)
  Destination:          power_on_delay_inst/cnt3_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         camera_xclk_OBUF rising at 41.600ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_19 to power_on_delay_inst/cnt3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.DQ      Tcko                  0.200   power_on_delay_inst/Mcount_cnt3_xor<19>_rt
                                                       power_on_delay_inst/cnt3_19
    SLICE_X36Y51.D6      net (fanout=2)        0.026   power_on_delay_inst/Mcount_cnt3_xor<19>_rt
    SLICE_X36Y51.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/Mcount_cnt3_xor<19>_rt
                                                       power_on_delay_inst/Mcount_cnt3_xor<19>_rt_rt
                                                       power_on_delay_inst/Mcount_cnt3_xor<19>
                                                       power_on_delay_inst/cnt3_19
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt3_5 (SLICE_X36Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_5 (FF)
  Destination:          power_on_delay_inst/cnt3_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         camera_xclk_OBUF rising at 41.600ns
  Destination Clock:    camera_xclk_OBUF rising at 41.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_5 to power_on_delay_inst/cnt3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.BQ      Tcko                  0.200   power_on_delay_inst/cnt3<7>
                                                       power_on_delay_inst/cnt3_5
    SLICE_X36Y48.B5      net (fanout=2)        0.077   power_on_delay_inst/cnt3<5>
    SLICE_X36Y48.CLK     Tah         (-Th)    -0.234   power_on_delay_inst/cnt3<7>
                                                       power_on_delay_inst/cnt3<5>_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<7>
                                                       power_on_delay_inst/cnt3_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_camera_clk_bufg_in"
        TS_sys_clk_pin * 0.480769231 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.934ns (period - min period limit)
  Period: 41.600ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/camera_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 39.734ns (period - min period limit)
  Period: 41.600ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: ][7236_2908/CLK0
  Logical resource: power_on_delay_inst/camera_pwnd_reg/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: camera_xclk_OBUF
--------------------------------------------------------------------------------
Slack: 41.120ns (period - min period limit)
  Period: 41.600ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt2<3>/CLK
  Logical resource: power_on_delay_inst/cnt2_0/CK
  Location pin: SLICE_X22Y33.CLK
  Clock network: camera_xclk_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD    
     TIMEGRP         
"ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1446 paths analyzed, 565 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.014ns.
--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/c3_p0_wr_data_8 (SLICE_X10Y56.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_wr_req (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         ddr_rw_inst/c3_clk0 falling at 4.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_wr_req to ddr_rw_inst/c3_p0_wr_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.DQ      Tcko                  0.430   ddr_rw_inst/ddr_wr_req
                                                       ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D6       net (fanout=2)        0.958   ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.313   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_8
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.002ns logic, 2.351ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_addr_wr_set_flag (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.718 - 0.756)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_addr_wr_set_flag to ddr_rw_inst/c3_p0_wr_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.AQ       Tcko                  0.476   ddr_rw_inst/ddr_addr_wr_set_flag
                                                       ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D3       net (fanout=30)       2.306   ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.313   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_8
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.048ns logic, 3.699ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_write_state_0 (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.284 - 0.307)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_write_state_0 to ddr_rw_inst/c3_p0_wr_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.430   ddr_rw_inst/ddr_write_state<2>
                                                       ddr_rw_inst/ddr_write_state_0
    SLICE_X5Y52.D1       net (fanout=8)        1.367   ddr_rw_inst/ddr_write_state<0>
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.313   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_8
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.002ns logic, 2.760ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/c3_p0_wr_data_10 (SLICE_X10Y56.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_wr_req (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         ddr_rw_inst/c3_clk0 falling at 4.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_wr_req to ddr_rw_inst/c3_p0_wr_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.DQ      Tcko                  0.430   ddr_rw_inst/ddr_wr_req
                                                       ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D6       net (fanout=2)        0.958   ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.269   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.958ns logic, 2.351ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_addr_wr_set_flag (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.718 - 0.756)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_addr_wr_set_flag to ddr_rw_inst/c3_p0_wr_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.AQ       Tcko                  0.476   ddr_rw_inst/ddr_addr_wr_set_flag
                                                       ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D3       net (fanout=30)       2.306   ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.269   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_10
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.004ns logic, 3.699ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_write_state_0 (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.284 - 0.307)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_write_state_0 to ddr_rw_inst/c3_p0_wr_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.430   ddr_rw_inst/ddr_write_state<2>
                                                       ddr_rw_inst/ddr_write_state_0
    SLICE_X5Y52.D1       net (fanout=8)        1.367   ddr_rw_inst/ddr_write_state<0>
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.269   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.958ns logic, 2.760ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/c3_p0_wr_data_11 (SLICE_X10Y56.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_wr_req (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         ddr_rw_inst/c3_clk0 falling at 4.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_wr_req to ddr_rw_inst/c3_p0_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.DQ      Tcko                  0.430   ddr_rw_inst/ddr_wr_req
                                                       ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D6       net (fanout=2)        0.958   ddr_rw_inst/ddr_wr_req
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.266   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.955ns logic, 2.351ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_addr_wr_set_flag (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.718 - 0.756)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_addr_wr_set_flag to ddr_rw_inst/c3_p0_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.AQ       Tcko                  0.476   ddr_rw_inst/ddr_addr_wr_set_flag
                                                       ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D3       net (fanout=30)       2.306   ddr_rw_inst/ddr_addr_wr_set_flag
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.266   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.001ns logic, 3.699ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_rw_inst/ddr_write_state_0 (FF)
  Destination:          ddr_rw_inst/c3_p0_wr_data_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.284 - 0.307)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 0.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_rw_inst/ddr_write_state_0 to ddr_rw_inst/c3_p0_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.430   ddr_rw_inst/ddr_write_state<2>
                                                       ddr_rw_inst/ddr_write_state_0
    SLICE_X5Y52.D1       net (fanout=8)        1.367   ddr_rw_inst/ddr_write_state<0>
    SLICE_X5Y52.D        Tilo                  0.259   ddr_data_camera<43>
                                                       lut8354_4800
    SLICE_X10Y56.CE      net (fanout=11)       1.393   lut8354_4800
    SLICE_X10Y56.CLK     Tceck                 0.266   ddr_rw_inst/c3_p0_wr_data<11>
                                                       ddr_rw_inst/c3_p0_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.955ns logic, 2.760ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/c3_p0_cmd_byte_addr_15 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 8.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/c3_p0_cmd_byte_addr_15 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y83.AQ       Tcko                  0.198   ddr_rw_inst/c3_p0_cmd_byte_addr<18>
                                                       ddr_rw_inst/c3_p0_cmd_byte_addr_15
    MCB_X0Y1.P0CMDRA1    net (fanout=2)        0.132   ddr_rw_inst/c3_p0_cmd_byte_addr<15>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.227ns logic, 0.132ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/c3_p0_cmd_byte_addr_18 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 8.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/c3_p0_cmd_byte_addr_18 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y83.DQ       Tcko                  0.198   ddr_rw_inst/c3_p0_cmd_byte_addr<18>
                                                       ddr_rw_inst/c3_p0_cmd_byte_addr_18
    MCB_X0Y1.P0CMDRA4    net (fanout=2)        0.132   ddr_rw_inst/c3_p0_cmd_byte_addr<18>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.227ns logic, 0.132ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_rw_inst/c3_p0_cmd_byte_addr_21 (FF)
  Destination:          ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ddr_rw_inst/c3_clk0 rising at 8.000ns
  Destination Clock:    ddr_rw_inst/c3_clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_rw_inst/c3_p0_cmd_byte_addr_21 to ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.CQ       Tcko                  0.198   ddr_rw_inst/c3_p0_cmd_byte_addr<22>
                                                       ddr_rw_inst/c3_p0_cmd_byte_addr_21
    MCB_X0Y1.P0CMDRA7    net (fanout=2)        0.158   ddr_rw_inst/c3_p0_cmd_byte_addr<21>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.227ns logic, 0.158ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: ddr_rw_inst/mig_39_2_inst/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 6.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: ddr_rw_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 6.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: ddr_rw_inst/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: ddr_rw_inst/c3_clk0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     18.738ns|            0|            0|            0|        20631|
| TS_ddr_rw_inst_mig_39_2_inst_m|     12.800ns|      9.000ns|          N/A|            0|            0|        17172|            0|
| emc3_infrastructure_inst_mcb_d|             |             |             |             |             |             |             |
| rp_clk_bufg_in                |             |             |             |             |             |             |             |
| TS_ddr_rw_inst_mig_39_2_inst_m|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
| x_180                         |             |             |             |             |             |             |             |
| TS_ddr_rw_inst_mig_39_2_inst_m|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
| x_0                           |             |             |             |             |             |             |             |
| TS_ddr_rw_inst_mig_39_2_inst_m|     41.600ns|      7.328ns|          N/A|            0|            0|         2013|            0|
| emc3_infrastructure_inst_camer|             |             |             |             |             |             |             |
| a_clk_bufg_in                 |             |             |             |             |             |             |             |
| TS_ddr_rw_inst_mig_39_2_inst_m|      8.000ns|      7.014ns|          N/A|            0|            0|         1446|            0|
| emc3_infrastructure_inst_clk0_|             |             |             |             |             |             |             |
| bufg_in                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    9.000|    3.507|    3.092|    2.107|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
usb_clk        |    7.382|    4.521|    6.151|    3.804|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32855 paths, 0 nets, and 7322 connections

Design statistics:
   Minimum period:  12.302ns{1}   (Maximum frequency:  81.288MHz)
   Maximum path delay from/to any node:   4.176ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 25 16:25:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 314 MB



