============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 16 2019  09:37:34 pm
  Module:                 rv32i_core
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Instance           Module     Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------
rv32i_core                              151451 527011.501     0.000   527011.501    <none> (D) 
  u_mem_u_datamem    data_mem_top        80960 174628.415     0.000   174628.415    <none> (D) 
    u_mem            data_memory         80778 174275.129     0.000   174275.129    <none> (D) 
  u_decode_u_regfile register_file        2486  10456.308     0.000    10456.308    <none> (D) 

 (D) = wireload is default in technology library
