// Seed: 1601799607
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6
);
  wire id_8;
  assign module_1.type_34 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    output wire id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri0 id_16,
    output logic id_17,
    input tri1 id_18,
    output wand id_19
);
  wire id_21;
  tri0 id_22;
  assign id_22 = id_1;
  wire id_23;
  wand id_24 = 1'h0;
  wire id_25;
  wire id_26;
  initial begin : LABEL_0
    id_17 <= id_6 - id_25;
  end
  module_0 modCall_1 (
      id_14,
      id_10,
      id_5,
      id_5,
      id_1,
      id_2,
      id_14
  );
endmodule
