<annotationInfo>
<annotationInfo>
<item  id="11" filename="hw_sgm/sgm.cpp" linenumber="38" name="exitcond3" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="exitcond3_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="12" filename="hw_sgm/sgm.cpp" linenumber="38" name="i" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="i_fu_185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="15" filename="hw_sgm/common.h" linenumber="39" name="tmp" contextFuncName="at" moduleName="comp_disps" rtlName="tmp_fu_191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="21" filename="hw_sgm/sgm.cpp" linenumber="39" name="j_assign_2_cast5" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="j_assign_2_cast5_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="hw_sgm/sgm.cpp" linenumber="39" name="exitcond2" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="exitcond2_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="24" filename="hw_sgm/sgm.cpp" linenumber="39" name="j" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="j_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="27" filename="hw_sgm/sgm.cpp" linenumber="44" name="p" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="p_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="hw_sgm/common.h" linenumber="39" name="p_shl" contextFuncName="at" moduleName="comp_disps" rtlName="p_shl_fu_224_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="29" filename="hw_sgm/common.h" linenumber="39" name="p_shl_cast" contextFuncName="at" moduleName="comp_disps" rtlName="p_shl_cast_fu_232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="30" filename="hw_sgm/common.h" linenumber="39" name="p_shl1" contextFuncName="at" moduleName="comp_disps" rtlName="p_shl1_fu_236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="31" filename="hw_sgm/common.h" linenumber="39" name="p_shl1_cast" contextFuncName="at" moduleName="comp_disps" rtlName="p_shl1_cast_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="32" filename="hw_sgm/common.h" linenumber="39" name="tmp_9" contextFuncName="at" moduleName="comp_disps" rtlName="tmp_9_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="33" filename="hw_sgm/common.h" linenumber="39" name="tmp_1" contextFuncName="at" moduleName="comp_disps" rtlName="tmp_1_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="34" filename="hw_sgm/common.h" linenumber="39" name="tmp_2" contextFuncName="at" moduleName="comp_disps" rtlName="tmp_2_fu_257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="42" filename="hw_sgm/sgm.cpp" linenumber="47" name="min_d_cast1" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="min_d_cast1_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="hw_sgm/sgm.cpp" linenumber="43" name="exitcond" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="exitcond_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="45" filename="hw_sgm/sgm.cpp" linenumber="43" name="d" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="d_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="49" filename="hw_sgm/sgm.cpp" linenumber="45" name="tmp_5" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="tmp_5_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="50" filename="hw_sgm/sgm.cpp" linenumber="45" name="j_assign_min_d1" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="j_assign_min_d1_fu_294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="hw_sgm/sgm.cpp" linenumber="45" name="min_c_2_min_c" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="min_c_2_min_c_fu_301_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
<item  id="54" filename="hw_sgm/sgm.cpp" linenumber="50" name="tmp_3" contextFuncName="comp_disps" moduleName="comp_disps" rtlName="m_axi_disp_out_m_img_WDATA" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="29" filename="hw_sgm/sad.cpp" linenumber="15" name="exitcond3_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="exitcond3_i_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="30" filename="hw_sgm/sad.cpp" linenumber="15" name="i_1" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="i_1_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="36" filename="hw_sgm/sad.cpp" linenumber="16" name="j_cast5_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="j_cast5_i_fu_385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="37" filename="hw_sgm/sad.cpp" linenumber="16" name="j_cast_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="j_cast_i_fu_389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="39" filename="hw_sgm/sad.cpp" linenumber="16" name="exitcond2_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="exitcond2_i_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="40" filename="hw_sgm/sad.cpp" linenumber="16" name="j_1" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="j_1_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="43" filename="hw_sgm/sad.cpp" linenumber="19" name="ci" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="ci_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="44" filename="hw_sgm/common.h" linenumber="39" name="p_shl_i" contextFuncName="at" moduleName="comp_d_map" rtlName="p_shl_i_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="45" filename="hw_sgm/common.h" linenumber="39" name="p_shl_cast_i" contextFuncName="at" moduleName="comp_d_map" rtlName="p_shl_cast_i_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="46" filename="hw_sgm/common.h" linenumber="39" name="p_shl1_i" contextFuncName="at" moduleName="comp_d_map" rtlName="p_shl1_i_fu_423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="47" filename="hw_sgm/common.h" linenumber="39" name="p_shl1_cast_i" contextFuncName="at" moduleName="comp_d_map" rtlName="p_shl1_cast_i_fu_431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="48" filename="hw_sgm/common.h" linenumber="39" name="tmp_4_i9" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_4_i9_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="49" filename="hw_sgm/common.h" linenumber="39" name="tmp_6" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_6_fu_441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="50" filename="hw_sgm/common.h" linenumber="39" name="tmp_7" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_7_fu_444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="56" filename="hw_sgm/sad.cpp" linenumber="17" name="cj_cast1_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="cj_cast1_i_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="58" filename="hw_sgm/sad.cpp" linenumber="17" name="exitcond_i" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="exitcond_i_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="59" filename="hw_sgm/sad.cpp" linenumber="17" name="d" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="d_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="62" filename="hw_sgm/sad.cpp" linenumber="20" name="nj" contextFuncName="comp_sad_cost" moduleName="comp_d_map" rtlName="nj_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="63" filename="hw_sgm/sad.cpp" linenumber="35" name="li_cast_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="li_cast_i_i_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="68" filename="hw_sgm/sad.cpp" linenumber="33" name="di_cast_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="di_cast_i_i_fu_480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="69" filename="hw_sgm/sad.cpp" linenumber="33" name="exitcond1_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="exitcond1_i_i_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="73" filename="hw_sgm/sad.cpp" linenumber="35" name="cli" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="cli_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="75" filename="hw_sgm/common.h" linenumber="33" name="tmp_7_i_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_7_i_i_i_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="76" filename="hw_sgm/sad.cpp" linenumber="34" name="tmp_9_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="tmp_9_i_i_fu_505_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="81" filename="hw_sgm/sad.cpp" linenumber="34" name="dj_cast_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="dj_cast_i_i_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="82" filename="hw_sgm/sad.cpp" linenumber="34" name="exitcond_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="exitcond_i_i_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="86" filename="hw_sgm/sad.cpp" linenumber="35" name="clj" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="clj_fu_521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="87" filename="hw_sgm/sad.cpp" linenumber="35" name="clj_cast6_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="clj_cast6_i_i_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="88" filename="hw_sgm/sad.cpp" linenumber="36" name="crj" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="crj_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="89" filename="hw_sgm/sad.cpp" linenumber="36" name="crj_cast5_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="crj_cast5_i_i_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="90" filename="hw_sgm/common.h" linenumber="33" name="tmp_i_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_i_i_i_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="91" filename="hw_sgm/common.h" linenumber="33" name="tmp_9" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_9_fu_544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="92" filename="hw_sgm/common.h" linenumber="33" name="rev" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="rev_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="93" filename="hw_sgm/common.h" linenumber="33" name="tmp_8_i_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_8_i_i_i_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="94" filename="hw_sgm/common.h" linenumber="33" name="tmp_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_i_i_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="95" filename="hw_sgm/common.h" linenumber="33" name="tmp_8_i_i_i_8" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_8_i_i_i_8_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="96" filename="hw_sgm/common.h" linenumber="33" name="tmp_i1_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_i1_i_i_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="97" filename="hw_sgm/common.h" linenumber="33" name="tmp_10" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_10_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="98" filename="hw_sgm/common.h" linenumber="33" name="rev1" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="rev1_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="99" filename="hw_sgm/common.h" linenumber="33" name="tmp_8_i5_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp_8_i5_i_i_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="100" filename="hw_sgm/common.h" linenumber="39" name="tmp_i_i_9" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_i_i_9_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="101" filename="hw_sgm/common.h" linenumber="39" name="tmp_1_i_i_cast" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_1_i_i_cast_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="102" filename="hw_sgm/common.h" linenumber="39" name="left_m_img_sum" contextFuncName="at" moduleName="comp_d_map" rtlName="left_m_img_sum_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="103" filename="hw_sgm/common.h" linenumber="39" name="left_m_img_sum_cast" contextFuncName="at" moduleName="comp_d_map" rtlName="left_m_img_sum_cast_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="107" filename="hw_sgm/sad.cpp" linenumber="39" name="l_cast_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="l_cast_i_i_fu_658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="108" filename="hw_sgm/common.h" linenumber="39" name="tmp_3_i_i" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_3_i_i_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="109" filename="hw_sgm/common.h" linenumber="39" name="tmp_4_i_i_cast" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_4_i_i_cast_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="110" filename="hw_sgm/common.h" linenumber="39" name="right_m_img_sum" contextFuncName="at" moduleName="comp_d_map" rtlName="right_m_img_sum_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="111" filename="hw_sgm/common.h" linenumber="39" name="right_m_img_sum_cast" contextFuncName="at" moduleName="comp_d_map" rtlName="right_m_img_sum_cast_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="115" filename="hw_sgm/sad.cpp" linenumber="40" name="r_cast_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="r_cast_i_i_fu_661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="116" filename="hw_sgm/sad.cpp" linenumber="42" name="a_assign_i_i" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="a_assign_i_i_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="117" filename="hw_sgm/sad.cpp" linenumber="4" name="tmp_11" contextFuncName="abs_val" moduleName="comp_d_map" rtlName="tmp_11_fu_670_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="118" filename="hw_sgm/sad.cpp" linenumber="4" name="tmp_i8_i_i" contextFuncName="abs_val" moduleName="comp_d_map" rtlName="tmp_i8_i_i_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="119" filename="hw_sgm/sad.cpp" linenumber="4" name="a_assign_1_i_i" contextFuncName="abs_val" moduleName="comp_d_map" rtlName="a_assign_1_i_i_fu_684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="120" filename="hw_sgm/sad.cpp" linenumber="4" name="a_assign_1_cast_i_i" contextFuncName="abs_val" moduleName="comp_d_map" rtlName="a_assign_1_cast_i_i_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="121" filename="hw_sgm/sad.cpp" linenumber="42" name="sum" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="sum_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="122" filename="hw_sgm/common.h" linenumber="33" name="tmp4_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="tmp4_i_i_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="123" filename="hw_sgm/common.h" linenumber="33" name="sel_tmp_i_i" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="sel_tmp_i_i_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="124" filename="hw_sgm/common.h" linenumber="33" name="sum_1" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="sum_1_fu_713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="125" filename="hw_sgm/common.h" linenumber="33" name="sum_2" contextFuncName="is_in_img_range" moduleName="comp_d_map" rtlName="sum_2_fu_721_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="126" filename="hw_sgm/sad.cpp" linenumber="34" name="dj" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="dj_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="129" filename="hw_sgm/sad.cpp" linenumber="33" name="di" contextFuncName="sad_block_cost" moduleName="comp_d_map" rtlName="di_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="147" filename="hw_sgm/common.h" linenumber="45" name="exitcond1" contextFuncName="scale&lt;unsigned char&gt;" moduleName="comp_d_map" rtlName="exitcond1_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="148" filename="hw_sgm/common.h" linenumber="45" name="i" contextFuncName="scale&lt;unsigned char&gt;" moduleName="comp_d_map" rtlName="i_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="151" filename="hw_sgm/common.h" linenumber="39" name="tmp" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_fu_746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="152" filename="hw_sgm/common.h" linenumber="39" name="tmp_4" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_4_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="153" filename="hw_sgm/common.h" linenumber="39" name="tmp_5" contextFuncName="at" moduleName="comp_d_map" rtlName="tmp_5_fu_755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="161" filename="hw_sgm/common.h" linenumber="46" name="exitcond" contextFuncName="scale&lt;unsigned char&gt;" moduleName="comp_d_map" rtlName="exitcond_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="162" filename="hw_sgm/common.h" linenumber="46" name="j" contextFuncName="scale&lt;unsigned char&gt;" moduleName="comp_d_map" rtlName="j_fu_771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<item  id="166" filename="hw_sgm/common.h" linenumber="47" name="tmp_8" contextFuncName="scale&lt;unsigned char&gt;" moduleName="comp_d_map" rtlName="tmp_8_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git\Thesis_SGM_FPGA"><\/item>
<\/annotationInfo>
</annotationInfo>
