# make -f 2-Makefile
# school file for building 'school' executable
# adding variables and making it first useful
all : $(NAME)

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

$(NAME): $(OBJ)
	$(CC) -o $@ $^

%.o : %.c
	$(CC) -c -o $@ $<

clean:
	rm -f $(OBJ)

