# CMOS-Inverter-GPDK90-Cadence
Design and analysis of a CMOS inverter using the GPDK 90nm technology in Cadence Virtuoso. Includes transient & DC simulations.

  * [CMOS Inverter](#cmos-inverter)
       * [Creating cmos inverter schematic](#creating-cmos-inverter-schematic)
           * [Pre-layout DC Analysis](#pre-layout-dc-analysis)
           * [Pre-layout Transient Analysis](#pre-layout-transient-analysis)
           * [Pre-layout generated netlist](#Pre-layout-generated-netlist)
       * [Post-layout analysis of CMOS Inverter](#Post-layout-analysis-of-CMOS-Inverter)
           * [Generated post-layout netlist](#generated-post-layout-netlist)
           * [Post-layout DC Analysis](#post-layout-dc-analysis)
           * [Post-layout Transient Analysis](#post-layout-transient-analysis)
       * [Layout vs Schematic report](#layout-vs-schematic-report)
