$date
	Mon Sep 18 15:11:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tFFq $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
1#
#20
1"
#40
1!
0"
#50
0!
0#
#60
1"
#70
0$
#80
0"
