#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 12 15:38:15 2024
# Process ID: 18704
# Current directory: C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16628 C:\Users\wojte\Desktop\FPGA-Vivado\rgb2ycbcr\rgb2ycbcr.xpr
# Log file: C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/vivado.log
# Journal file: C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr\vivado.jou
# Running On: LAPTOP-OULVKFP7, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16861 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.xpr
file mkdir C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new
close [ open C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v w ]
add_files C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.Multiplier_Construction {Use_Mults} CONFIG.PipeStages {3}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.ip_user_files -ipstatic_source_dir C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.cache/compile_simlib/modelsim} {questa=C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.cache/compile_simlib/questa} {riviera=C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.cache/compile_simlib/riviera} {activehdl=C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
