# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DFF_synch.srcs/sources_1/new/DFF_synch.vhd" \

# Do not sort compile order
nosort
