// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load_reload,
        col_sum_16_load_reload,
        col_sum_32_load_reload,
        col_sum_48_load_reload,
        col_sum_1_load_reload,
        col_sum_17_load_reload,
        col_sum_33_load_reload,
        col_sum_49_load_reload,
        col_sum_2_load_reload,
        col_sum_18_load_reload,
        col_sum_34_load_reload,
        col_sum_50_load_reload,
        col_sum_3_load_reload,
        col_sum_19_load_reload,
        col_sum_35_load_reload,
        col_sum_51_load_reload,
        col_sum_4_load_reload,
        col_sum_20_load_reload,
        col_sum_36_load_reload,
        col_sum_52_load_reload,
        col_sum_5_load_reload,
        col_sum_21_load_reload,
        col_sum_37_load_reload,
        col_sum_53_load_reload,
        col_sum_6_load_reload,
        col_sum_22_load_reload,
        col_sum_38_load_reload,
        col_sum_54_load_reload,
        col_sum_7_load_reload,
        col_sum_23_load_reload,
        col_sum_39_load_reload,
        col_sum_55_load_reload,
        col_sum_8_load_reload,
        col_sum_24_load_reload,
        col_sum_40_load_reload,
        col_sum_56_load_reload,
        col_sum_9_load_reload,
        col_sum_25_load_reload,
        col_sum_41_load_reload,
        col_sum_57_load_reload,
        col_sum_10_load_reload,
        col_sum_26_load_reload,
        col_sum_42_load_reload,
        col_sum_58_load_reload,
        col_sum_11_load_reload,
        col_sum_27_load_reload,
        col_sum_43_load_reload,
        col_sum_59_load_reload,
        col_sum_12_load_reload,
        col_sum_28_load_reload,
        col_sum_44_load_reload,
        col_sum_60_load_reload,
        col_sum_13_load_reload,
        col_sum_29_load_reload,
        col_sum_45_load_reload,
        col_sum_61_load_reload,
        col_sum_14_load_reload,
        col_sum_30_load_reload,
        col_sum_46_load_reload,
        col_sum_62_load_reload,
        col_sum_15_load_reload,
        col_sum_31_load_reload,
        col_sum_47_load_reload,
        col_sum_63_load_reload,
        scale_63_out,
        scale_63_out_ap_vld,
        scale_62_out,
        scale_62_out_ap_vld,
        scale_61_out,
        scale_61_out_ap_vld,
        scale_60_out,
        scale_60_out_ap_vld,
        scale_59_out,
        scale_59_out_ap_vld,
        scale_58_out,
        scale_58_out_ap_vld,
        scale_57_out,
        scale_57_out_ap_vld,
        scale_56_out,
        scale_56_out_ap_vld,
        scale_55_out,
        scale_55_out_ap_vld,
        scale_54_out,
        scale_54_out_ap_vld,
        scale_53_out,
        scale_53_out_ap_vld,
        scale_52_out,
        scale_52_out_ap_vld,
        scale_51_out,
        scale_51_out_ap_vld,
        scale_50_out,
        scale_50_out_ap_vld,
        scale_49_out,
        scale_49_out_ap_vld,
        scale_48_out,
        scale_48_out_ap_vld,
        scale_47_out,
        scale_47_out_ap_vld,
        scale_46_out,
        scale_46_out_ap_vld,
        scale_45_out,
        scale_45_out_ap_vld,
        scale_44_out,
        scale_44_out_ap_vld,
        scale_43_out,
        scale_43_out_ap_vld,
        scale_42_out,
        scale_42_out_ap_vld,
        scale_41_out,
        scale_41_out_ap_vld,
        scale_40_out,
        scale_40_out_ap_vld,
        scale_39_out,
        scale_39_out_ap_vld,
        scale_38_out,
        scale_38_out_ap_vld,
        scale_37_out,
        scale_37_out_ap_vld,
        scale_36_out,
        scale_36_out_ap_vld,
        scale_35_out,
        scale_35_out_ap_vld,
        scale_34_out,
        scale_34_out_ap_vld,
        scale_33_out,
        scale_33_out_ap_vld,
        scale_32_out,
        scale_32_out_ap_vld,
        scale_31_out,
        scale_31_out_ap_vld,
        scale_30_out,
        scale_30_out_ap_vld,
        scale_29_out,
        scale_29_out_ap_vld,
        scale_28_out,
        scale_28_out_ap_vld,
        scale_27_out,
        scale_27_out_ap_vld,
        scale_26_out,
        scale_26_out_ap_vld,
        scale_25_out,
        scale_25_out_ap_vld,
        scale_24_out,
        scale_24_out_ap_vld,
        scale_23_out,
        scale_23_out_ap_vld,
        scale_22_out,
        scale_22_out_ap_vld,
        scale_21_out,
        scale_21_out_ap_vld,
        scale_20_out,
        scale_20_out_ap_vld,
        scale_19_out,
        scale_19_out_ap_vld,
        scale_18_out,
        scale_18_out_ap_vld,
        scale_17_out,
        scale_17_out_ap_vld,
        scale_16_out,
        scale_16_out_ap_vld,
        scale_15_out,
        scale_15_out_ap_vld,
        scale_14_out,
        scale_14_out_ap_vld,
        scale_13_out,
        scale_13_out_ap_vld,
        scale_12_out,
        scale_12_out_ap_vld,
        scale_11_out,
        scale_11_out_ap_vld,
        scale_10_out,
        scale_10_out_ap_vld,
        scale_9_out,
        scale_9_out_ap_vld,
        scale_8_out,
        scale_8_out_ap_vld,
        scale_7_out,
        scale_7_out_ap_vld,
        scale_6_out,
        scale_6_out_ap_vld,
        scale_5_out,
        scale_5_out_ap_vld,
        scale_4_out,
        scale_4_out_ap_vld,
        scale_3_out,
        scale_3_out_ap_vld,
        scale_2_out,
        scale_2_out_ap_vld,
        scale_1_out,
        scale_1_out_ap_vld,
        scale_out,
        scale_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load_reload;
input  [23:0] col_sum_16_load_reload;
input  [23:0] col_sum_32_load_reload;
input  [23:0] col_sum_48_load_reload;
input  [23:0] col_sum_1_load_reload;
input  [23:0] col_sum_17_load_reload;
input  [23:0] col_sum_33_load_reload;
input  [23:0] col_sum_49_load_reload;
input  [23:0] col_sum_2_load_reload;
input  [23:0] col_sum_18_load_reload;
input  [23:0] col_sum_34_load_reload;
input  [23:0] col_sum_50_load_reload;
input  [23:0] col_sum_3_load_reload;
input  [23:0] col_sum_19_load_reload;
input  [23:0] col_sum_35_load_reload;
input  [23:0] col_sum_51_load_reload;
input  [23:0] col_sum_4_load_reload;
input  [23:0] col_sum_20_load_reload;
input  [23:0] col_sum_36_load_reload;
input  [23:0] col_sum_52_load_reload;
input  [23:0] col_sum_5_load_reload;
input  [23:0] col_sum_21_load_reload;
input  [23:0] col_sum_37_load_reload;
input  [23:0] col_sum_53_load_reload;
input  [23:0] col_sum_6_load_reload;
input  [23:0] col_sum_22_load_reload;
input  [23:0] col_sum_38_load_reload;
input  [23:0] col_sum_54_load_reload;
input  [23:0] col_sum_7_load_reload;
input  [23:0] col_sum_23_load_reload;
input  [23:0] col_sum_39_load_reload;
input  [23:0] col_sum_55_load_reload;
input  [23:0] col_sum_8_load_reload;
input  [23:0] col_sum_24_load_reload;
input  [23:0] col_sum_40_load_reload;
input  [23:0] col_sum_56_load_reload;
input  [23:0] col_sum_9_load_reload;
input  [23:0] col_sum_25_load_reload;
input  [23:0] col_sum_41_load_reload;
input  [23:0] col_sum_57_load_reload;
input  [23:0] col_sum_10_load_reload;
input  [23:0] col_sum_26_load_reload;
input  [23:0] col_sum_42_load_reload;
input  [23:0] col_sum_58_load_reload;
input  [23:0] col_sum_11_load_reload;
input  [23:0] col_sum_27_load_reload;
input  [23:0] col_sum_43_load_reload;
input  [23:0] col_sum_59_load_reload;
input  [23:0] col_sum_12_load_reload;
input  [23:0] col_sum_28_load_reload;
input  [23:0] col_sum_44_load_reload;
input  [23:0] col_sum_60_load_reload;
input  [23:0] col_sum_13_load_reload;
input  [23:0] col_sum_29_load_reload;
input  [23:0] col_sum_45_load_reload;
input  [23:0] col_sum_61_load_reload;
input  [23:0] col_sum_14_load_reload;
input  [23:0] col_sum_30_load_reload;
input  [23:0] col_sum_46_load_reload;
input  [23:0] col_sum_62_load_reload;
input  [23:0] col_sum_15_load_reload;
input  [23:0] col_sum_31_load_reload;
input  [23:0] col_sum_47_load_reload;
input  [23:0] col_sum_63_load_reload;
output  [23:0] scale_63_out;
output   scale_63_out_ap_vld;
output  [23:0] scale_62_out;
output   scale_62_out_ap_vld;
output  [23:0] scale_61_out;
output   scale_61_out_ap_vld;
output  [23:0] scale_60_out;
output   scale_60_out_ap_vld;
output  [23:0] scale_59_out;
output   scale_59_out_ap_vld;
output  [23:0] scale_58_out;
output   scale_58_out_ap_vld;
output  [23:0] scale_57_out;
output   scale_57_out_ap_vld;
output  [23:0] scale_56_out;
output   scale_56_out_ap_vld;
output  [23:0] scale_55_out;
output   scale_55_out_ap_vld;
output  [23:0] scale_54_out;
output   scale_54_out_ap_vld;
output  [23:0] scale_53_out;
output   scale_53_out_ap_vld;
output  [23:0] scale_52_out;
output   scale_52_out_ap_vld;
output  [23:0] scale_51_out;
output   scale_51_out_ap_vld;
output  [23:0] scale_50_out;
output   scale_50_out_ap_vld;
output  [23:0] scale_49_out;
output   scale_49_out_ap_vld;
output  [23:0] scale_48_out;
output   scale_48_out_ap_vld;
output  [23:0] scale_47_out;
output   scale_47_out_ap_vld;
output  [23:0] scale_46_out;
output   scale_46_out_ap_vld;
output  [23:0] scale_45_out;
output   scale_45_out_ap_vld;
output  [23:0] scale_44_out;
output   scale_44_out_ap_vld;
output  [23:0] scale_43_out;
output   scale_43_out_ap_vld;
output  [23:0] scale_42_out;
output   scale_42_out_ap_vld;
output  [23:0] scale_41_out;
output   scale_41_out_ap_vld;
output  [23:0] scale_40_out;
output   scale_40_out_ap_vld;
output  [23:0] scale_39_out;
output   scale_39_out_ap_vld;
output  [23:0] scale_38_out;
output   scale_38_out_ap_vld;
output  [23:0] scale_37_out;
output   scale_37_out_ap_vld;
output  [23:0] scale_36_out;
output   scale_36_out_ap_vld;
output  [23:0] scale_35_out;
output   scale_35_out_ap_vld;
output  [23:0] scale_34_out;
output   scale_34_out_ap_vld;
output  [23:0] scale_33_out;
output   scale_33_out_ap_vld;
output  [23:0] scale_32_out;
output   scale_32_out_ap_vld;
output  [23:0] scale_31_out;
output   scale_31_out_ap_vld;
output  [23:0] scale_30_out;
output   scale_30_out_ap_vld;
output  [23:0] scale_29_out;
output   scale_29_out_ap_vld;
output  [23:0] scale_28_out;
output   scale_28_out_ap_vld;
output  [23:0] scale_27_out;
output   scale_27_out_ap_vld;
output  [23:0] scale_26_out;
output   scale_26_out_ap_vld;
output  [23:0] scale_25_out;
output   scale_25_out_ap_vld;
output  [23:0] scale_24_out;
output   scale_24_out_ap_vld;
output  [23:0] scale_23_out;
output   scale_23_out_ap_vld;
output  [23:0] scale_22_out;
output   scale_22_out_ap_vld;
output  [23:0] scale_21_out;
output   scale_21_out_ap_vld;
output  [23:0] scale_20_out;
output   scale_20_out_ap_vld;
output  [23:0] scale_19_out;
output   scale_19_out_ap_vld;
output  [23:0] scale_18_out;
output   scale_18_out_ap_vld;
output  [23:0] scale_17_out;
output   scale_17_out_ap_vld;
output  [23:0] scale_16_out;
output   scale_16_out_ap_vld;
output  [23:0] scale_15_out;
output   scale_15_out_ap_vld;
output  [23:0] scale_14_out;
output   scale_14_out_ap_vld;
output  [23:0] scale_13_out;
output   scale_13_out_ap_vld;
output  [23:0] scale_12_out;
output   scale_12_out_ap_vld;
output  [23:0] scale_11_out;
output   scale_11_out_ap_vld;
output  [23:0] scale_10_out;
output   scale_10_out_ap_vld;
output  [23:0] scale_9_out;
output   scale_9_out_ap_vld;
output  [23:0] scale_8_out;
output   scale_8_out_ap_vld;
output  [23:0] scale_7_out;
output   scale_7_out_ap_vld;
output  [23:0] scale_6_out;
output   scale_6_out_ap_vld;
output  [23:0] scale_5_out;
output   scale_5_out_ap_vld;
output  [23:0] scale_4_out;
output   scale_4_out_ap_vld;
output  [23:0] scale_3_out;
output   scale_3_out_ap_vld;
output  [23:0] scale_2_out;
output   scale_2_out_ap_vld;
output  [23:0] scale_1_out;
output   scale_1_out_ap_vld;
output  [23:0] scale_out;
output   scale_out_ap_vld;

reg ap_idle;
reg scale_63_out_ap_vld;
reg scale_62_out_ap_vld;
reg scale_61_out_ap_vld;
reg scale_60_out_ap_vld;
reg scale_59_out_ap_vld;
reg scale_58_out_ap_vld;
reg scale_57_out_ap_vld;
reg scale_56_out_ap_vld;
reg scale_55_out_ap_vld;
reg scale_54_out_ap_vld;
reg scale_53_out_ap_vld;
reg scale_52_out_ap_vld;
reg scale_51_out_ap_vld;
reg scale_50_out_ap_vld;
reg scale_49_out_ap_vld;
reg scale_48_out_ap_vld;
reg scale_47_out_ap_vld;
reg scale_46_out_ap_vld;
reg scale_45_out_ap_vld;
reg scale_44_out_ap_vld;
reg scale_43_out_ap_vld;
reg scale_42_out_ap_vld;
reg scale_41_out_ap_vld;
reg scale_40_out_ap_vld;
reg scale_39_out_ap_vld;
reg scale_38_out_ap_vld;
reg scale_37_out_ap_vld;
reg scale_36_out_ap_vld;
reg scale_35_out_ap_vld;
reg scale_34_out_ap_vld;
reg scale_33_out_ap_vld;
reg scale_32_out_ap_vld;
reg scale_31_out_ap_vld;
reg scale_30_out_ap_vld;
reg scale_29_out_ap_vld;
reg scale_28_out_ap_vld;
reg scale_27_out_ap_vld;
reg scale_26_out_ap_vld;
reg scale_25_out_ap_vld;
reg scale_24_out_ap_vld;
reg scale_23_out_ap_vld;
reg scale_22_out_ap_vld;
reg scale_21_out_ap_vld;
reg scale_20_out_ap_vld;
reg scale_19_out_ap_vld;
reg scale_18_out_ap_vld;
reg scale_17_out_ap_vld;
reg scale_16_out_ap_vld;
reg scale_15_out_ap_vld;
reg scale_14_out_ap_vld;
reg scale_13_out_ap_vld;
reg scale_12_out_ap_vld;
reg scale_11_out_ap_vld;
reg scale_10_out_ap_vld;
reg scale_9_out_ap_vld;
reg scale_8_out_ap_vld;
reg scale_7_out_ap_vld;
reg scale_6_out_ap_vld;
reg scale_5_out_ap_vld;
reg scale_4_out_ap_vld;
reg scale_3_out_ap_vld;
reg scale_2_out_ap_vld;
reg scale_1_out_ap_vld;
reg scale_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] tmp_fu_1418_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] j_fu_318;
wire   [6:0] add_ln76_fu_3232_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
reg   [23:0] scale_fu_322;
wire  signed [23:0] sext_ln81_fu_1518_p1;
wire   [5:0] trunc_ln76_fu_1426_p1;
reg   [23:0] scale_1_fu_326;
wire  signed [23:0] sext_ln81_1_fu_1610_p1;
reg   [23:0] scale_2_fu_330;
wire  signed [23:0] sext_ln81_2_fu_1702_p1;
reg   [23:0] scale_3_fu_334;
wire  signed [23:0] sext_ln81_3_fu_1794_p1;
reg   [23:0] scale_4_fu_338;
wire  signed [23:0] sext_ln81_4_fu_1886_p1;
reg   [23:0] scale_5_fu_342;
wire  signed [23:0] sext_ln81_5_fu_1978_p1;
reg   [23:0] scale_6_fu_346;
wire  signed [23:0] sext_ln81_6_fu_2070_p1;
reg   [23:0] scale_7_fu_350;
wire  signed [23:0] sext_ln81_7_fu_2162_p1;
reg   [23:0] scale_8_fu_354;
wire  signed [23:0] sext_ln81_8_fu_2254_p1;
reg   [23:0] scale_9_fu_358;
wire  signed [23:0] sext_ln81_9_fu_2346_p1;
reg   [23:0] scale_10_fu_362;
wire  signed [23:0] sext_ln81_10_fu_2438_p1;
reg   [23:0] scale_11_fu_366;
wire  signed [23:0] sext_ln81_11_fu_2530_p1;
reg   [23:0] scale_12_fu_370;
wire  signed [23:0] sext_ln81_12_fu_2622_p1;
reg   [23:0] scale_13_fu_374;
wire  signed [23:0] sext_ln81_13_fu_2714_p1;
reg   [23:0] scale_14_fu_378;
wire  signed [23:0] sext_ln81_14_fu_2806_p1;
reg   [23:0] scale_15_fu_382;
wire  signed [23:0] sext_ln81_15_fu_2898_p1;
reg   [23:0] scale_16_fu_386;
reg   [23:0] scale_17_fu_390;
reg   [23:0] scale_18_fu_394;
reg   [23:0] scale_19_fu_398;
reg   [23:0] scale_20_fu_402;
reg   [23:0] scale_21_fu_406;
reg   [23:0] scale_22_fu_410;
reg   [23:0] scale_23_fu_414;
reg   [23:0] scale_24_fu_418;
reg   [23:0] scale_25_fu_422;
reg   [23:0] scale_26_fu_426;
reg   [23:0] scale_27_fu_430;
reg   [23:0] scale_28_fu_434;
reg   [23:0] scale_29_fu_438;
reg   [23:0] scale_30_fu_442;
reg   [23:0] scale_31_fu_446;
reg   [23:0] scale_32_fu_450;
reg   [23:0] scale_33_fu_454;
reg   [23:0] scale_34_fu_458;
reg   [23:0] scale_35_fu_462;
reg   [23:0] scale_36_fu_466;
reg   [23:0] scale_37_fu_470;
reg   [23:0] scale_38_fu_474;
reg   [23:0] scale_39_fu_478;
reg   [23:0] scale_40_fu_482;
reg   [23:0] scale_41_fu_486;
reg   [23:0] scale_42_fu_490;
reg   [23:0] scale_43_fu_494;
reg   [23:0] scale_44_fu_498;
reg   [23:0] scale_45_fu_502;
reg   [23:0] scale_46_fu_506;
reg   [23:0] scale_47_fu_510;
reg   [23:0] scale_48_fu_514;
reg   [23:0] scale_49_fu_518;
reg   [23:0] scale_50_fu_522;
reg   [23:0] scale_51_fu_526;
reg   [23:0] scale_52_fu_530;
reg   [23:0] scale_53_fu_534;
reg   [23:0] scale_54_fu_538;
reg   [23:0] scale_55_fu_542;
reg   [23:0] scale_56_fu_546;
reg   [23:0] scale_57_fu_550;
reg   [23:0] scale_58_fu_554;
reg   [23:0] scale_59_fu_558;
reg   [23:0] scale_60_fu_562;
reg   [23:0] scale_61_fu_566;
reg   [23:0] scale_62_fu_570;
reg   [23:0] scale_63_fu_574;
wire   [23:0] tmp_6_fu_1430_p9;
wire   [23:0] tmp_6_fu_1430_p11;
wire   [37:0] shl_ln1_fu_1454_p3;
wire   [37:0] sub_ln81_fu_1470_p2;
wire   [15:0] tmp_9_fu_1476_p4;
wire   [16:0] zext_ln81_fu_1486_p1;
wire   [15:0] tmp_10_fu_1496_p4;
wire   [0:0] tmp_7_fu_1462_p3;
wire   [16:0] sub_ln81_1_fu_1490_p2;
wire   [16:0] zext_ln81_1_fu_1506_p1;
wire   [16:0] scale_64_fu_1510_p3;
wire   [23:0] tmp_s_fu_1522_p9;
wire   [23:0] tmp_s_fu_1522_p11;
wire   [37:0] shl_ln81_1_fu_1546_p3;
wire   [37:0] sub_ln81_2_fu_1562_p2;
wire   [15:0] tmp_11_fu_1568_p4;
wire   [16:0] zext_ln81_2_fu_1578_p1;
wire   [15:0] tmp_12_fu_1588_p4;
wire   [0:0] tmp_8_fu_1554_p3;
wire   [16:0] sub_ln81_3_fu_1582_p2;
wire   [16:0] zext_ln81_3_fu_1598_p1;
wire   [16:0] scale_65_fu_1602_p3;
wire   [23:0] tmp_13_fu_1614_p9;
wire   [23:0] tmp_13_fu_1614_p11;
wire   [37:0] shl_ln81_2_fu_1638_p3;
wire   [37:0] sub_ln81_4_fu_1654_p2;
wire   [15:0] tmp_15_fu_1660_p4;
wire   [16:0] zext_ln81_4_fu_1670_p1;
wire   [15:0] tmp_16_fu_1680_p4;
wire   [0:0] tmp_14_fu_1646_p3;
wire   [16:0] sub_ln81_5_fu_1674_p2;
wire   [16:0] zext_ln81_5_fu_1690_p1;
wire   [16:0] scale_66_fu_1694_p3;
wire   [23:0] tmp_17_fu_1706_p9;
wire   [23:0] tmp_17_fu_1706_p11;
wire   [37:0] shl_ln81_3_fu_1730_p3;
wire   [37:0] sub_ln81_6_fu_1746_p2;
wire   [15:0] tmp_19_fu_1752_p4;
wire   [16:0] zext_ln81_6_fu_1762_p1;
wire   [15:0] tmp_20_fu_1772_p4;
wire   [0:0] tmp_18_fu_1738_p3;
wire   [16:0] sub_ln81_7_fu_1766_p2;
wire   [16:0] zext_ln81_7_fu_1782_p1;
wire   [16:0] scale_67_fu_1786_p3;
wire   [23:0] tmp_21_fu_1798_p9;
wire   [23:0] tmp_21_fu_1798_p11;
wire   [37:0] shl_ln81_4_fu_1822_p3;
wire   [37:0] sub_ln81_8_fu_1838_p2;
wire   [15:0] tmp_22_fu_1844_p4;
wire   [16:0] zext_ln81_8_fu_1854_p1;
wire   [15:0] tmp_23_fu_1864_p4;
wire   [0:0] tmp_57_fu_1830_p3;
wire   [16:0] sub_ln81_9_fu_1858_p2;
wire   [16:0] zext_ln81_9_fu_1874_p1;
wire   [16:0] scale_68_fu_1878_p3;
wire   [23:0] tmp_24_fu_1890_p9;
wire   [23:0] tmp_24_fu_1890_p11;
wire   [37:0] shl_ln81_5_fu_1914_p3;
wire   [37:0] sub_ln81_10_fu_1930_p2;
wire   [15:0] tmp_25_fu_1936_p4;
wire   [16:0] zext_ln81_10_fu_1946_p1;
wire   [15:0] tmp_26_fu_1956_p4;
wire   [0:0] tmp_58_fu_1922_p3;
wire   [16:0] sub_ln81_11_fu_1950_p2;
wire   [16:0] zext_ln81_11_fu_1966_p1;
wire   [16:0] scale_69_fu_1970_p3;
wire   [23:0] tmp_27_fu_1982_p9;
wire   [23:0] tmp_27_fu_1982_p11;
wire   [37:0] shl_ln81_6_fu_2006_p3;
wire   [37:0] sub_ln81_12_fu_2022_p2;
wire   [15:0] tmp_28_fu_2028_p4;
wire   [16:0] zext_ln81_12_fu_2038_p1;
wire   [15:0] tmp_29_fu_2048_p4;
wire   [0:0] tmp_59_fu_2014_p3;
wire   [16:0] sub_ln81_13_fu_2042_p2;
wire   [16:0] zext_ln81_13_fu_2058_p1;
wire   [16:0] scale_70_fu_2062_p3;
wire   [23:0] tmp_30_fu_2074_p9;
wire   [23:0] tmp_30_fu_2074_p11;
wire   [37:0] shl_ln81_7_fu_2098_p3;
wire   [37:0] sub_ln81_14_fu_2114_p2;
wire   [15:0] tmp_31_fu_2120_p4;
wire   [16:0] zext_ln81_14_fu_2130_p1;
wire   [15:0] tmp_32_fu_2140_p4;
wire   [0:0] tmp_60_fu_2106_p3;
wire   [16:0] sub_ln81_15_fu_2134_p2;
wire   [16:0] zext_ln81_15_fu_2150_p1;
wire   [16:0] scale_71_fu_2154_p3;
wire   [23:0] tmp_33_fu_2166_p9;
wire   [23:0] tmp_33_fu_2166_p11;
wire   [37:0] shl_ln81_8_fu_2190_p3;
wire   [37:0] sub_ln81_16_fu_2206_p2;
wire   [15:0] tmp_34_fu_2212_p4;
wire   [16:0] zext_ln81_16_fu_2222_p1;
wire   [15:0] tmp_35_fu_2232_p4;
wire   [0:0] tmp_61_fu_2198_p3;
wire   [16:0] sub_ln81_17_fu_2226_p2;
wire   [16:0] zext_ln81_17_fu_2242_p1;
wire   [16:0] scale_72_fu_2246_p3;
wire   [23:0] tmp_36_fu_2258_p9;
wire   [23:0] tmp_36_fu_2258_p11;
wire   [37:0] shl_ln81_9_fu_2282_p3;
wire   [37:0] sub_ln81_18_fu_2298_p2;
wire   [15:0] tmp_37_fu_2304_p4;
wire   [16:0] zext_ln81_18_fu_2314_p1;
wire   [15:0] tmp_38_fu_2324_p4;
wire   [0:0] tmp_62_fu_2290_p3;
wire   [16:0] sub_ln81_19_fu_2318_p2;
wire   [16:0] zext_ln81_19_fu_2334_p1;
wire   [16:0] scale_73_fu_2338_p3;
wire   [23:0] tmp_39_fu_2350_p9;
wire   [23:0] tmp_39_fu_2350_p11;
wire   [37:0] shl_ln81_s_fu_2374_p3;
wire   [37:0] sub_ln81_20_fu_2390_p2;
wire   [15:0] tmp_40_fu_2396_p4;
wire   [16:0] zext_ln81_20_fu_2406_p1;
wire   [15:0] tmp_41_fu_2416_p4;
wire   [0:0] tmp_63_fu_2382_p3;
wire   [16:0] sub_ln81_21_fu_2410_p2;
wire   [16:0] zext_ln81_21_fu_2426_p1;
wire   [16:0] scale_74_fu_2430_p3;
wire   [23:0] tmp_42_fu_2442_p9;
wire   [23:0] tmp_42_fu_2442_p11;
wire   [37:0] shl_ln81_10_fu_2466_p3;
wire   [37:0] sub_ln81_22_fu_2482_p2;
wire   [15:0] tmp_43_fu_2488_p4;
wire   [16:0] zext_ln81_22_fu_2498_p1;
wire   [15:0] tmp_44_fu_2508_p4;
wire   [0:0] tmp_64_fu_2474_p3;
wire   [16:0] sub_ln81_23_fu_2502_p2;
wire   [16:0] zext_ln81_23_fu_2518_p1;
wire   [16:0] scale_75_fu_2522_p3;
wire   [23:0] tmp_45_fu_2534_p9;
wire   [23:0] tmp_45_fu_2534_p11;
wire   [37:0] shl_ln81_11_fu_2558_p3;
wire   [37:0] sub_ln81_24_fu_2574_p2;
wire   [15:0] tmp_46_fu_2580_p4;
wire   [16:0] zext_ln81_24_fu_2590_p1;
wire   [15:0] tmp_47_fu_2600_p4;
wire   [0:0] tmp_65_fu_2566_p3;
wire   [16:0] sub_ln81_25_fu_2594_p2;
wire   [16:0] zext_ln81_25_fu_2610_p1;
wire   [16:0] scale_76_fu_2614_p3;
wire   [23:0] tmp_48_fu_2626_p9;
wire   [23:0] tmp_48_fu_2626_p11;
wire   [37:0] shl_ln81_12_fu_2650_p3;
wire   [37:0] sub_ln81_26_fu_2666_p2;
wire   [15:0] tmp_49_fu_2672_p4;
wire   [16:0] zext_ln81_26_fu_2682_p1;
wire   [15:0] tmp_50_fu_2692_p4;
wire   [0:0] tmp_66_fu_2658_p3;
wire   [16:0] sub_ln81_27_fu_2686_p2;
wire   [16:0] zext_ln81_27_fu_2702_p1;
wire   [16:0] scale_77_fu_2706_p3;
wire   [23:0] tmp_51_fu_2718_p9;
wire   [23:0] tmp_51_fu_2718_p11;
wire   [37:0] shl_ln81_13_fu_2742_p3;
wire   [37:0] sub_ln81_28_fu_2758_p2;
wire   [15:0] tmp_52_fu_2764_p4;
wire   [16:0] zext_ln81_28_fu_2774_p1;
wire   [15:0] tmp_53_fu_2784_p4;
wire   [0:0] tmp_67_fu_2750_p3;
wire   [16:0] sub_ln81_29_fu_2778_p2;
wire   [16:0] zext_ln81_29_fu_2794_p1;
wire   [16:0] scale_78_fu_2798_p3;
wire   [23:0] tmp_54_fu_2810_p9;
wire   [23:0] tmp_54_fu_2810_p11;
wire   [37:0] shl_ln81_14_fu_2834_p3;
wire   [37:0] sub_ln81_30_fu_2850_p2;
wire   [15:0] tmp_55_fu_2856_p4;
wire   [16:0] zext_ln81_30_fu_2866_p1;
wire   [15:0] tmp_56_fu_2876_p4;
wire   [0:0] tmp_68_fu_2842_p3;
wire   [16:0] sub_ln81_31_fu_2870_p2;
wire   [16:0] zext_ln81_31_fu_2886_p1;
wire   [16:0] scale_79_fu_2890_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_6_fu_1430_p1;
wire   [5:0] tmp_6_fu_1430_p3;
wire  signed [5:0] tmp_6_fu_1430_p5;
wire  signed [5:0] tmp_6_fu_1430_p7;
wire   [5:0] tmp_s_fu_1522_p1;
wire   [5:0] tmp_s_fu_1522_p3;
wire  signed [5:0] tmp_s_fu_1522_p5;
wire  signed [5:0] tmp_s_fu_1522_p7;
wire   [5:0] tmp_13_fu_1614_p1;
wire   [5:0] tmp_13_fu_1614_p3;
wire  signed [5:0] tmp_13_fu_1614_p5;
wire  signed [5:0] tmp_13_fu_1614_p7;
wire   [5:0] tmp_17_fu_1706_p1;
wire   [5:0] tmp_17_fu_1706_p3;
wire  signed [5:0] tmp_17_fu_1706_p5;
wire  signed [5:0] tmp_17_fu_1706_p7;
wire   [5:0] tmp_21_fu_1798_p1;
wire   [5:0] tmp_21_fu_1798_p3;
wire  signed [5:0] tmp_21_fu_1798_p5;
wire  signed [5:0] tmp_21_fu_1798_p7;
wire   [5:0] tmp_24_fu_1890_p1;
wire   [5:0] tmp_24_fu_1890_p3;
wire  signed [5:0] tmp_24_fu_1890_p5;
wire  signed [5:0] tmp_24_fu_1890_p7;
wire   [5:0] tmp_27_fu_1982_p1;
wire   [5:0] tmp_27_fu_1982_p3;
wire  signed [5:0] tmp_27_fu_1982_p5;
wire  signed [5:0] tmp_27_fu_1982_p7;
wire   [5:0] tmp_30_fu_2074_p1;
wire   [5:0] tmp_30_fu_2074_p3;
wire  signed [5:0] tmp_30_fu_2074_p5;
wire  signed [5:0] tmp_30_fu_2074_p7;
wire   [5:0] tmp_33_fu_2166_p1;
wire   [5:0] tmp_33_fu_2166_p3;
wire  signed [5:0] tmp_33_fu_2166_p5;
wire  signed [5:0] tmp_33_fu_2166_p7;
wire   [5:0] tmp_36_fu_2258_p1;
wire   [5:0] tmp_36_fu_2258_p3;
wire  signed [5:0] tmp_36_fu_2258_p5;
wire  signed [5:0] tmp_36_fu_2258_p7;
wire   [5:0] tmp_39_fu_2350_p1;
wire   [5:0] tmp_39_fu_2350_p3;
wire  signed [5:0] tmp_39_fu_2350_p5;
wire  signed [5:0] tmp_39_fu_2350_p7;
wire   [5:0] tmp_42_fu_2442_p1;
wire   [5:0] tmp_42_fu_2442_p3;
wire  signed [5:0] tmp_42_fu_2442_p5;
wire  signed [5:0] tmp_42_fu_2442_p7;
wire   [5:0] tmp_45_fu_2534_p1;
wire   [5:0] tmp_45_fu_2534_p3;
wire  signed [5:0] tmp_45_fu_2534_p5;
wire  signed [5:0] tmp_45_fu_2534_p7;
wire   [5:0] tmp_48_fu_2626_p1;
wire   [5:0] tmp_48_fu_2626_p3;
wire  signed [5:0] tmp_48_fu_2626_p5;
wire  signed [5:0] tmp_48_fu_2626_p7;
wire   [5:0] tmp_51_fu_2718_p1;
wire   [5:0] tmp_51_fu_2718_p3;
wire  signed [5:0] tmp_51_fu_2718_p5;
wire  signed [5:0] tmp_51_fu_2718_p7;
wire   [5:0] tmp_54_fu_2810_p1;
wire   [5:0] tmp_54_fu_2810_p3;
wire  signed [5:0] tmp_54_fu_2810_p5;
wire  signed [5:0] tmp_54_fu_2810_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_318 = 7'd0;
#0 scale_fu_322 = 24'd0;
#0 scale_1_fu_326 = 24'd0;
#0 scale_2_fu_330 = 24'd0;
#0 scale_3_fu_334 = 24'd0;
#0 scale_4_fu_338 = 24'd0;
#0 scale_5_fu_342 = 24'd0;
#0 scale_6_fu_346 = 24'd0;
#0 scale_7_fu_350 = 24'd0;
#0 scale_8_fu_354 = 24'd0;
#0 scale_9_fu_358 = 24'd0;
#0 scale_10_fu_362 = 24'd0;
#0 scale_11_fu_366 = 24'd0;
#0 scale_12_fu_370 = 24'd0;
#0 scale_13_fu_374 = 24'd0;
#0 scale_14_fu_378 = 24'd0;
#0 scale_15_fu_382 = 24'd0;
#0 scale_16_fu_386 = 24'd0;
#0 scale_17_fu_390 = 24'd0;
#0 scale_18_fu_394 = 24'd0;
#0 scale_19_fu_398 = 24'd0;
#0 scale_20_fu_402 = 24'd0;
#0 scale_21_fu_406 = 24'd0;
#0 scale_22_fu_410 = 24'd0;
#0 scale_23_fu_414 = 24'd0;
#0 scale_24_fu_418 = 24'd0;
#0 scale_25_fu_422 = 24'd0;
#0 scale_26_fu_426 = 24'd0;
#0 scale_27_fu_430 = 24'd0;
#0 scale_28_fu_434 = 24'd0;
#0 scale_29_fu_438 = 24'd0;
#0 scale_30_fu_442 = 24'd0;
#0 scale_31_fu_446 = 24'd0;
#0 scale_32_fu_450 = 24'd0;
#0 scale_33_fu_454 = 24'd0;
#0 scale_34_fu_458 = 24'd0;
#0 scale_35_fu_462 = 24'd0;
#0 scale_36_fu_466 = 24'd0;
#0 scale_37_fu_470 = 24'd0;
#0 scale_38_fu_474 = 24'd0;
#0 scale_39_fu_478 = 24'd0;
#0 scale_40_fu_482 = 24'd0;
#0 scale_41_fu_486 = 24'd0;
#0 scale_42_fu_490 = 24'd0;
#0 scale_43_fu_494 = 24'd0;
#0 scale_44_fu_498 = 24'd0;
#0 scale_45_fu_502 = 24'd0;
#0 scale_46_fu_506 = 24'd0;
#0 scale_47_fu_510 = 24'd0;
#0 scale_48_fu_514 = 24'd0;
#0 scale_49_fu_518 = 24'd0;
#0 scale_50_fu_522 = 24'd0;
#0 scale_51_fu_526 = 24'd0;
#0 scale_52_fu_530 = 24'd0;
#0 scale_53_fu_534 = 24'd0;
#0 scale_54_fu_538 = 24'd0;
#0 scale_55_fu_542 = 24'd0;
#0 scale_56_fu_546 = 24'd0;
#0 scale_57_fu_550 = 24'd0;
#0 scale_58_fu_554 = 24'd0;
#0 scale_59_fu_558 = 24'd0;
#0 scale_60_fu_562 = 24'd0;
#0 scale_61_fu_566 = 24'd0;
#0 scale_62_fu_570 = 24'd0;
#0 scale_63_fu_574 = 24'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U151(
    .din0(col_sum_load_reload),
    .din1(col_sum_16_load_reload),
    .din2(col_sum_32_load_reload),
    .din3(col_sum_48_load_reload),
    .def(tmp_6_fu_1430_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_6_fu_1430_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U152(
    .din0(col_sum_1_load_reload),
    .din1(col_sum_17_load_reload),
    .din2(col_sum_33_load_reload),
    .din3(col_sum_49_load_reload),
    .def(tmp_s_fu_1522_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_s_fu_1522_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U153(
    .din0(col_sum_2_load_reload),
    .din1(col_sum_18_load_reload),
    .din2(col_sum_34_load_reload),
    .din3(col_sum_50_load_reload),
    .def(tmp_13_fu_1614_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_13_fu_1614_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U154(
    .din0(col_sum_3_load_reload),
    .din1(col_sum_19_load_reload),
    .din2(col_sum_35_load_reload),
    .din3(col_sum_51_load_reload),
    .def(tmp_17_fu_1706_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_17_fu_1706_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U155(
    .din0(col_sum_4_load_reload),
    .din1(col_sum_20_load_reload),
    .din2(col_sum_36_load_reload),
    .din3(col_sum_52_load_reload),
    .def(tmp_21_fu_1798_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_21_fu_1798_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U156(
    .din0(col_sum_5_load_reload),
    .din1(col_sum_21_load_reload),
    .din2(col_sum_37_load_reload),
    .din3(col_sum_53_load_reload),
    .def(tmp_24_fu_1890_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_24_fu_1890_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U157(
    .din0(col_sum_6_load_reload),
    .din1(col_sum_22_load_reload),
    .din2(col_sum_38_load_reload),
    .din3(col_sum_54_load_reload),
    .def(tmp_27_fu_1982_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_27_fu_1982_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U158(
    .din0(col_sum_7_load_reload),
    .din1(col_sum_23_load_reload),
    .din2(col_sum_39_load_reload),
    .din3(col_sum_55_load_reload),
    .def(tmp_30_fu_2074_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_30_fu_2074_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U159(
    .din0(col_sum_8_load_reload),
    .din1(col_sum_24_load_reload),
    .din2(col_sum_40_load_reload),
    .din3(col_sum_56_load_reload),
    .def(tmp_33_fu_2166_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_33_fu_2166_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U160(
    .din0(col_sum_9_load_reload),
    .din1(col_sum_25_load_reload),
    .din2(col_sum_41_load_reload),
    .din3(col_sum_57_load_reload),
    .def(tmp_36_fu_2258_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_36_fu_2258_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U161(
    .din0(col_sum_10_load_reload),
    .din1(col_sum_26_load_reload),
    .din2(col_sum_42_load_reload),
    .din3(col_sum_58_load_reload),
    .def(tmp_39_fu_2350_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_39_fu_2350_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U162(
    .din0(col_sum_11_load_reload),
    .din1(col_sum_27_load_reload),
    .din2(col_sum_43_load_reload),
    .din3(col_sum_59_load_reload),
    .def(tmp_42_fu_2442_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_42_fu_2442_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U163(
    .din0(col_sum_12_load_reload),
    .din1(col_sum_28_load_reload),
    .din2(col_sum_44_load_reload),
    .din3(col_sum_60_load_reload),
    .def(tmp_45_fu_2534_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_45_fu_2534_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U164(
    .din0(col_sum_13_load_reload),
    .din1(col_sum_29_load_reload),
    .din2(col_sum_45_load_reload),
    .din3(col_sum_61_load_reload),
    .def(tmp_48_fu_2626_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_48_fu_2626_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U165(
    .din0(col_sum_14_load_reload),
    .din1(col_sum_30_load_reload),
    .din2(col_sum_46_load_reload),
    .din3(col_sum_62_load_reload),
    .def(tmp_51_fu_2718_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_51_fu_2718_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U166(
    .din0(col_sum_15_load_reload),
    .din1(col_sum_31_load_reload),
    .din2(col_sum_47_load_reload),
    .din3(col_sum_63_load_reload),
    .def(tmp_54_fu_2810_p9),
    .sel(trunc_ln76_fu_1426_p1),
    .dout(tmp_54_fu_2810_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_1418_p3 == 1'd0)) begin
            j_fu_318 <= add_ln76_fu_3232_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_318 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1418_p3 == 1'd0) & (trunc_ln76_fu_1426_p1 == 6'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_10_fu_362 <= sext_ln81_10_fu_2438_p1;
        scale_11_fu_366 <= sext_ln81_11_fu_2530_p1;
        scale_12_fu_370 <= sext_ln81_12_fu_2622_p1;
        scale_13_fu_374 <= sext_ln81_13_fu_2714_p1;
        scale_14_fu_378 <= sext_ln81_14_fu_2806_p1;
        scale_15_fu_382 <= sext_ln81_15_fu_2898_p1;
        scale_1_fu_326 <= sext_ln81_1_fu_1610_p1;
        scale_2_fu_330 <= sext_ln81_2_fu_1702_p1;
        scale_3_fu_334 <= sext_ln81_3_fu_1794_p1;
        scale_4_fu_338 <= sext_ln81_4_fu_1886_p1;
        scale_5_fu_342 <= sext_ln81_5_fu_1978_p1;
        scale_6_fu_346 <= sext_ln81_6_fu_2070_p1;
        scale_7_fu_350 <= sext_ln81_7_fu_2162_p1;
        scale_8_fu_354 <= sext_ln81_8_fu_2254_p1;
        scale_9_fu_358 <= sext_ln81_9_fu_2346_p1;
        scale_fu_322 <= sext_ln81_fu_1518_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1418_p3 == 1'd0) & (trunc_ln76_fu_1426_p1 == 6'd16) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_16_fu_386 <= sext_ln81_fu_1518_p1;
        scale_17_fu_390 <= sext_ln81_1_fu_1610_p1;
        scale_18_fu_394 <= sext_ln81_2_fu_1702_p1;
        scale_19_fu_398 <= sext_ln81_3_fu_1794_p1;
        scale_20_fu_402 <= sext_ln81_4_fu_1886_p1;
        scale_21_fu_406 <= sext_ln81_5_fu_1978_p1;
        scale_22_fu_410 <= sext_ln81_6_fu_2070_p1;
        scale_23_fu_414 <= sext_ln81_7_fu_2162_p1;
        scale_24_fu_418 <= sext_ln81_8_fu_2254_p1;
        scale_25_fu_422 <= sext_ln81_9_fu_2346_p1;
        scale_26_fu_426 <= sext_ln81_10_fu_2438_p1;
        scale_27_fu_430 <= sext_ln81_11_fu_2530_p1;
        scale_28_fu_434 <= sext_ln81_12_fu_2622_p1;
        scale_29_fu_438 <= sext_ln81_13_fu_2714_p1;
        scale_30_fu_442 <= sext_ln81_14_fu_2806_p1;
        scale_31_fu_446 <= sext_ln81_15_fu_2898_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1418_p3 == 1'd0) & (trunc_ln76_fu_1426_p1 == 6'd32) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_32_fu_450 <= sext_ln81_fu_1518_p1;
        scale_33_fu_454 <= sext_ln81_1_fu_1610_p1;
        scale_34_fu_458 <= sext_ln81_2_fu_1702_p1;
        scale_35_fu_462 <= sext_ln81_3_fu_1794_p1;
        scale_36_fu_466 <= sext_ln81_4_fu_1886_p1;
        scale_37_fu_470 <= sext_ln81_5_fu_1978_p1;
        scale_38_fu_474 <= sext_ln81_6_fu_2070_p1;
        scale_39_fu_478 <= sext_ln81_7_fu_2162_p1;
        scale_40_fu_482 <= sext_ln81_8_fu_2254_p1;
        scale_41_fu_486 <= sext_ln81_9_fu_2346_p1;
        scale_42_fu_490 <= sext_ln81_10_fu_2438_p1;
        scale_43_fu_494 <= sext_ln81_11_fu_2530_p1;
        scale_44_fu_498 <= sext_ln81_12_fu_2622_p1;
        scale_45_fu_502 <= sext_ln81_13_fu_2714_p1;
        scale_46_fu_506 <= sext_ln81_14_fu_2806_p1;
        scale_47_fu_510 <= sext_ln81_15_fu_2898_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln76_fu_1426_p1 == 6'd32) & ~(trunc_ln76_fu_1426_p1 == 6'd16) & ~(trunc_ln76_fu_1426_p1 == 6'd0) & (tmp_fu_1418_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_48_fu_514 <= sext_ln81_fu_1518_p1;
        scale_49_fu_518 <= sext_ln81_1_fu_1610_p1;
        scale_50_fu_522 <= sext_ln81_2_fu_1702_p1;
        scale_51_fu_526 <= sext_ln81_3_fu_1794_p1;
        scale_52_fu_530 <= sext_ln81_4_fu_1886_p1;
        scale_53_fu_534 <= sext_ln81_5_fu_1978_p1;
        scale_54_fu_538 <= sext_ln81_6_fu_2070_p1;
        scale_55_fu_542 <= sext_ln81_7_fu_2162_p1;
        scale_56_fu_546 <= sext_ln81_8_fu_2254_p1;
        scale_57_fu_550 <= sext_ln81_9_fu_2346_p1;
        scale_58_fu_554 <= sext_ln81_10_fu_2438_p1;
        scale_59_fu_558 <= sext_ln81_11_fu_2530_p1;
        scale_60_fu_562 <= sext_ln81_12_fu_2622_p1;
        scale_61_fu_566 <= sext_ln81_13_fu_2714_p1;
        scale_62_fu_570 <= sext_ln81_14_fu_2806_p1;
        scale_63_fu_574 <= sext_ln81_15_fu_2898_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_318;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_10_out_ap_vld = 1'b1;
    end else begin
        scale_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_11_out_ap_vld = 1'b1;
    end else begin
        scale_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_12_out_ap_vld = 1'b1;
    end else begin
        scale_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_13_out_ap_vld = 1'b1;
    end else begin
        scale_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_14_out_ap_vld = 1'b1;
    end else begin
        scale_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_15_out_ap_vld = 1'b1;
    end else begin
        scale_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_16_out_ap_vld = 1'b1;
    end else begin
        scale_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_17_out_ap_vld = 1'b1;
    end else begin
        scale_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_18_out_ap_vld = 1'b1;
    end else begin
        scale_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_19_out_ap_vld = 1'b1;
    end else begin
        scale_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_1_out_ap_vld = 1'b1;
    end else begin
        scale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_20_out_ap_vld = 1'b1;
    end else begin
        scale_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_21_out_ap_vld = 1'b1;
    end else begin
        scale_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_22_out_ap_vld = 1'b1;
    end else begin
        scale_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_23_out_ap_vld = 1'b1;
    end else begin
        scale_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_24_out_ap_vld = 1'b1;
    end else begin
        scale_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_25_out_ap_vld = 1'b1;
    end else begin
        scale_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_26_out_ap_vld = 1'b1;
    end else begin
        scale_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_27_out_ap_vld = 1'b1;
    end else begin
        scale_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_28_out_ap_vld = 1'b1;
    end else begin
        scale_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_29_out_ap_vld = 1'b1;
    end else begin
        scale_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_2_out_ap_vld = 1'b1;
    end else begin
        scale_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_30_out_ap_vld = 1'b1;
    end else begin
        scale_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_31_out_ap_vld = 1'b1;
    end else begin
        scale_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_32_out_ap_vld = 1'b1;
    end else begin
        scale_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_33_out_ap_vld = 1'b1;
    end else begin
        scale_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_34_out_ap_vld = 1'b1;
    end else begin
        scale_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_35_out_ap_vld = 1'b1;
    end else begin
        scale_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_36_out_ap_vld = 1'b1;
    end else begin
        scale_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_37_out_ap_vld = 1'b1;
    end else begin
        scale_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_38_out_ap_vld = 1'b1;
    end else begin
        scale_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_39_out_ap_vld = 1'b1;
    end else begin
        scale_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_3_out_ap_vld = 1'b1;
    end else begin
        scale_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_40_out_ap_vld = 1'b1;
    end else begin
        scale_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_41_out_ap_vld = 1'b1;
    end else begin
        scale_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_42_out_ap_vld = 1'b1;
    end else begin
        scale_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_43_out_ap_vld = 1'b1;
    end else begin
        scale_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_44_out_ap_vld = 1'b1;
    end else begin
        scale_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_45_out_ap_vld = 1'b1;
    end else begin
        scale_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_46_out_ap_vld = 1'b1;
    end else begin
        scale_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_47_out_ap_vld = 1'b1;
    end else begin
        scale_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_48_out_ap_vld = 1'b1;
    end else begin
        scale_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_49_out_ap_vld = 1'b1;
    end else begin
        scale_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_4_out_ap_vld = 1'b1;
    end else begin
        scale_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_50_out_ap_vld = 1'b1;
    end else begin
        scale_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_51_out_ap_vld = 1'b1;
    end else begin
        scale_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_52_out_ap_vld = 1'b1;
    end else begin
        scale_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_53_out_ap_vld = 1'b1;
    end else begin
        scale_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_54_out_ap_vld = 1'b1;
    end else begin
        scale_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_55_out_ap_vld = 1'b1;
    end else begin
        scale_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_56_out_ap_vld = 1'b1;
    end else begin
        scale_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_57_out_ap_vld = 1'b1;
    end else begin
        scale_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_58_out_ap_vld = 1'b1;
    end else begin
        scale_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_59_out_ap_vld = 1'b1;
    end else begin
        scale_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_5_out_ap_vld = 1'b1;
    end else begin
        scale_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_60_out_ap_vld = 1'b1;
    end else begin
        scale_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_61_out_ap_vld = 1'b1;
    end else begin
        scale_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_62_out_ap_vld = 1'b1;
    end else begin
        scale_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_63_out_ap_vld = 1'b1;
    end else begin
        scale_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_6_out_ap_vld = 1'b1;
    end else begin
        scale_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_7_out_ap_vld = 1'b1;
    end else begin
        scale_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_8_out_ap_vld = 1'b1;
    end else begin
        scale_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_9_out_ap_vld = 1'b1;
    end else begin
        scale_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_fu_1418_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_out_ap_vld = 1'b1;
    end else begin
        scale_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_fu_3232_p2 = (ap_sig_allocacmp_jb + 7'd16);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign scale_10_out = scale_10_fu_362;

assign scale_11_out = scale_11_fu_366;

assign scale_12_out = scale_12_fu_370;

assign scale_13_out = scale_13_fu_374;

assign scale_14_out = scale_14_fu_378;

assign scale_15_out = scale_15_fu_382;

assign scale_16_out = scale_16_fu_386;

assign scale_17_out = scale_17_fu_390;

assign scale_18_out = scale_18_fu_394;

assign scale_19_out = scale_19_fu_398;

assign scale_1_out = scale_1_fu_326;

assign scale_20_out = scale_20_fu_402;

assign scale_21_out = scale_21_fu_406;

assign scale_22_out = scale_22_fu_410;

assign scale_23_out = scale_23_fu_414;

assign scale_24_out = scale_24_fu_418;

assign scale_25_out = scale_25_fu_422;

assign scale_26_out = scale_26_fu_426;

assign scale_27_out = scale_27_fu_430;

assign scale_28_out = scale_28_fu_434;

assign scale_29_out = scale_29_fu_438;

assign scale_2_out = scale_2_fu_330;

assign scale_30_out = scale_30_fu_442;

assign scale_31_out = scale_31_fu_446;

assign scale_32_out = scale_32_fu_450;

assign scale_33_out = scale_33_fu_454;

assign scale_34_out = scale_34_fu_458;

assign scale_35_out = scale_35_fu_462;

assign scale_36_out = scale_36_fu_466;

assign scale_37_out = scale_37_fu_470;

assign scale_38_out = scale_38_fu_474;

assign scale_39_out = scale_39_fu_478;

assign scale_3_out = scale_3_fu_334;

assign scale_40_out = scale_40_fu_482;

assign scale_41_out = scale_41_fu_486;

assign scale_42_out = scale_42_fu_490;

assign scale_43_out = scale_43_fu_494;

assign scale_44_out = scale_44_fu_498;

assign scale_45_out = scale_45_fu_502;

assign scale_46_out = scale_46_fu_506;

assign scale_47_out = scale_47_fu_510;

assign scale_48_out = scale_48_fu_514;

assign scale_49_out = scale_49_fu_518;

assign scale_4_out = scale_4_fu_338;

assign scale_50_out = scale_50_fu_522;

assign scale_51_out = scale_51_fu_526;

assign scale_52_out = scale_52_fu_530;

assign scale_53_out = scale_53_fu_534;

assign scale_54_out = scale_54_fu_538;

assign scale_55_out = scale_55_fu_542;

assign scale_56_out = scale_56_fu_546;

assign scale_57_out = scale_57_fu_550;

assign scale_58_out = scale_58_fu_554;

assign scale_59_out = scale_59_fu_558;

assign scale_5_out = scale_5_fu_342;

assign scale_60_out = scale_60_fu_562;

assign scale_61_out = scale_61_fu_566;

assign scale_62_out = scale_62_fu_570;

assign scale_63_out = scale_63_fu_574;

assign scale_64_fu_1510_p3 = ((tmp_7_fu_1462_p3[0:0] == 1'b1) ? sub_ln81_1_fu_1490_p2 : zext_ln81_1_fu_1506_p1);

assign scale_65_fu_1602_p3 = ((tmp_8_fu_1554_p3[0:0] == 1'b1) ? sub_ln81_3_fu_1582_p2 : zext_ln81_3_fu_1598_p1);

assign scale_66_fu_1694_p3 = ((tmp_14_fu_1646_p3[0:0] == 1'b1) ? sub_ln81_5_fu_1674_p2 : zext_ln81_5_fu_1690_p1);

assign scale_67_fu_1786_p3 = ((tmp_18_fu_1738_p3[0:0] == 1'b1) ? sub_ln81_7_fu_1766_p2 : zext_ln81_7_fu_1782_p1);

assign scale_68_fu_1878_p3 = ((tmp_57_fu_1830_p3[0:0] == 1'b1) ? sub_ln81_9_fu_1858_p2 : zext_ln81_9_fu_1874_p1);

assign scale_69_fu_1970_p3 = ((tmp_58_fu_1922_p3[0:0] == 1'b1) ? sub_ln81_11_fu_1950_p2 : zext_ln81_11_fu_1966_p1);

assign scale_6_out = scale_6_fu_346;

assign scale_70_fu_2062_p3 = ((tmp_59_fu_2014_p3[0:0] == 1'b1) ? sub_ln81_13_fu_2042_p2 : zext_ln81_13_fu_2058_p1);

assign scale_71_fu_2154_p3 = ((tmp_60_fu_2106_p3[0:0] == 1'b1) ? sub_ln81_15_fu_2134_p2 : zext_ln81_15_fu_2150_p1);

assign scale_72_fu_2246_p3 = ((tmp_61_fu_2198_p3[0:0] == 1'b1) ? sub_ln81_17_fu_2226_p2 : zext_ln81_17_fu_2242_p1);

assign scale_73_fu_2338_p3 = ((tmp_62_fu_2290_p3[0:0] == 1'b1) ? sub_ln81_19_fu_2318_p2 : zext_ln81_19_fu_2334_p1);

assign scale_74_fu_2430_p3 = ((tmp_63_fu_2382_p3[0:0] == 1'b1) ? sub_ln81_21_fu_2410_p2 : zext_ln81_21_fu_2426_p1);

assign scale_75_fu_2522_p3 = ((tmp_64_fu_2474_p3[0:0] == 1'b1) ? sub_ln81_23_fu_2502_p2 : zext_ln81_23_fu_2518_p1);

assign scale_76_fu_2614_p3 = ((tmp_65_fu_2566_p3[0:0] == 1'b1) ? sub_ln81_25_fu_2594_p2 : zext_ln81_25_fu_2610_p1);

assign scale_77_fu_2706_p3 = ((tmp_66_fu_2658_p3[0:0] == 1'b1) ? sub_ln81_27_fu_2686_p2 : zext_ln81_27_fu_2702_p1);

assign scale_78_fu_2798_p3 = ((tmp_67_fu_2750_p3[0:0] == 1'b1) ? sub_ln81_29_fu_2778_p2 : zext_ln81_29_fu_2794_p1);

assign scale_79_fu_2890_p3 = ((tmp_68_fu_2842_p3[0:0] == 1'b1) ? sub_ln81_31_fu_2870_p2 : zext_ln81_31_fu_2886_p1);

assign scale_7_out = scale_7_fu_350;

assign scale_8_out = scale_8_fu_354;

assign scale_9_out = scale_9_fu_358;

assign scale_out = scale_fu_322;

assign sext_ln81_10_fu_2438_p1 = $signed(scale_74_fu_2430_p3);

assign sext_ln81_11_fu_2530_p1 = $signed(scale_75_fu_2522_p3);

assign sext_ln81_12_fu_2622_p1 = $signed(scale_76_fu_2614_p3);

assign sext_ln81_13_fu_2714_p1 = $signed(scale_77_fu_2706_p3);

assign sext_ln81_14_fu_2806_p1 = $signed(scale_78_fu_2798_p3);

assign sext_ln81_15_fu_2898_p1 = $signed(scale_79_fu_2890_p3);

assign sext_ln81_1_fu_1610_p1 = $signed(scale_65_fu_1602_p3);

assign sext_ln81_2_fu_1702_p1 = $signed(scale_66_fu_1694_p3);

assign sext_ln81_3_fu_1794_p1 = $signed(scale_67_fu_1786_p3);

assign sext_ln81_4_fu_1886_p1 = $signed(scale_68_fu_1878_p3);

assign sext_ln81_5_fu_1978_p1 = $signed(scale_69_fu_1970_p3);

assign sext_ln81_6_fu_2070_p1 = $signed(scale_70_fu_2062_p3);

assign sext_ln81_7_fu_2162_p1 = $signed(scale_71_fu_2154_p3);

assign sext_ln81_8_fu_2254_p1 = $signed(scale_72_fu_2246_p3);

assign sext_ln81_9_fu_2346_p1 = $signed(scale_73_fu_2338_p3);

assign sext_ln81_fu_1518_p1 = $signed(scale_64_fu_1510_p3);

assign shl_ln1_fu_1454_p3 = {{tmp_6_fu_1430_p11}, {14'd0}};

assign shl_ln81_10_fu_2466_p3 = {{tmp_42_fu_2442_p11}, {14'd0}};

assign shl_ln81_11_fu_2558_p3 = {{tmp_45_fu_2534_p11}, {14'd0}};

assign shl_ln81_12_fu_2650_p3 = {{tmp_48_fu_2626_p11}, {14'd0}};

assign shl_ln81_13_fu_2742_p3 = {{tmp_51_fu_2718_p11}, {14'd0}};

assign shl_ln81_14_fu_2834_p3 = {{tmp_54_fu_2810_p11}, {14'd0}};

assign shl_ln81_1_fu_1546_p3 = {{tmp_s_fu_1522_p11}, {14'd0}};

assign shl_ln81_2_fu_1638_p3 = {{tmp_13_fu_1614_p11}, {14'd0}};

assign shl_ln81_3_fu_1730_p3 = {{tmp_17_fu_1706_p11}, {14'd0}};

assign shl_ln81_4_fu_1822_p3 = {{tmp_21_fu_1798_p11}, {14'd0}};

assign shl_ln81_5_fu_1914_p3 = {{tmp_24_fu_1890_p11}, {14'd0}};

assign shl_ln81_6_fu_2006_p3 = {{tmp_27_fu_1982_p11}, {14'd0}};

assign shl_ln81_7_fu_2098_p3 = {{tmp_30_fu_2074_p11}, {14'd0}};

assign shl_ln81_8_fu_2190_p3 = {{tmp_33_fu_2166_p11}, {14'd0}};

assign shl_ln81_9_fu_2282_p3 = {{tmp_36_fu_2258_p11}, {14'd0}};

assign shl_ln81_s_fu_2374_p3 = {{tmp_39_fu_2350_p11}, {14'd0}};

assign sub_ln81_10_fu_1930_p2 = (38'd0 - shl_ln81_5_fu_1914_p3);

assign sub_ln81_11_fu_1950_p2 = (17'd0 - zext_ln81_10_fu_1946_p1);

assign sub_ln81_12_fu_2022_p2 = (38'd0 - shl_ln81_6_fu_2006_p3);

assign sub_ln81_13_fu_2042_p2 = (17'd0 - zext_ln81_12_fu_2038_p1);

assign sub_ln81_14_fu_2114_p2 = (38'd0 - shl_ln81_7_fu_2098_p3);

assign sub_ln81_15_fu_2134_p2 = (17'd0 - zext_ln81_14_fu_2130_p1);

assign sub_ln81_16_fu_2206_p2 = (38'd0 - shl_ln81_8_fu_2190_p3);

assign sub_ln81_17_fu_2226_p2 = (17'd0 - zext_ln81_16_fu_2222_p1);

assign sub_ln81_18_fu_2298_p2 = (38'd0 - shl_ln81_9_fu_2282_p3);

assign sub_ln81_19_fu_2318_p2 = (17'd0 - zext_ln81_18_fu_2314_p1);

assign sub_ln81_1_fu_1490_p2 = (17'd0 - zext_ln81_fu_1486_p1);

assign sub_ln81_20_fu_2390_p2 = (38'd0 - shl_ln81_s_fu_2374_p3);

assign sub_ln81_21_fu_2410_p2 = (17'd0 - zext_ln81_20_fu_2406_p1);

assign sub_ln81_22_fu_2482_p2 = (38'd0 - shl_ln81_10_fu_2466_p3);

assign sub_ln81_23_fu_2502_p2 = (17'd0 - zext_ln81_22_fu_2498_p1);

assign sub_ln81_24_fu_2574_p2 = (38'd0 - shl_ln81_11_fu_2558_p3);

assign sub_ln81_25_fu_2594_p2 = (17'd0 - zext_ln81_24_fu_2590_p1);

assign sub_ln81_26_fu_2666_p2 = (38'd0 - shl_ln81_12_fu_2650_p3);

assign sub_ln81_27_fu_2686_p2 = (17'd0 - zext_ln81_26_fu_2682_p1);

assign sub_ln81_28_fu_2758_p2 = (38'd0 - shl_ln81_13_fu_2742_p3);

assign sub_ln81_29_fu_2778_p2 = (17'd0 - zext_ln81_28_fu_2774_p1);

assign sub_ln81_2_fu_1562_p2 = (38'd0 - shl_ln81_1_fu_1546_p3);

assign sub_ln81_30_fu_2850_p2 = (38'd0 - shl_ln81_14_fu_2834_p3);

assign sub_ln81_31_fu_2870_p2 = (17'd0 - zext_ln81_30_fu_2866_p1);

assign sub_ln81_3_fu_1582_p2 = (17'd0 - zext_ln81_2_fu_1578_p1);

assign sub_ln81_4_fu_1654_p2 = (38'd0 - shl_ln81_2_fu_1638_p3);

assign sub_ln81_5_fu_1674_p2 = (17'd0 - zext_ln81_4_fu_1670_p1);

assign sub_ln81_6_fu_1746_p2 = (38'd0 - shl_ln81_3_fu_1730_p3);

assign sub_ln81_7_fu_1766_p2 = (17'd0 - zext_ln81_6_fu_1762_p1);

assign sub_ln81_8_fu_1838_p2 = (38'd0 - shl_ln81_4_fu_1822_p3);

assign sub_ln81_9_fu_1858_p2 = (17'd0 - zext_ln81_8_fu_1854_p1);

assign sub_ln81_fu_1470_p2 = (38'd0 - shl_ln1_fu_1454_p3);

assign tmp_10_fu_1496_p4 = {{tmp_6_fu_1430_p11[23:8]}};

assign tmp_11_fu_1568_p4 = {{sub_ln81_2_fu_1562_p2[37:22]}};

assign tmp_12_fu_1588_p4 = {{tmp_s_fu_1522_p11[23:8]}};

assign tmp_13_fu_1614_p9 = 'bx;

assign tmp_14_fu_1646_p3 = tmp_13_fu_1614_p11[32'd23];

assign tmp_15_fu_1660_p4 = {{sub_ln81_4_fu_1654_p2[37:22]}};

assign tmp_16_fu_1680_p4 = {{tmp_13_fu_1614_p11[23:8]}};

assign tmp_17_fu_1706_p9 = 'bx;

assign tmp_18_fu_1738_p3 = tmp_17_fu_1706_p11[32'd23];

assign tmp_19_fu_1752_p4 = {{sub_ln81_6_fu_1746_p2[37:22]}};

assign tmp_20_fu_1772_p4 = {{tmp_17_fu_1706_p11[23:8]}};

assign tmp_21_fu_1798_p9 = 'bx;

assign tmp_22_fu_1844_p4 = {{sub_ln81_8_fu_1838_p2[37:22]}};

assign tmp_23_fu_1864_p4 = {{tmp_21_fu_1798_p11[23:8]}};

assign tmp_24_fu_1890_p9 = 'bx;

assign tmp_25_fu_1936_p4 = {{sub_ln81_10_fu_1930_p2[37:22]}};

assign tmp_26_fu_1956_p4 = {{tmp_24_fu_1890_p11[23:8]}};

assign tmp_27_fu_1982_p9 = 'bx;

assign tmp_28_fu_2028_p4 = {{sub_ln81_12_fu_2022_p2[37:22]}};

assign tmp_29_fu_2048_p4 = {{tmp_27_fu_1982_p11[23:8]}};

assign tmp_30_fu_2074_p9 = 'bx;

assign tmp_31_fu_2120_p4 = {{sub_ln81_14_fu_2114_p2[37:22]}};

assign tmp_32_fu_2140_p4 = {{tmp_30_fu_2074_p11[23:8]}};

assign tmp_33_fu_2166_p9 = 'bx;

assign tmp_34_fu_2212_p4 = {{sub_ln81_16_fu_2206_p2[37:22]}};

assign tmp_35_fu_2232_p4 = {{tmp_33_fu_2166_p11[23:8]}};

assign tmp_36_fu_2258_p9 = 'bx;

assign tmp_37_fu_2304_p4 = {{sub_ln81_18_fu_2298_p2[37:22]}};

assign tmp_38_fu_2324_p4 = {{tmp_36_fu_2258_p11[23:8]}};

assign tmp_39_fu_2350_p9 = 'bx;

assign tmp_40_fu_2396_p4 = {{sub_ln81_20_fu_2390_p2[37:22]}};

assign tmp_41_fu_2416_p4 = {{tmp_39_fu_2350_p11[23:8]}};

assign tmp_42_fu_2442_p9 = 'bx;

assign tmp_43_fu_2488_p4 = {{sub_ln81_22_fu_2482_p2[37:22]}};

assign tmp_44_fu_2508_p4 = {{tmp_42_fu_2442_p11[23:8]}};

assign tmp_45_fu_2534_p9 = 'bx;

assign tmp_46_fu_2580_p4 = {{sub_ln81_24_fu_2574_p2[37:22]}};

assign tmp_47_fu_2600_p4 = {{tmp_45_fu_2534_p11[23:8]}};

assign tmp_48_fu_2626_p9 = 'bx;

assign tmp_49_fu_2672_p4 = {{sub_ln81_26_fu_2666_p2[37:22]}};

assign tmp_50_fu_2692_p4 = {{tmp_48_fu_2626_p11[23:8]}};

assign tmp_51_fu_2718_p9 = 'bx;

assign tmp_52_fu_2764_p4 = {{sub_ln81_28_fu_2758_p2[37:22]}};

assign tmp_53_fu_2784_p4 = {{tmp_51_fu_2718_p11[23:8]}};

assign tmp_54_fu_2810_p9 = 'bx;

assign tmp_55_fu_2856_p4 = {{sub_ln81_30_fu_2850_p2[37:22]}};

assign tmp_56_fu_2876_p4 = {{tmp_54_fu_2810_p11[23:8]}};

assign tmp_57_fu_1830_p3 = tmp_21_fu_1798_p11[32'd23];

assign tmp_58_fu_1922_p3 = tmp_24_fu_1890_p11[32'd23];

assign tmp_59_fu_2014_p3 = tmp_27_fu_1982_p11[32'd23];

assign tmp_60_fu_2106_p3 = tmp_30_fu_2074_p11[32'd23];

assign tmp_61_fu_2198_p3 = tmp_33_fu_2166_p11[32'd23];

assign tmp_62_fu_2290_p3 = tmp_36_fu_2258_p11[32'd23];

assign tmp_63_fu_2382_p3 = tmp_39_fu_2350_p11[32'd23];

assign tmp_64_fu_2474_p3 = tmp_42_fu_2442_p11[32'd23];

assign tmp_65_fu_2566_p3 = tmp_45_fu_2534_p11[32'd23];

assign tmp_66_fu_2658_p3 = tmp_48_fu_2626_p11[32'd23];

assign tmp_67_fu_2750_p3 = tmp_51_fu_2718_p11[32'd23];

assign tmp_68_fu_2842_p3 = tmp_54_fu_2810_p11[32'd23];

assign tmp_6_fu_1430_p9 = 'bx;

assign tmp_7_fu_1462_p3 = tmp_6_fu_1430_p11[32'd23];

assign tmp_8_fu_1554_p3 = tmp_s_fu_1522_p11[32'd23];

assign tmp_9_fu_1476_p4 = {{sub_ln81_fu_1470_p2[37:22]}};

assign tmp_fu_1418_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_s_fu_1522_p9 = 'bx;

assign trunc_ln76_fu_1426_p1 = ap_sig_allocacmp_jb[5:0];

assign zext_ln81_10_fu_1946_p1 = tmp_25_fu_1936_p4;

assign zext_ln81_11_fu_1966_p1 = tmp_26_fu_1956_p4;

assign zext_ln81_12_fu_2038_p1 = tmp_28_fu_2028_p4;

assign zext_ln81_13_fu_2058_p1 = tmp_29_fu_2048_p4;

assign zext_ln81_14_fu_2130_p1 = tmp_31_fu_2120_p4;

assign zext_ln81_15_fu_2150_p1 = tmp_32_fu_2140_p4;

assign zext_ln81_16_fu_2222_p1 = tmp_34_fu_2212_p4;

assign zext_ln81_17_fu_2242_p1 = tmp_35_fu_2232_p4;

assign zext_ln81_18_fu_2314_p1 = tmp_37_fu_2304_p4;

assign zext_ln81_19_fu_2334_p1 = tmp_38_fu_2324_p4;

assign zext_ln81_1_fu_1506_p1 = tmp_10_fu_1496_p4;

assign zext_ln81_20_fu_2406_p1 = tmp_40_fu_2396_p4;

assign zext_ln81_21_fu_2426_p1 = tmp_41_fu_2416_p4;

assign zext_ln81_22_fu_2498_p1 = tmp_43_fu_2488_p4;

assign zext_ln81_23_fu_2518_p1 = tmp_44_fu_2508_p4;

assign zext_ln81_24_fu_2590_p1 = tmp_46_fu_2580_p4;

assign zext_ln81_25_fu_2610_p1 = tmp_47_fu_2600_p4;

assign zext_ln81_26_fu_2682_p1 = tmp_49_fu_2672_p4;

assign zext_ln81_27_fu_2702_p1 = tmp_50_fu_2692_p4;

assign zext_ln81_28_fu_2774_p1 = tmp_52_fu_2764_p4;

assign zext_ln81_29_fu_2794_p1 = tmp_53_fu_2784_p4;

assign zext_ln81_2_fu_1578_p1 = tmp_11_fu_1568_p4;

assign zext_ln81_30_fu_2866_p1 = tmp_55_fu_2856_p4;

assign zext_ln81_31_fu_2886_p1 = tmp_56_fu_2876_p4;

assign zext_ln81_3_fu_1598_p1 = tmp_12_fu_1588_p4;

assign zext_ln81_4_fu_1670_p1 = tmp_15_fu_1660_p4;

assign zext_ln81_5_fu_1690_p1 = tmp_16_fu_1680_p4;

assign zext_ln81_6_fu_1762_p1 = tmp_19_fu_1752_p4;

assign zext_ln81_7_fu_1782_p1 = tmp_20_fu_1772_p4;

assign zext_ln81_8_fu_1854_p1 = tmp_22_fu_1844_p4;

assign zext_ln81_9_fu_1874_p1 = tmp_23_fu_1864_p4;

assign zext_ln81_fu_1486_p1 = tmp_9_fu_1476_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6
