module shift_register(
    input clk,
    input reset,
    input shift_in,
    output reg [3:0] out
);
    always @(posedge clk or posedge reset) begin
        if (reset) out <= 4'b0000;
        else out <= {shift_in, out[3:1]};
    end
endmodule
