{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:44:24 2009 " "Info: Processing started: Wed Oct 28 23:44:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lookup_mult -c lookup_mult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lookup_mult -c lookup_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lookup.v(82) " "Warning (10273): Verilog HDL warning at lookup.v(82): extended using \"x\" or \"z\"" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lookup.v(60) " "Warning (10268): Verilog HDL information at lookup.v(60): Always Construct contains both blocking and non-blocking assignments" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/lookup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/lookup.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Info: Found entity 1: lookup" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clk lookup_mult.v(100) " "Warning (10236): Verilog HDL Implicit Net warning at lookup_mult.v(100): created implicit net for \"clk\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/lookup_mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/lookup_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookup_mult " "Info: Found entity 1: lookup_mult" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lookup_mult " "Info: Elaborating entity \"lookup_mult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookup lookup:LOOK_UP_U0 " "Info: Elaborating entity \"lookup\" for hierarchy \"lookup:LOOK_UP_U0\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lookup.v(82) " "Warning (10230): Verilog HDL assignment warning at lookup.v(82): truncated value with size 32 to match size of target (4)" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Warning (12110): Net \"clk\"" {  } { { "RTL/lookup_mult.v" "clk" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U3\|out\[0\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U3\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U3\|out\[0\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U3\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U3\|out\[3\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U3\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U3\|out\[3\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U3\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U3\|out\[2\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U3\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U3\|out\[2\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U3\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U3\|out\[1\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U3\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U3\|out\[1\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U3\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U2\|out\[0\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U2\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U2\|out\[0\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U2\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U2\|out\[3\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U2\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U2\|out\[3\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U2\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U2\|out\[2\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U2\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U2\|out\[2\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U2\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U2\|out\[1\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U2\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U2\|out\[1\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U2\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U1\|out\[0\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U1\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U1\|out\[0\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U1\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U1\|out\[3\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U1\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U1\|out\[3\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U1\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U1\|out\[2\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U1\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U1\|out\[2\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U1\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U1\|out\[1\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U1\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U1\|out\[1\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U1\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U0\|out\[0\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U0\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U0\|out\[0\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U0\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U0\|out\[3\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U0\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U0\|out\[3\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U0\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U0\|out\[2\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U0\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U0\|out\[2\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U0\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "lookup:LOOK_UP_U0\|out\[1\] " "Warning (14110): No clock transition on \"lookup:LOOK_UP_U0\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "lookup:LOOK_UP_U0\|out\[1\] clock GND " "Warning (14130): Reduced register \"lookup:LOOK_UP_U0\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 84 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[0\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[0\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[1\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[1\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[7\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[7\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[6\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[6\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[5\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[5\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[4\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[4\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[3\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[3\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out\[2\]~reg0 data_in GND " "Warning (14130): Reduced register \"out\[2\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out\[0\] GND " "Warning (13410): Pin \"out\[0\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[1\] GND " "Warning (13410): Pin \"out\[1\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[2\] GND " "Warning (13410): Pin \"out\[2\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[3\] GND " "Warning (13410): Pin \"out\[3\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[4\] GND " "Warning (13410): Pin \"out\[4\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[5\] GND " "Warning (13410): Pin \"out\[5\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[6\] GND " "Warning (13410): Pin \"out\[6\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[7\] GND " "Warning (13410): Pin \"out\[7\]\" stuck at GND" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "seconda\[1\] " "Info: Register \"seconda\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "seconda\[0\] " "Info: Register \"seconda\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "secondb\[1\] " "Info: Register \"secondb\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "secondb\[0\] " "Info: Register \"secondb\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "firsta\[1\] " "Info: Register \"firsta\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "firsta\[0\] " "Info: Register \"firsta\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "firstb\[1\] " "Info: Register \"firstb\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "firstb\[0\] " "Info: Register \"firstb\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/lookup_mult.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/lookup_mult.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_clk " "Warning (15610): No output dependent on input pin \"sys_clk\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst_n " "Warning (15610): No output dependent on input pin \"sys_rst_n\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "Warning (15610): No output dependent on input pin \"a\[0\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "Warning (15610): No output dependent on input pin \"a\[1\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "Warning (15610): No output dependent on input pin \"a\[2\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "Warning (15610): No output dependent on input pin \"a\[3\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "Warning (15610): No output dependent on input pin \"b\[0\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "Warning (15610): No output dependent on input pin \"b\[1\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "Warning (15610): No output dependent on input pin \"b\[2\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "Warning (15610): No output dependent on input pin \"b\[3\]\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:44:26 2009 " "Info: Processing ended: Wed Oct 28 23:44:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
