============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = /data/Tools/TD_5.6.2_71036_NL/bin/td
   Built by =   zhangfan
   Built at =   19:43, 3æœˆ 21
   Run by =     zhangfan
   Run Date =   Wed Jul  5 16:35:15 2023

   Run on =     zhangfan-desktop
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.144247s wall, 6.890000s user + 0.530000s system = 7.420000s CPU (648.5%)

RUN-1004 : used memory is 1848 MB, reserved memory is 1904 MB, peak memory is 1904 MB
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.377193s wall, 7.330000s user + 0.140000s system = 7.470000s CPU (542.4%)

RUN-1004 : used memory is 1865 MB, reserved memory is 1932 MB, peak memory is 1932 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.348312s wall, 0.410000s user + 0.610000s system = 1.020000s CPU (16.1%)

RUN-1004 : used memory is 1888 MB, reserved memory is 2082 MB, peak memory is 2082 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000011100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000233 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000233 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000232 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000232 successfully.
SYN-2541 : Attrs-to-init for 2 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000011100000100000000000001000000
GUI-1001 : Disable bus trigger dds_inst/dds_phase[15:0] success
PRG-1000 : <!-- HMAC is: 55f43d5ff623aa416c4b7ce5a17f1c6ac04c4e46f823b84b2f761bdc0a6c9ec6 -->
PRG-1000 : <!-- HMAC is: ac4656fbb6817cfa19db4431e03dbe7fee1ad1e077c92913a028214232c8a92f -->
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.373746s wall, 7.250000s user + 0.180000s system = 7.430000s CPU (540.9%)

RUN-1004 : used memory is 1883 MB, reserved memory is 2082 MB, peak memory is 2082 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.290489s wall, 0.500000s user + 0.480000s system = 0.980000s CPU (15.6%)

RUN-1004 : used memory is 1884 MB, reserved memory is 2082 MB, peak memory is 2082 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000042D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000042D successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000022A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000022A successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000022B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000022B successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
HDL-1007 : analyze verilog file src/top.v
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(171)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(178)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(267)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(272)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(279)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(356)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(361)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(368)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(457)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(462)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(518)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(609)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(614)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(698)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(703)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: clk_100m has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.279613s wall, 6.940000s user + 0.220000s system = 7.160000s CPU (559.5%)

RUN-1004 : used memory is 1881 MB, reserved memory is 2082 MB, peak memory is 2082 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.283236s wall, 0.550000s user + 0.530000s system = 1.080000s CPU (17.2%)

RUN-1004 : used memory is 1885 MB, reserved memory is 2082 MB, peak memory is 2082 MB
GUI-1001 : Downloading succeeded!
GUI-8501 ERROR: Get bit file Ucode failed.
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000022B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000022B successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000022C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000022C successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000042C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000042C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
PRG-1000 : <!-- HMAC is: 0a614f0c01d09410e15ceb03fb12f05f8e9c5d88510390056aaa2b52a8d2ac1a -->
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.367279s wall, 7.260000s user + 0.190000s system = 7.450000s CPU (544.9%)

RUN-1004 : used memory is 1886 MB, reserved memory is 2082 MB, peak memory is 2082 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.255534s wall, 0.420000s user + 0.590000s system = 1.010000s CPU (16.1%)

RUN-1004 : used memory is 1886 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
GUI-8501 ERROR: Get bit file Ucode failed.
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000002F successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000002C successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.350781s wall, 7.370000s user + 0.170000s system = 7.540000s CPU (558.2%)

RUN-1004 : used memory is 1881 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000031 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000031 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002E -cable 0"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000030 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000030 successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000031 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000031 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002E -cable 0"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000030 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000030 successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
PRG-1000 : <!-- HMAC is: 5e4e5183122b3f31d2e735a97fcf00034caa084948ce2adcda8b77a1dd70e392 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.397497s wall, 7.370000s user + 0.130000s system = 7.500000s CPU (536.7%)

RUN-1004 : used memory is 1893 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  10.723439s wall, 0.610000s user + 0.570000s system = 1.180000s CPU (11.0%)

RUN-1004 : used memory is 1898 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.384093s wall, 7.300000s user + 0.130000s system = 7.430000s CPU (536.8%)

RUN-1004 : used memory is 1899 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
GUI-1001 : Import constrants/main.cwc success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001001
RUN-1002 : start command "rdbk_bram20 -bram 0X00000032 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000032 successfully.
RUN-1002 : start command "rdbk_bram20 -bram 0X0000002E -cable 0"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
RUN-1002 : start command "rdbk_bram20 -bram 0X00000030 -cable 0"
KIT-1001 : Read back data from ERAM20 0X00000030 successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.296589s wall, 0.450000s user + 0.530000s system = 0.980000s CPU (15.6%)

RUN-1004 : used memory is 1901 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000101
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -bram 0X00000032 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000032 successfully.
RUN-1002 : start command "rdbk_bram20 -bram 0X0000002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
RUN-1002 : start command "rdbk_bram20 -bram 0X00000030 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000030 successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_43
KIT-1004 : ChipWatcher: write ctrl reg value: 01110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000000000010110000010000000000000100
HDL-1007 : analyze verilog file src/dds/dds.v
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000111110011100
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[15] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[14] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[13] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[12] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[11] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[10] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[9] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[8] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[7] of bus dds_inst/dds_phase is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net dds_inst/dds_phase[6] of bus dds_inst/dds_phase is invalid.
KIT-5602 Similar messages will be suppressed.
KIT-8447 ERROR: ConfigChipWatcher: Fail to Sync with database ChipWatcher: data view net dds_inst/dds_phase[0] of bus dds_inst/dds_phase is invalid! #22.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : Delete dds_inst/dds_phase[15:0] successfully
PRG-1000 : <!-- HMAC is: e9e0c50d858c4f2fdc1ab27fac592d690125d9c2b1436ced762f59147d746821 -->
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.313937s wall, 6.840000s user + 0.230000s system = 7.070000s CPU (538.1%)

RUN-1004 : used memory is 1892 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.276871s wall, 0.550000s user + 0.550000s system = 1.100000s CPU (17.5%)

RUN-1004 : used memory is 1895 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
GUI-8501 ERROR: Get bit file Ucode failed.
GUI-8501 ERROR: Get bit file Ucode failed.
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000040 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000040 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X0000002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X0000002E successfully.
SYN-2541 : Attrs-to-init for 2 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001000000
PRG-1000 : <!-- HMAC is: 6382975fb3dc20e97e2500d45a76028c0b1c2e6c9b8107409a8ffe2482b7c506 -->
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs phy_1 -step bitgen.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.395135s wall, 7.470000s user + 0.130000s system = 7.600000s CPU (544.7%)

RUN-1004 : used memory is 1900 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.274500s wall, 0.500000s user + 0.550000s system = 1.050000s CPU (16.7%)

RUN-1004 : used memory is 1900 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
GUI-8501 ERROR: Get bit file Ucode failed.
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000230 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000230 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000231 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000231 successfully.
SYN-2541 : Attrs-to-init for 2 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001000000
KIT-1004 : generate the csv file(cwc_2023-07-05_16-59-06.csv) completely.
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.373984s wall, 7.410000s user + 0.150000s system = 7.560000s CPU (550.2%)

RUN-1004 : used memory is 1891 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.306705s wall, 0.510000s user + 0.470000s system = 0.980000s CPU (15.5%)

RUN-1004 : used memory is 1891 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000232 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000232 successfully.
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000233 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000233 successfully.
SYN-2541 : Attrs-to-init for 2 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_22
KIT-1004 : ChipWatcher: write ctrl reg value: 011100000000000000000000000000000111000000000000000000000000000000101100000100000000000001000000
KIT-1004 : generate the csv file(cwc_2023-07-05_17-03-44.csv) completely.
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.453399s wall, 7.330000s user + 0.140000s system = 7.470000s CPU (514.0%)

RUN-1004 : used memory is 1893 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.267577s wall, 0.520000s user + 0.460000s system = 0.980000s CPU (15.6%)

RUN-1004 : used memory is 1892 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.395395s wall, 7.430000s user + 0.080000s system = 7.510000s CPU (538.2%)

RUN-1004 : used memory is 1893 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.394582s wall, 0.500000s user + 0.500000s system = 1.000000s CPU (15.6%)

RUN-1004 : used memory is 1894 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
GUI-8501 ERROR: Get bit file Ucode failed.
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-8007 ERROR: illegal character 'f' in decimal number 16'df000 in src/dds/dds.v(39)
HDL-8007 ERROR: ignore module module due to previous errors in src/dds/dds.v(1)
HDL-1007 : Verilog file 'src/dds/dds.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.363480s wall, 7.420000s user + 0.160000s system = 7.580000s CPU (555.9%)

RUN-1004 : used memory is 1894 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.302197s wall, 0.510000s user + 0.490000s system = 1.000000s CPU (15.9%)

RUN-1004 : used memory is 1895 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.377510s wall, 7.530000s user + 0.140000s system = 7.670000s CPU (556.8%)

RUN-1004 : used memory is 1893 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.299857s wall, 0.510000s user + 0.480000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1913 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.364919s wall, 7.440000s user + 0.150000s system = 7.590000s CPU (556.1%)

RUN-1004 : used memory is 1915 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.762276s wall, 0.520000s user + 0.640000s system = 1.160000s CPU (10.8%)

RUN-1004 : used memory is 1915 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.397657s wall, 7.400000s user + 0.120000s system = 7.520000s CPU (538.0%)

RUN-1004 : used memory is 1898 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.305212s wall, 0.490000s user + 0.490000s system = 0.980000s CPU (15.5%)

RUN-1004 : used memory is 1917 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.423662s wall, 7.380000s user + 0.150000s system = 7.530000s CPU (528.9%)

RUN-1004 : used memory is 1900 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.315594s wall, 0.530000s user + 0.460000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1919 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.436661s wall, 7.190000s user + 0.160000s system = 7.350000s CPU (511.6%)

RUN-1004 : used memory is 1921 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.716926s wall, 0.570000s user + 0.600000s system = 1.170000s CPU (10.9%)

RUN-1004 : used memory is 1921 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.368545s wall, 7.510000s user + 0.140000s system = 7.650000s CPU (559.0%)

RUN-1004 : used memory is 1923 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.675718s wall, 0.540000s user + 0.600000s system = 1.140000s CPU (10.7%)

RUN-1004 : used memory is 1923 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.438178s wall, 7.460000s user + 0.130000s system = 7.590000s CPU (527.8%)

RUN-1004 : used memory is 1904 MB, reserved memory is 2111 MB, peak memory is 2111 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.309891s wall, 0.480000s user + 0.520000s system = 1.000000s CPU (15.8%)

RUN-1004 : used memory is 1923 MB, reserved memory is 2111 MB, peak memory is 2111 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/top.v
HDL-8007 ERROR: cannot find port 'dac_freq' on this module in src/top.v(78)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.378293s wall, 7.350000s user + 0.290000s system = 7.640000s CPU (554.3%)

RUN-1004 : used memory is 1945 MB, reserved memory is 2111 MB, peak memory is 2111 MB
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.538068s wall, 7.470000s user + 0.120000s system = 7.590000s CPU (493.5%)

RUN-1004 : used memory is 1944 MB, reserved memory is 2111 MB, peak memory is 2111 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.286305s wall, 0.480000s user + 0.510000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1964 MB, reserved memory is 2142 MB, peak memory is 2142 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.507447s wall, 7.520000s user + 0.170000s system = 7.690000s CPU (510.1%)

RUN-1004 : used memory is 1966 MB, reserved memory is 2142 MB, peak memory is 2142 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.299043s wall, 0.400000s user + 0.590000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1967 MB, reserved memory is 2171 MB, peak memory is 2171 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.543371s wall, 7.560000s user + 0.200000s system = 7.760000s CPU (502.8%)

RUN-1004 : used memory is 1963 MB, reserved memory is 2171 MB, peak memory is 2171 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.319926s wall, 0.450000s user + 0.530000s system = 0.980000s CPU (15.5%)

RUN-1004 : used memory is 1983 MB, reserved memory is 2171 MB, peak memory is 2171 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.565066s wall, 7.680000s user + 0.140000s system = 7.820000s CPU (499.7%)

RUN-1004 : used memory is 1984 MB, reserved memory is 2171 MB, peak memory is 2171 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.700387s wall, 0.530000s user + 0.630000s system = 1.160000s CPU (10.8%)

RUN-1004 : used memory is 1985 MB, reserved memory is 2171 MB, peak memory is 2171 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.559624s wall, 7.500000s user + 0.140000s system = 7.640000s CPU (489.9%)

RUN-1004 : used memory is 1963 MB, reserved memory is 2171 MB, peak memory is 2171 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.553298s wall, 7.520000s user + 0.130000s system = 7.650000s CPU (492.5%)

RUN-1004 : used memory is 1965 MB, reserved memory is 2171 MB, peak memory is 2171 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.308617s wall, 0.460000s user + 0.530000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1984 MB, reserved memory is 2171 MB, peak memory is 2171 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.419424s wall, 7.390000s user + 0.270000s system = 7.660000s CPU (539.7%)

RUN-1004 : used memory is 1956 MB, reserved memory is 2171 MB, peak memory is 2171 MB
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.577555s wall, 7.610000s user + 0.130000s system = 7.740000s CPU (490.6%)

RUN-1004 : used memory is 1956 MB, reserved memory is 2171 MB, peak memory is 2171 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.303978s wall, 0.540000s user + 0.470000s system = 1.010000s CPU (16.0%)

RUN-1004 : used memory is 1975 MB, reserved memory is 2202 MB, peak memory is 2202 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.579823s wall, 7.610000s user + 0.160000s system = 7.770000s CPU (491.8%)

RUN-1004 : used memory is 1944 MB, reserved memory is 2202 MB, peak memory is 2202 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.592900s wall, 7.600000s user + 0.130000s system = 7.730000s CPU (485.3%)

RUN-1004 : used memory is 1942 MB, reserved memory is 2202 MB, peak memory is 2202 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
PRG-9507 ERROR: line 145 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 151 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 153 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 155 read = 0x01   ref = 0x00
PRG-9507 ERROR: line 163 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 165 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 167 read = 0x01   ref = 0x00
PRG-9507 ERROR: line 169 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 171 read = 0x01   ref = 0x00
PRG-9507 ERROR: line 173 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 179 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 189 read = 0x00   ref = 0x01
PRG-9507 ERROR: line 191 read = 0x01   ref = 0x00
PRG-9507 ERROR: line 199 read = 0x00   ref = 0x01
PRG-9512 ERROR: Total error line : 14 
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.287456s wall, 0.450000s user + 0.540000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 1988 MB, reserved memory is 2231 MB, peak memory is 2231 MB
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.303264s wall, 0.390000s user + 0.590000s system = 0.980000s CPU (15.5%)

RUN-1004 : used memory is 1988 MB, reserved memory is 2231 MB, peak memory is 2231 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.519250s wall, 7.650000s user + 0.120000s system = 7.770000s CPU (511.4%)

RUN-1004 : used memory is 1956 MB, reserved memory is 2231 MB, peak memory is 2231 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.739880s wall, 0.500000s user + 0.670000s system = 1.170000s CPU (10.9%)

RUN-1004 : used memory is 1978 MB, reserved memory is 2231 MB, peak memory is 2231 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/spi/spi.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.655257s wall, 7.580000s user + 0.100000s system = 7.680000s CPU (464.0%)

RUN-1004 : used memory is 2007 MB, reserved memory is 2231 MB, peak memory is 2231 MB
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_mul_0.v(281)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n135', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n136', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_mul_0.v(316)
HDL-1007 : undeclared symbol 'open_n141', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n145', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n146', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_mul_0.v(1129)
HDL-1007 : undeclared symbol 'open_n210', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n211', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n215', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n216', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_mul_0.v(1164)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n281', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n286', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n287', assumed default net type 'wire' in al_ip/dds_mul_0.v(1199)
HDL-1007 : undeclared symbol 'open_n348', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n352', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n353', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_mul_0.v(1252)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_mul_0.v(321)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n135', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n136', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_mul_0.v(356)
HDL-1007 : undeclared symbol 'open_n141', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n145', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n146', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_mul_0.v(1259)
HDL-1007 : undeclared symbol 'open_n210', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n211', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n215', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n216', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_mul_0.v(1294)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n281', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n286', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n287', assumed default net type 'wire' in al_ip/dds_mul_0.v(1329)
HDL-1007 : undeclared symbol 'open_n348', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n352', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n353', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_mul_0.v(1382)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n135', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n136', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n141', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n145', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n146', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n210', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n211', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n215', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n216', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n281', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n286', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n287', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n348', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n352', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n353', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-8007 ERROR: cannot find port 'ce' on this module in src/dds/dds.v(31)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_mul_0.v(319)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n135', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n136', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_mul_0.v(354)
HDL-1007 : undeclared symbol 'open_n141', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n145', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n146', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_mul_0.v(1257)
HDL-1007 : undeclared symbol 'open_n210', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n211', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n215', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n216', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_mul_0.v(1292)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n281', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n286', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n287', assumed default net type 'wire' in al_ip/dds_mul_0.v(1327)
HDL-1007 : undeclared symbol 'open_n348', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n352', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n353', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_mul_0.v(1380)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.500905s wall, 7.660000s user + 0.110000s system = 7.770000s CPU (517.7%)

RUN-1004 : used memory is 1949 MB, reserved memory is 2231 MB, peak memory is 2231 MB
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7128)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7196)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n150', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n151', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n155', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n156', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n220', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n225', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n226', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n291', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n292', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n296', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n357', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n358', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n362', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n363', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n428', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n429', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n433', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n434', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(5022)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(5104)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6554)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6643)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(8112)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(8208)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9700)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9803)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11300)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11410)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(12911)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(13028)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14546)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14670)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(16207)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(16338)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(17919)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(18057)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19638)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19783)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22685)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22837)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24407)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24566)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(26146)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(26312)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(27908)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(28081)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29693)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29873)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31501)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31688)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(33332)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(33526)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(35180)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(35381)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(37051)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(37259)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(38945)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(39160)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(42200)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(42422)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(44140)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(44371)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46099)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46330)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46337)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48065)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48296)
HDL-1007 : undeclared symbol 'open_n139', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48303)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50031)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50262)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50269)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(51997)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(52228)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(52235)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(53963)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(54194)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(54201)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(55929)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(56160)
HDL-1007 : undeclared symbol 'open_n159', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(56167)
HDL-1007 : undeclared symbol 'open_n162', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(57895)
HDL-1007 : undeclared symbol 'open_n163', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(58126)
HDL-1007 : undeclared symbol 'open_n164', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(58133)
HDL-1007 : undeclared symbol 'open_n167', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(59861)
HDL-1007 : undeclared symbol 'open_n168', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(60092)
HDL-1007 : undeclared symbol 'open_n169', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(60099)
HDL-1007 : undeclared symbol 'open_n172', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63207)
HDL-1007 : undeclared symbol 'open_n173', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63438)
HDL-1007 : undeclared symbol 'open_n174', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63445)
HDL-1007 : undeclared symbol 'open_n177', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65173)
HDL-1007 : undeclared symbol 'open_n178', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65404)
HDL-1007 : undeclared symbol 'open_n179', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65411)
HDL-1007 : undeclared symbol 'open_n182', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67139)
HDL-1007 : undeclared symbol 'open_n183', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67370)
HDL-1007 : undeclared symbol 'open_n184', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67377)
HDL-1007 : undeclared symbol 'open_n187', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69105)
HDL-1007 : undeclared symbol 'open_n188', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69336)
HDL-1007 : undeclared symbol 'open_n189', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69343)
HDL-1007 : undeclared symbol 'open_n192', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71071)
HDL-1007 : undeclared symbol 'open_n193', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71302)
HDL-1007 : undeclared symbol 'open_n194', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71309)
HDL-1007 : undeclared symbol 'open_n197', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73037)
HDL-1007 : undeclared symbol 'open_n198', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73268)
HDL-1007 : undeclared symbol 'open_n199', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73275)
HDL-1007 : undeclared symbol 'open_n202', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75003)
HDL-1007 : undeclared symbol 'open_n203', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75234)
HDL-1007 : undeclared symbol 'open_n204', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75241)
HDL-1007 : undeclared symbol 'open_n207', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(76969)
HDL-1007 : undeclared symbol 'open_n208', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(77200)
HDL-1007 : undeclared symbol 'open_n209', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(77207)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(78935)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(79166)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(79173)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(80901)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(81132)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(81139)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84284)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84515)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84522)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86250)
HDL-1007 : undeclared symbol 'open_n228', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86481)
HDL-1007 : undeclared symbol 'open_n229', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86488)
HDL-1007 : undeclared symbol 'open_n232', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88216)
HDL-1007 : undeclared symbol 'open_n233', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88447)
HDL-1007 : undeclared symbol 'open_n234', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88454)
HDL-1007 : undeclared symbol 'open_n237', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90182)
HDL-1007 : undeclared symbol 'open_n238', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90413)
HDL-1007 : undeclared symbol 'open_n239', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90420)
HDL-1007 : undeclared symbol 'open_n242', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92148)
HDL-1007 : undeclared symbol 'open_n243', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92379)
HDL-1007 : undeclared symbol 'open_n244', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92386)
HDL-1007 : undeclared symbol 'open_n247', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94114)
HDL-1007 : undeclared symbol 'open_n248', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94345)
HDL-1007 : undeclared symbol 'open_n249', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94352)
HDL-1007 : undeclared symbol 'open_n252', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96080)
HDL-1007 : undeclared symbol 'open_n253', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96311)
HDL-1007 : undeclared symbol 'open_n254', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96318)
HDL-1007 : undeclared symbol 'open_n257', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98046)
HDL-1007 : undeclared symbol 'open_n258', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98277)
HDL-1007 : undeclared symbol 'open_n259', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98284)
HDL-1007 : undeclared symbol 'open_n262', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100012)
HDL-1007 : undeclared symbol 'open_n263', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100243)
HDL-1007 : undeclared symbol 'open_n264', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100250)
HDL-1007 : undeclared symbol 'open_n267', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(101978)
HDL-1007 : undeclared symbol 'open_n268', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102209)
HDL-1007 : undeclared symbol 'open_n269', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102216)
HDL-1007 : undeclared symbol 'open_n272', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(103951)
HDL-1007 : undeclared symbol 'open_n275', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(103998)
HDL-1007 : undeclared symbol 'open_n278', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105357)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105588)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105595)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107323)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107554)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107561)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109289)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109520)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109527)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111255)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111486)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111493)
HDL-1007 : undeclared symbol 'open_n298', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113221)
HDL-1007 : undeclared symbol 'open_n299', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113452)
HDL-1007 : undeclared symbol 'open_n300', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113459)
HDL-1007 : undeclared symbol 'open_n303', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115187)
HDL-1007 : undeclared symbol 'open_n304', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115418)
HDL-1007 : undeclared symbol 'open_n305', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115425)
HDL-1007 : undeclared symbol 'open_n308', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117153)
HDL-1007 : undeclared symbol 'open_n309', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117384)
HDL-1007 : undeclared symbol 'open_n310', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117391)
HDL-1007 : undeclared symbol 'open_n313', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119119)
HDL-1007 : undeclared symbol 'open_n314', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119350)
HDL-1007 : undeclared symbol 'open_n315', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119357)
HDL-1007 : undeclared symbol 'open_n318', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121085)
HDL-1007 : undeclared symbol 'open_n319', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121316)
HDL-1007 : undeclared symbol 'open_n320', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121323)
HDL-1007 : undeclared symbol 'open_n323', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123051)
HDL-1007 : undeclared symbol 'open_n324', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123282)
HDL-1007 : undeclared symbol 'open_n325', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123289)
HDL-1007 : undeclared symbol 'open_n328', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125024)
HDL-1007 : undeclared symbol 'open_n331', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125078)
HDL-1007 : undeclared symbol 'open_n334', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126448)
HDL-1007 : undeclared symbol 'open_n335', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126679)
HDL-1007 : undeclared symbol 'open_n336', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126686)
HDL-1007 : undeclared symbol 'open_n339', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128414)
HDL-1007 : undeclared symbol 'open_n340', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128645)
HDL-1007 : undeclared symbol 'open_n341', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128652)
HDL-1007 : undeclared symbol 'open_n344', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130380)
HDL-1007 : undeclared symbol 'open_n345', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130611)
HDL-1007 : undeclared symbol 'open_n346', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130618)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132346)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132577)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132584)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134312)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134543)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134550)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136278)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136509)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136516)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138244)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138475)
HDL-1007 : undeclared symbol 'open_n366', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138482)
HDL-1007 : undeclared symbol 'open_n369', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140210)
HDL-1007 : undeclared symbol 'open_n370', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140441)
HDL-1007 : undeclared symbol 'open_n371', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140448)
HDL-1007 : undeclared symbol 'open_n374', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142176)
HDL-1007 : undeclared symbol 'open_n375', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142407)
HDL-1007 : undeclared symbol 'open_n376', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142414)
HDL-1007 : undeclared symbol 'open_n379', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144142)
HDL-1007 : undeclared symbol 'open_n380', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144373)
HDL-1007 : undeclared symbol 'open_n381', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144380)
HDL-1007 : undeclared symbol 'open_n384', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146115)
HDL-1007 : undeclared symbol 'open_n387', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146176)
HDL-1007 : undeclared symbol 'open_n390', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147563)
HDL-1007 : undeclared symbol 'open_n391', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147794)
HDL-1007 : undeclared symbol 'open_n392', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147801)
HDL-1007 : undeclared symbol 'open_n395', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149529)
HDL-1007 : undeclared symbol 'open_n396', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149760)
HDL-1007 : undeclared symbol 'open_n397', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149767)
HDL-1007 : undeclared symbol 'open_n400', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151495)
HDL-1007 : undeclared symbol 'open_n401', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151726)
HDL-1007 : undeclared symbol 'open_n402', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151733)
HDL-1007 : undeclared symbol 'open_n405', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153461)
HDL-1007 : undeclared symbol 'open_n406', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153692)
HDL-1007 : undeclared symbol 'open_n407', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153699)
HDL-1007 : undeclared symbol 'open_n410', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155427)
HDL-1007 : undeclared symbol 'open_n411', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155658)
HDL-1007 : undeclared symbol 'open_n412', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155665)
HDL-1007 : undeclared symbol 'open_n415', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157393)
HDL-1007 : undeclared symbol 'open_n416', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157624)
HDL-1007 : undeclared symbol 'open_n417', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157631)
HDL-1007 : undeclared symbol 'open_n420', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159359)
HDL-1007 : undeclared symbol 'open_n421', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159590)
HDL-1007 : undeclared symbol 'open_n422', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159597)
HDL-1007 : undeclared symbol 'open_n425', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161325)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161556)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161563)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163291)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163522)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163529)
HDL-1007 : undeclared symbol 'open_n435', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165257)
HDL-1007 : undeclared symbol 'open_n436', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165488)
HDL-1007 : undeclared symbol 'open_n437', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165495)
HDL-1007 : undeclared symbol 'open_n440', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167230)
HDL-1007 : undeclared symbol 'open_n443', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167298)
HDL-1007 : undeclared symbol 'open_n446', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168702)
HDL-1007 : undeclared symbol 'open_n447', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168933)
HDL-1007 : undeclared symbol 'open_n448', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168940)
HDL-1007 : undeclared symbol 'open_n451', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170668)
HDL-1007 : undeclared symbol 'open_n452', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170899)
HDL-1007 : undeclared symbol 'open_n453', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170906)
HDL-1007 : undeclared symbol 'open_n456', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172634)
HDL-1007 : undeclared symbol 'open_n457', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172865)
HDL-1007 : undeclared symbol 'open_n458', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172872)
HDL-1007 : undeclared symbol 'open_n461', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174600)
HDL-1007 : undeclared symbol 'open_n462', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174831)
HDL-1007 : undeclared symbol 'open_n463', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174838)
HDL-1007 : undeclared symbol 'open_n466', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176566)
HDL-1007 : undeclared symbol 'open_n467', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176797)
HDL-1007 : undeclared symbol 'open_n468', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176804)
HDL-1007 : undeclared symbol 'open_n471', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178532)
HDL-1007 : undeclared symbol 'open_n472', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178763)
HDL-1007 : undeclared symbol 'open_n473', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178770)
HDL-1007 : undeclared symbol 'open_n476', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180498)
HDL-1007 : undeclared symbol 'open_n477', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180729)
HDL-1007 : undeclared symbol 'open_n478', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180736)
HDL-1007 : undeclared symbol 'open_n481', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(183969)
HDL-1007 : undeclared symbol 'open_n482', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184088)
HDL-1007 : undeclared symbol 'open_n483', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184095)
HDL-1007 : undeclared symbol 'open_n486', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184150)
HDL-1007 : undeclared symbol 'open_n489', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184225)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_mul_0.v(370)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_mul_0.v(372)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_mul_0.v(458)
HDL-1007 : undeclared symbol 'open_n150', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n151', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n155', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n156', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_mul_0.v(544)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n220', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n225', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n226', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_mul_0.v(630)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n291', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n292', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n296', assumed default net type 'wire' in al_ip/dds_mul_0.v(716)
HDL-1007 : undeclared symbol 'open_n357', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n358', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n362', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n363', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_mul_0.v(802)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n428', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n429', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n433', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : undeclared symbol 'open_n434', assumed default net type 'wire' in al_ip/dds_mul_0.v(888)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.962433s wall, 7.850000s user + 0.110000s system = 7.960000s CPU (405.6%)

RUN-1004 : used memory is 2169 MB, reserved memory is 2275 MB, peak memory is 2275 MB
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.938963s wall, 7.990000s user + 0.110000s system = 8.100000s CPU (417.7%)

RUN-1004 : used memory is 2199 MB, reserved memory is 2454 MB, peak memory is 2454 MB
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.962895s wall, 7.680000s user + 0.150000s system = 7.830000s CPU (398.9%)

RUN-1004 : used memory is 2198 MB, reserved memory is 2454 MB, peak memory is 2454 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.333705s wall, 0.450000s user + 0.570000s system = 1.020000s CPU (16.1%)

RUN-1004 : used memory is 2217 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 29 trigger nets, 29 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : Delete dac_data_1[13:0] successfully
GUI-1001 : Delete dac_data_2[13:0] successfully
GUI-1001 : Disable net trigger keys[2] success
GUI-1001 : Disable net trigger spi_s_miso success
GUI-1001 : Disable net trigger spi_s_csn success
GUI-1001 : Disable net trigger spi_s_mosi success
GUI-1001 : Enable net trigger keys[2] success
GUI-1001 : Enable net trigger spi_s_csn success
PRG-1000 : <!-- HMAC is: 58ba2da57dcfb93d0082e3689e03c252b0d2d1e7243082ba0200ba9bb53fca1a -->
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs phy_1 -step bitgen.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.943587s wall, 8.010000s user + 0.110000s system = 8.120000s CPU (417.8%)

RUN-1004 : used memory is 2204 MB, reserved memory is 2514 MB, peak memory is 2514 MB
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 5 trigger nets, 5 data nets.
GUI-1001 : Import constrants/main.cwc success!
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.290050s wall, 0.480000s user + 0.520000s system = 1.000000s CPU (15.9%)

RUN-1004 : used memory is 2206 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000026 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000026 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000026 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000026 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001000000
GUI-1001 : User closes ChipWatcher ...
GUI-1001 : User opens ChipProbe ...
RUN-1002 : start command "add_probe -src spi_s_csn -pin spi_s_csn_chipProbe -loc G10"
GUI-1001 : add_probe success
RUN-1002 : start command "add_probe -src spi_s_mosi -pin spi_s_mosi_chipProbe -loc B10"
GUI-1001 : add_probe success
RUN-1002 : start command "add_probe -src spi_s_sck -pin spi_s_sck_chipProbe -loc G12"
GUI-1001 : add_probe success
RUN-1002 : start command "add_probe -src spi_s_miso -pin spi_s_miso_chipProbe -loc F13"
KIT-8205 ERROR: ChipProbe: Node spi_s_miso does not exist or is invalid, please specify a valid one.
KIT-8213 ERROR: ChipPorbe: Failed to add signal spi_s_miso, Node spi_s_miso does not exist or is invalid, please specify a valid one..
GUI-8308 ERROR: Adding probe failed!
GUI-1001 : User closes ChipProbe ...
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs phy_1 -step bitgen.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.961349s wall, 7.900000s user + 0.120000s system = 8.020000s CPU (408.9%)

RUN-1004 : used memory is 2200 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
GUI-1001 : User opens ChipProbe ...
GUI-1001 : User closes ChipProbe ...
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 7 -sec 64 -cable 0" in  12.229182s wall, 0.510000s user + 0.700000s system = 1.210000s CPU (9.9%)

RUN-1004 : used memory is 2222 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User opens ChipProbe ...
RUN-1002 : start command "add_probe -src spi_s_miso -pin spi_s_miso_chipProbe -loc F13"
KIT-8205 ERROR: ChipProbe: Node spi_s_miso does not exist or is invalid, please specify a valid one.
KIT-8213 ERROR: ChipPorbe: Failed to add signal spi_s_miso, Node spi_s_miso does not exist or is invalid, please specify a valid one..
GUI-8308 ERROR: Adding probe failed!
HDL-1007 : analyze verilog file src/spi/spi.v
GUI-1001 : User closes ChipProbe ...
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.954298s wall, 7.930000s user + 0.150000s system = 8.080000s CPU (413.4%)

RUN-1004 : used memory is 2197 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 5 trigger nets, 5 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
GUI-1001 : User opens ChipProbe ...
RUN-1002 : start command "add_probe -src spi_s_miso -pin spi_s_miso_chipProbe -loc F13"
KIT-8205 ERROR: ChipProbe: Node spi_s_miso does not exist or is invalid, please specify a valid one.
KIT-8213 ERROR: ChipPorbe: Failed to add signal spi_s_miso, Node spi_s_miso does not exist or is invalid, please specify a valid one..
GUI-8308 ERROR: Adding probe failed!
GUI-1001 : User closes ChipProbe ...
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 5 trigger nets, 5 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1" in  6.294276s wall, 0.370000s user + 0.640000s system = 1.010000s CPU (16.0%)

RUN-1004 : used memory is 2206 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100101101100101100101101100000100000000000001000000
PRG-1000 : <!-- HMAC is: 81a9b18446e62fec0043104c34e429f2c63e63d301bf3ca9a8dd40c702675e8f -->
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001110000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001001
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001110000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram20 -axis -chip PH1A90 -bram 0X00000028 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from ERAM20 0X00000028 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 00101100011101100101100101101100000100000000000001000000
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(5022)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(5104)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6554)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6643)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(8112)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(8208)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9700)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9803)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11300)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11410)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(12911)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(13028)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14546)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14670)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(16207)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(16338)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(17919)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(18057)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19638)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19783)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22685)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22837)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24407)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24566)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(26146)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(26312)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(27908)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(28081)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29693)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29873)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31501)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31688)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(33332)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(33526)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(35180)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(35381)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(37051)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(37259)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(38945)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(39160)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(42200)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(42422)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(44140)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(44371)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46099)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46330)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(46337)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48065)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48296)
HDL-1007 : undeclared symbol 'open_n139', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(48303)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50031)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50262)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(50269)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(51997)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(52228)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(52235)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(53963)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(54194)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(54201)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(55929)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(56160)
HDL-1007 : undeclared symbol 'open_n159', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(56167)
HDL-1007 : undeclared symbol 'open_n162', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(57895)
HDL-1007 : undeclared symbol 'open_n163', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(58126)
HDL-1007 : undeclared symbol 'open_n164', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(58133)
HDL-1007 : undeclared symbol 'open_n167', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(59861)
HDL-1007 : undeclared symbol 'open_n168', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(60092)
HDL-1007 : undeclared symbol 'open_n169', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(60099)
HDL-1007 : undeclared symbol 'open_n172', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63207)
HDL-1007 : undeclared symbol 'open_n173', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63438)
HDL-1007 : undeclared symbol 'open_n174', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(63445)
HDL-1007 : undeclared symbol 'open_n177', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65173)
HDL-1007 : undeclared symbol 'open_n178', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65404)
HDL-1007 : undeclared symbol 'open_n179', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(65411)
HDL-1007 : undeclared symbol 'open_n182', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67139)
HDL-1007 : undeclared symbol 'open_n183', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67370)
HDL-1007 : undeclared symbol 'open_n184', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(67377)
HDL-1007 : undeclared symbol 'open_n187', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69105)
HDL-1007 : undeclared symbol 'open_n188', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69336)
HDL-1007 : undeclared symbol 'open_n189', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(69343)
HDL-1007 : undeclared symbol 'open_n192', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71071)
HDL-1007 : undeclared symbol 'open_n193', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71302)
HDL-1007 : undeclared symbol 'open_n194', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(71309)
HDL-1007 : undeclared symbol 'open_n197', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73037)
HDL-1007 : undeclared symbol 'open_n198', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73268)
HDL-1007 : undeclared symbol 'open_n199', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(73275)
HDL-1007 : undeclared symbol 'open_n202', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75003)
HDL-1007 : undeclared symbol 'open_n203', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75234)
HDL-1007 : undeclared symbol 'open_n204', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(75241)
HDL-1007 : undeclared symbol 'open_n207', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(76969)
HDL-1007 : undeclared symbol 'open_n208', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(77200)
HDL-1007 : undeclared symbol 'open_n209', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(77207)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(78935)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(79166)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(79173)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(80901)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(81132)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(81139)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84284)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84515)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(84522)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86250)
HDL-1007 : undeclared symbol 'open_n228', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86481)
HDL-1007 : undeclared symbol 'open_n229', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(86488)
HDL-1007 : undeclared symbol 'open_n232', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88216)
HDL-1007 : undeclared symbol 'open_n233', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88447)
HDL-1007 : undeclared symbol 'open_n234', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(88454)
HDL-1007 : undeclared symbol 'open_n237', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90182)
HDL-1007 : undeclared symbol 'open_n238', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90413)
HDL-1007 : undeclared symbol 'open_n239', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(90420)
HDL-1007 : undeclared symbol 'open_n242', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92148)
HDL-1007 : undeclared symbol 'open_n243', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92379)
HDL-1007 : undeclared symbol 'open_n244', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(92386)
HDL-1007 : undeclared symbol 'open_n247', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94114)
HDL-1007 : undeclared symbol 'open_n248', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94345)
HDL-1007 : undeclared symbol 'open_n249', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(94352)
HDL-1007 : undeclared symbol 'open_n252', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96080)
HDL-1007 : undeclared symbol 'open_n253', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96311)
HDL-1007 : undeclared symbol 'open_n254', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(96318)
HDL-1007 : undeclared symbol 'open_n257', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98046)
HDL-1007 : undeclared symbol 'open_n258', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98277)
HDL-1007 : undeclared symbol 'open_n259', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98284)
HDL-1007 : undeclared symbol 'open_n262', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100012)
HDL-1007 : undeclared symbol 'open_n263', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100243)
HDL-1007 : undeclared symbol 'open_n264', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100250)
HDL-1007 : undeclared symbol 'open_n267', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(101978)
HDL-1007 : undeclared symbol 'open_n268', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102209)
HDL-1007 : undeclared symbol 'open_n269', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102216)
HDL-1007 : undeclared symbol 'open_n272', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(103951)
HDL-1007 : undeclared symbol 'open_n275', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(103998)
HDL-1007 : undeclared symbol 'open_n278', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105357)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105588)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(105595)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107323)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107554)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(107561)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109289)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109520)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(109527)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111255)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111486)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(111493)
HDL-1007 : undeclared symbol 'open_n298', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113221)
HDL-1007 : undeclared symbol 'open_n299', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113452)
HDL-1007 : undeclared symbol 'open_n300', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(113459)
HDL-1007 : undeclared symbol 'open_n303', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115187)
HDL-1007 : undeclared symbol 'open_n304', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115418)
HDL-1007 : undeclared symbol 'open_n305', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115425)
HDL-1007 : undeclared symbol 'open_n308', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117153)
HDL-1007 : undeclared symbol 'open_n309', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117384)
HDL-1007 : undeclared symbol 'open_n310', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117391)
HDL-1007 : undeclared symbol 'open_n313', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119119)
HDL-1007 : undeclared symbol 'open_n314', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119350)
HDL-1007 : undeclared symbol 'open_n315', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119357)
HDL-1007 : undeclared symbol 'open_n318', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121085)
HDL-1007 : undeclared symbol 'open_n319', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121316)
HDL-1007 : undeclared symbol 'open_n320', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121323)
HDL-1007 : undeclared symbol 'open_n323', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123051)
HDL-1007 : undeclared symbol 'open_n324', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123282)
HDL-1007 : undeclared symbol 'open_n325', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123289)
HDL-1007 : undeclared symbol 'open_n328', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125024)
HDL-1007 : undeclared symbol 'open_n331', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125078)
HDL-1007 : undeclared symbol 'open_n334', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126448)
HDL-1007 : undeclared symbol 'open_n335', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126679)
HDL-1007 : undeclared symbol 'open_n336', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(126686)
HDL-1007 : undeclared symbol 'open_n339', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128414)
HDL-1007 : undeclared symbol 'open_n340', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128645)
HDL-1007 : undeclared symbol 'open_n341', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(128652)
HDL-1007 : undeclared symbol 'open_n344', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130380)
HDL-1007 : undeclared symbol 'open_n345', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130611)
HDL-1007 : undeclared symbol 'open_n346', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(130618)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132346)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132577)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132584)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134312)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134543)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134550)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136278)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136509)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136516)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138244)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138475)
HDL-1007 : undeclared symbol 'open_n366', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138482)
HDL-1007 : undeclared symbol 'open_n369', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140210)
HDL-1007 : undeclared symbol 'open_n370', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140441)
HDL-1007 : undeclared symbol 'open_n371', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140448)
HDL-1007 : undeclared symbol 'open_n374', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142176)
HDL-1007 : undeclared symbol 'open_n375', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142407)
HDL-1007 : undeclared symbol 'open_n376', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142414)
HDL-1007 : undeclared symbol 'open_n379', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144142)
HDL-1007 : undeclared symbol 'open_n380', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144373)
HDL-1007 : undeclared symbol 'open_n381', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144380)
HDL-1007 : undeclared symbol 'open_n384', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146115)
HDL-1007 : undeclared symbol 'open_n387', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146176)
HDL-1007 : undeclared symbol 'open_n390', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147563)
HDL-1007 : undeclared symbol 'open_n391', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147794)
HDL-1007 : undeclared symbol 'open_n392', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(147801)
HDL-1007 : undeclared symbol 'open_n395', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149529)
HDL-1007 : undeclared symbol 'open_n396', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149760)
HDL-1007 : undeclared symbol 'open_n397', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149767)
HDL-1007 : undeclared symbol 'open_n400', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151495)
HDL-1007 : undeclared symbol 'open_n401', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151726)
HDL-1007 : undeclared symbol 'open_n402', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151733)
HDL-1007 : undeclared symbol 'open_n405', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153461)
HDL-1007 : undeclared symbol 'open_n406', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153692)
HDL-1007 : undeclared symbol 'open_n407', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153699)
HDL-1007 : undeclared symbol 'open_n410', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155427)
HDL-1007 : undeclared symbol 'open_n411', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155658)
HDL-1007 : undeclared symbol 'open_n412', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155665)
HDL-1007 : undeclared symbol 'open_n415', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157393)
HDL-1007 : undeclared symbol 'open_n416', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157624)
HDL-1007 : undeclared symbol 'open_n417', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157631)
HDL-1007 : undeclared symbol 'open_n420', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159359)
HDL-1007 : undeclared symbol 'open_n421', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159590)
HDL-1007 : undeclared symbol 'open_n422', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159597)
HDL-1007 : undeclared symbol 'open_n425', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161325)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161556)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161563)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163291)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163522)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163529)
HDL-1007 : undeclared symbol 'open_n435', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165257)
HDL-1007 : undeclared symbol 'open_n436', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165488)
HDL-1007 : undeclared symbol 'open_n437', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165495)
HDL-1007 : undeclared symbol 'open_n440', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167230)
HDL-1007 : undeclared symbol 'open_n443', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167298)
HDL-1007 : undeclared symbol 'open_n446', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168702)
HDL-1007 : undeclared symbol 'open_n447', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168933)
HDL-1007 : undeclared symbol 'open_n448', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168940)
HDL-1007 : undeclared symbol 'open_n451', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170668)
HDL-1007 : undeclared symbol 'open_n452', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170899)
HDL-1007 : undeclared symbol 'open_n453', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170906)
HDL-1007 : undeclared symbol 'open_n456', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172634)
HDL-1007 : undeclared symbol 'open_n457', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172865)
HDL-1007 : undeclared symbol 'open_n458', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172872)
HDL-1007 : undeclared symbol 'open_n461', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174600)
HDL-1007 : undeclared symbol 'open_n462', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174831)
HDL-1007 : undeclared symbol 'open_n463', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174838)
HDL-1007 : undeclared symbol 'open_n466', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176566)
HDL-1007 : undeclared symbol 'open_n467', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176797)
HDL-1007 : undeclared symbol 'open_n468', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(176804)
HDL-1007 : undeclared symbol 'open_n471', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178532)
HDL-1007 : undeclared symbol 'open_n472', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178763)
HDL-1007 : undeclared symbol 'open_n473', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178770)
HDL-1007 : undeclared symbol 'open_n476', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180498)
HDL-1007 : undeclared symbol 'open_n477', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180729)
HDL-1007 : undeclared symbol 'open_n478', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(180736)
HDL-1007 : undeclared symbol 'open_n481', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(183969)
HDL-1007 : undeclared symbol 'open_n482', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184088)
HDL-1007 : undeclared symbol 'open_n483', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184095)
HDL-1007 : undeclared symbol 'open_n486', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184150)
HDL-1007 : undeclared symbol 'open_n489', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(184225)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n150', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n151', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n155', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n156', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n220', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n225', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n226', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n291', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n292', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n296', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n357', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n358', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n362', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n363', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n428', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n429', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n433', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n434', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_divider_0_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(4920)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(5002)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6434)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(6523)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(7974)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(8070)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9544)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(9647)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11126)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(11236)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(12719)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(12836)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14336)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(14460)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(15979)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(16110)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(17673)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(17811)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19374)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(19519)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22385)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(22537)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24089)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(24248)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(25810)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(25976)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(27554)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(27727)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29321)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(29501)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31111)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(31298)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(32924)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(33118)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(34754)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(34955)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(36607)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(36815)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(38483)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(38698)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(41702)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(41924)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(43624)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(43855)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(45565)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(45796)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(45803)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(47513)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(47744)
HDL-1007 : undeclared symbol 'open_n139', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(47751)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(49461)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(49692)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(49699)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(51409)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(51640)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(51647)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(53357)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(53588)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(53595)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(55305)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(55536)
HDL-1007 : undeclared symbol 'open_n159', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(55543)
HDL-1007 : undeclared symbol 'open_n162', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(57253)
HDL-1007 : undeclared symbol 'open_n163', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(57484)
HDL-1007 : undeclared symbol 'open_n164', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(57491)
HDL-1007 : undeclared symbol 'open_n167', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(59201)
HDL-1007 : undeclared symbol 'open_n168', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(59432)
HDL-1007 : undeclared symbol 'open_n169', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(59439)
HDL-1007 : undeclared symbol 'open_n172', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(62511)
HDL-1007 : undeclared symbol 'open_n173', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(62742)
HDL-1007 : undeclared symbol 'open_n174', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(62749)
HDL-1007 : undeclared symbol 'open_n177', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(64459)
HDL-1007 : undeclared symbol 'open_n178', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(64690)
HDL-1007 : undeclared symbol 'open_n179', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(64697)
HDL-1007 : undeclared symbol 'open_n182', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(66407)
HDL-1007 : undeclared symbol 'open_n183', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(66638)
HDL-1007 : undeclared symbol 'open_n184', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(66645)
HDL-1007 : undeclared symbol 'open_n187', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(68355)
HDL-1007 : undeclared symbol 'open_n188', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(68586)
HDL-1007 : undeclared symbol 'open_n189', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(68593)
HDL-1007 : undeclared symbol 'open_n192', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(70303)
HDL-1007 : undeclared symbol 'open_n193', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(70534)
HDL-1007 : undeclared symbol 'open_n194', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(70541)
HDL-1007 : undeclared symbol 'open_n197', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(72251)
HDL-1007 : undeclared symbol 'open_n198', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(72482)
HDL-1007 : undeclared symbol 'open_n199', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(72489)
HDL-1007 : undeclared symbol 'open_n202', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(74199)
HDL-1007 : undeclared symbol 'open_n203', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(74430)
HDL-1007 : undeclared symbol 'open_n204', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(74437)
HDL-1007 : undeclared symbol 'open_n207', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(76147)
HDL-1007 : undeclared symbol 'open_n208', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(76378)
HDL-1007 : undeclared symbol 'open_n209', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(76385)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(78095)
HDL-1007 : undeclared symbol 'open_n213', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(78326)
HDL-1007 : undeclared symbol 'open_n214', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(78333)
HDL-1007 : undeclared symbol 'open_n217', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(80043)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(80274)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(80281)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(83390)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(83621)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(83628)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(85338)
HDL-1007 : undeclared symbol 'open_n228', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(85569)
HDL-1007 : undeclared symbol 'open_n229', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(85576)
HDL-1007 : undeclared symbol 'open_n232', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(87286)
HDL-1007 : undeclared symbol 'open_n233', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(87517)
HDL-1007 : undeclared symbol 'open_n234', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(87524)
HDL-1007 : undeclared symbol 'open_n237', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(89234)
HDL-1007 : undeclared symbol 'open_n238', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(89465)
HDL-1007 : undeclared symbol 'open_n239', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(89472)
HDL-1007 : undeclared symbol 'open_n242', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(91182)
HDL-1007 : undeclared symbol 'open_n243', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(91413)
HDL-1007 : undeclared symbol 'open_n244', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(91420)
HDL-1007 : undeclared symbol 'open_n247', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(93130)
HDL-1007 : undeclared symbol 'open_n248', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(93361)
HDL-1007 : undeclared symbol 'open_n249', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(93368)
HDL-1007 : undeclared symbol 'open_n252', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(95078)
HDL-1007 : undeclared symbol 'open_n253', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(95309)
HDL-1007 : undeclared symbol 'open_n254', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(95316)
HDL-1007 : undeclared symbol 'open_n257', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(97026)
HDL-1007 : undeclared symbol 'open_n258', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(97257)
HDL-1007 : undeclared symbol 'open_n259', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(97264)
HDL-1007 : undeclared symbol 'open_n262', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(98974)
HDL-1007 : undeclared symbol 'open_n263', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(99205)
HDL-1007 : undeclared symbol 'open_n264', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(99212)
HDL-1007 : undeclared symbol 'open_n267', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(100922)
HDL-1007 : undeclared symbol 'open_n268', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(101153)
HDL-1007 : undeclared symbol 'open_n269', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(101160)
HDL-1007 : undeclared symbol 'open_n272', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102877)
HDL-1007 : undeclared symbol 'open_n275', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(102924)
HDL-1007 : undeclared symbol 'open_n278', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(104265)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(104496)
HDL-1007 : undeclared symbol 'open_n280', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(104503)
HDL-1007 : undeclared symbol 'open_n283', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(106213)
HDL-1007 : undeclared symbol 'open_n284', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(106444)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(106451)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(108161)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(108392)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(108399)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(110109)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(110340)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(110347)
HDL-1007 : undeclared symbol 'open_n298', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(112057)
HDL-1007 : undeclared symbol 'open_n299', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(112288)
HDL-1007 : undeclared symbol 'open_n300', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(112295)
HDL-1007 : undeclared symbol 'open_n303', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(114005)
HDL-1007 : undeclared symbol 'open_n304', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(114236)
HDL-1007 : undeclared symbol 'open_n305', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(114243)
HDL-1007 : undeclared symbol 'open_n308', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(115953)
HDL-1007 : undeclared symbol 'open_n309', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(116184)
HDL-1007 : undeclared symbol 'open_n310', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(116191)
HDL-1007 : undeclared symbol 'open_n313', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(117901)
HDL-1007 : undeclared symbol 'open_n314', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(118132)
HDL-1007 : undeclared symbol 'open_n315', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(118139)
HDL-1007 : undeclared symbol 'open_n318', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(119849)
HDL-1007 : undeclared symbol 'open_n319', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(120080)
HDL-1007 : undeclared symbol 'open_n320', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(120087)
HDL-1007 : undeclared symbol 'open_n323', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(121797)
HDL-1007 : undeclared symbol 'open_n324', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(122028)
HDL-1007 : undeclared symbol 'open_n325', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(122035)
HDL-1007 : undeclared symbol 'open_n328', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123752)
HDL-1007 : undeclared symbol 'open_n331', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(123806)
HDL-1007 : undeclared symbol 'open_n334', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125158)
HDL-1007 : undeclared symbol 'open_n335', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125389)
HDL-1007 : undeclared symbol 'open_n336', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(125396)
HDL-1007 : undeclared symbol 'open_n339', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(127106)
HDL-1007 : undeclared symbol 'open_n340', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(127337)
HDL-1007 : undeclared symbol 'open_n341', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(127344)
HDL-1007 : undeclared symbol 'open_n344', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(129054)
HDL-1007 : undeclared symbol 'open_n345', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(129285)
HDL-1007 : undeclared symbol 'open_n346', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(129292)
HDL-1007 : undeclared symbol 'open_n349', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(131002)
HDL-1007 : undeclared symbol 'open_n350', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(131233)
HDL-1007 : undeclared symbol 'open_n351', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(131240)
HDL-1007 : undeclared symbol 'open_n354', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(132950)
HDL-1007 : undeclared symbol 'open_n355', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(133181)
HDL-1007 : undeclared symbol 'open_n356', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(133188)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(134898)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(135129)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(135136)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(136846)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(137077)
HDL-1007 : undeclared symbol 'open_n366', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(137084)
HDL-1007 : undeclared symbol 'open_n369', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(138794)
HDL-1007 : undeclared symbol 'open_n370', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(139025)
HDL-1007 : undeclared symbol 'open_n371', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(139032)
HDL-1007 : undeclared symbol 'open_n374', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140742)
HDL-1007 : undeclared symbol 'open_n375', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140973)
HDL-1007 : undeclared symbol 'open_n376', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(140980)
HDL-1007 : undeclared symbol 'open_n379', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142690)
HDL-1007 : undeclared symbol 'open_n380', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142921)
HDL-1007 : undeclared symbol 'open_n381', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(142928)
HDL-1007 : undeclared symbol 'open_n384', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144645)
HDL-1007 : undeclared symbol 'open_n387', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(144706)
HDL-1007 : undeclared symbol 'open_n390', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146075)
HDL-1007 : undeclared symbol 'open_n391', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146306)
HDL-1007 : undeclared symbol 'open_n392', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(146313)
HDL-1007 : undeclared symbol 'open_n395', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(148023)
HDL-1007 : undeclared symbol 'open_n396', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(148254)
HDL-1007 : undeclared symbol 'open_n397', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(148261)
HDL-1007 : undeclared symbol 'open_n400', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(149971)
HDL-1007 : undeclared symbol 'open_n401', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(150202)
HDL-1007 : undeclared symbol 'open_n402', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(150209)
HDL-1007 : undeclared symbol 'open_n405', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(151919)
HDL-1007 : undeclared symbol 'open_n406', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(152150)
HDL-1007 : undeclared symbol 'open_n407', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(152157)
HDL-1007 : undeclared symbol 'open_n410', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(153867)
HDL-1007 : undeclared symbol 'open_n411', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(154098)
HDL-1007 : undeclared symbol 'open_n412', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(154105)
HDL-1007 : undeclared symbol 'open_n415', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(155815)
HDL-1007 : undeclared symbol 'open_n416', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(156046)
HDL-1007 : undeclared symbol 'open_n417', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(156053)
HDL-1007 : undeclared symbol 'open_n420', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157763)
HDL-1007 : undeclared symbol 'open_n421', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(157994)
HDL-1007 : undeclared symbol 'open_n422', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(158001)
HDL-1007 : undeclared symbol 'open_n425', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159711)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159942)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(159949)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161659)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161890)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(161897)
HDL-1007 : undeclared symbol 'open_n435', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163607)
HDL-1007 : undeclared symbol 'open_n436', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163838)
HDL-1007 : undeclared symbol 'open_n437', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(163845)
HDL-1007 : undeclared symbol 'open_n440', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165562)
HDL-1007 : undeclared symbol 'open_n443', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(165630)
HDL-1007 : undeclared symbol 'open_n446', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167016)
HDL-1007 : undeclared symbol 'open_n447', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167247)
HDL-1007 : undeclared symbol 'open_n448', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(167254)
HDL-1007 : undeclared symbol 'open_n451', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(168964)
HDL-1007 : undeclared symbol 'open_n452', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(169195)
HDL-1007 : undeclared symbol 'open_n453', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(169202)
HDL-1007 : undeclared symbol 'open_n456', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(170912)
HDL-1007 : undeclared symbol 'open_n457', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(171143)
HDL-1007 : undeclared symbol 'open_n458', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(171150)
HDL-1007 : undeclared symbol 'open_n461', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(172860)
HDL-1007 : undeclared symbol 'open_n462', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(173091)
HDL-1007 : undeclared symbol 'open_n463', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(173098)
HDL-1007 : undeclared symbol 'open_n466', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(174808)
HDL-1007 : undeclared symbol 'open_n467', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(175039)
HDL-1007 : undeclared symbol 'open_n468', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(175046)
HDL-1007 : undeclared symbol 'open_n471', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178243)
HDL-1007 : undeclared symbol 'open_n472', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178362)
HDL-1007 : undeclared symbol 'open_n473', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178369)
HDL-1007 : undeclared symbol 'open_n476', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178424)
HDL-1007 : undeclared symbol 'open_n479', assumed default net type 'wire' in al_ip/dds_divider_0_gate.v(178499)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n150', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n151', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n155', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n156', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n220', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n225', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n226', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n291', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n292', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n296', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n357', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n358', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n362', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n363', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n428', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n429', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n433', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n434', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/syn_1/FrequencyResponseDetector_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.617945s wall, 7.700000s user + 0.240000s system = 7.940000s CPU (490.7%)

RUN-1004 : used memory is 2133 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.280064s wall, 0.480000s user + 0.490000s system = 0.970000s CPU (15.4%)

RUN-1004 : used memory is 2154 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.844125s wall, 7.980000s user + 0.090000s system = 8.070000s CPU (437.6%)

RUN-1004 : used memory is 2187 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.300220s wall, 0.360000s user + 0.630000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 2204 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file al_ip/dds_mul_0.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_mul_0.v(748)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/dds_mul_0.v(750)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/dds_mul_0.v(836)
HDL-1007 : undeclared symbol 'open_n150', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n151', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n155', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n156', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in al_ip/dds_mul_0.v(922)
HDL-1007 : undeclared symbol 'open_n219', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n220', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n222', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n223', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n225', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n226', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in al_ip/dds_mul_0.v(1008)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n289', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n290', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n291', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n292', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n293', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n294', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n295', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n296', assumed default net type 'wire' in al_ip/dds_mul_0.v(1094)
HDL-1007 : undeclared symbol 'open_n357', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n358', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n359', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n360', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n361', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n362', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n363', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n364', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n365', assumed default net type 'wire' in al_ip/dds_mul_0.v(1180)
HDL-1007 : undeclared symbol 'open_n426', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n427', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n428', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n429', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n430', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n431', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n432', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n433', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : undeclared symbol 'open_n434', assumed default net type 'wire' in al_ip/dds_mul_0.v(1266)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/dds/dds.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.665425s wall, 7.880000s user + 0.130000s system = 8.010000s CPU (481.0%)

RUN-1004 : used memory is 2038 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.297099s wall, 0.430000s user + 0.560000s system = 0.990000s CPU (15.7%)

RUN-1004 : used memory is 2073 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync constrants/main.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 5 trigger nets, 5 data nets.
GUI-1001 : Import constrants/main.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "get_pins sys_pll_inst/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins sys_pll_inst/pll_inst.clkc[1]"
RUN-1002 : start command "get_pins sys_pll_inst/pll_inst.clkc[2]"
GUI-6001 WARNING: File al_ip/dds_divider_0_gate.v does not exist!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.664273s wall, 7.840000s user + 0.110000s system = 7.950000s CPU (477.7%)

RUN-1004 : used memory is 2043 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1001 : reset_run phy_1 -step bitgen.
RUN-1001 : launch_runs phy_1 -step bitgen.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.654584s wall, 7.660000s user + 0.130000s system = 7.790000s CPU (470.8%)

RUN-1004 : used memory is 2052 MB, reserved memory is 2514 MB, peak memory is 2514 MB
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.284071s wall, 0.450000s user + 0.530000s system = 0.980000s CPU (15.6%)

RUN-1004 : used memory is 2072 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(105)
HDL-1007 : analyze verilog file al_ip/dds_phy_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/dds_phy_gate.v(187)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/dds_phy_gate.v(194)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/dds_phy_gate.v(283)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/dds_phy_gate.v(288)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/dds_phy_gate.v(295)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/dds_phy_gate.v(372)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/dds_phy_gate.v(377)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/dds_phy_gate.v(384)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/dds_phy_gate.v(473)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/dds_phy_gate.v(478)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/dds_phy_gate.v(660)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/dds_phy_gate.v(737)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/dds_phy_gate.v(742)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/dds_phy_gate.v(826)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/dds_phy_gate.v(831)
HDL-1007 : analyze verilog file src/dds/dds.v
HDL-1007 : analyze verilog file src/spi/spi.v
HDL-1007 : analyze verilog file src/spi/spi_master.v
HDL-1007 : analyze verilog file src/spi/spi_slave.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : analyze verilog file src/top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db /data/Tasks/FrequencyResponseDetector/td/FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector_pr.db" in  1.648219s wall, 7.810000s user + 0.130000s system = 7.940000s CPU (481.7%)

RUN-1004 : used memory is 2041 MB, reserved memory is 2514 MB, peak memory is 2514 MB
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit FrequencyResponseDetector_Runs/phy_1/FrequencyResponseDetector.bit -mode jtag -spd 9 -sec 64 -cable 0" in  6.298086s wall, 0.420000s user + 0.580000s system = 1.000000s CPU (15.9%)

RUN-1004 : used memory is 2074 MB, reserved memory is 2514 MB, peak memory is 2514 MB
GUI-1001 : Downloading succeeded!
