static int T_1 F_1 ( void )\r\n{\r\nvoid T_2 * V_1 ;\r\nif ( ! F_2 () )\r\nreturn 0 ;\r\nV_1 = F_3 ( V_2 , V_3 ) ;\r\nif ( ! V_1 ) {\r\nF_4 ( L_1 ) ;\r\nreturn - V_4 ;\r\n}\r\nF_5 ( V_5 , V_1 + V_6 ) ;\r\nF_6 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_7 ( void )\r\n{\r\nT_3 V_7 ;\r\nV_7 = F_8 ( V_8 ) ;\r\nV_7 |= V_9 ;\r\nF_9 ( V_7 , V_8 ) ;\r\nV_7 &= ~ V_9 ;\r\nF_9 ( V_7 , V_8 ) ;\r\nV_7 = F_8 ( V_8 ) ;\r\n}\r\nvoid F_10 ( T_4 V_10 )\r\n{\r\nunsigned long V_11 = V_12 + F_11 ( 100 ) ;\r\nT_3 V_13 ;\r\nif ( V_10 ) {\r\nV_13 = F_8 ( V_14 ) ;\r\nV_13 &= ~ ( V_15 | V_16 | V_17 ) ;\r\nV_13 |= V_18 ;\r\nF_9 ( V_13 , V_14 ) ;\r\nF_12 ( V_19 L_2 ) ;\r\nwhile ( ! ( F_8 ( V_14 )\r\n& V_20 ) ) {\r\nF_13 () ;\r\nif ( F_14 ( V_12 , V_11 ) ) {\r\nF_4 ( V_21 L_3 ) ;\r\nbreak;\r\n}\r\n}\r\n} else {\r\nV_13 = F_8 ( V_14 ) ;\r\nV_13 &= ~ V_18 ;\r\nV_13 |= V_16 | V_17 ;\r\nF_9 ( V_13 , V_14 ) ;\r\n}\r\n}\r\nvoid F_15 ( void )\r\n{\r\nT_3 V_7 ;\r\nV_7 = F_8 ( V_22 ) ;\r\nV_7 |= V_23 ;\r\nF_9 ( V_7 , V_22 ) ;\r\nV_7 = F_8 ( V_22 ) ;\r\n}\r\nvoid F_16 ( T_4 V_24 )\r\n{\r\nT_3 V_13 = F_8 ( V_14 ) ;\r\nV_13 &= ~ V_25 ;\r\nswitch ( V_24 ) {\r\ncase V_26 :\r\nV_13 |= V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_13 |= V_29 ;\r\nbreak;\r\ncase V_30 :\r\nV_13 |= V_31 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_19 L_4 , V_24 ) ;\r\n}\r\nF_9 ( V_13 , V_14 ) ;\r\n}\r\nvoid F_17 ( T_4 V_10 )\r\n{\r\nvoid T_2 * V_32 = NULL ;\r\nT_3 V_33 ;\r\nV_32 = F_3 ( V_34 , V_35 ) ;\r\nif ( ! V_32 ) {\r\nF_4 ( L_5 ) ;\r\nreturn;\r\n}\r\nV_33 = F_18 ( V_32 + V_36 ) ;\r\nif ( V_10 ) {\r\nif ( F_19 () ) {\r\nV_33 |= V_37 ;\r\nV_33 &= ~ V_38 ;\r\n} else if ( F_20 () ) {\r\nV_33 &= ~ ( V_39 | V_40\r\n| V_41 | V_42 ) ;\r\nV_33 |= ( V_43 | V_44\r\n| V_45 | V_46 ) ;\r\n}\r\n} else {\r\nif ( F_19 () )\r\nV_33 &= ~ V_37 ;\r\nelse if ( F_20 () )\r\nV_33 |= V_39 | V_40 ;\r\n}\r\nF_5 ( V_33 , V_32 + V_36 ) ;\r\nF_6 ( V_32 ) ;\r\n}
