Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Apr  7 16:44:38 2019
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 190 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 412 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.184        0.000                      0                 1081        0.113        0.000                      0                 1081        0.480        0.000                       0                   989  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.184        0.000                      0                 1050        0.113        0.000                      0                 1050        0.480        0.000                       0                   985  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.261        0.000                      0                   31        0.631        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/aclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.313ns (18.909%)  route 1.342ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.450ns = ( 0.050 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 r  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.342    -1.196    acd_inst/adc/SR[0]
    SLICE_X10Y75         FDRE                                         r  acd_inst/adc/aclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.108     0.050    acd_inst/adc/CLK
    SLICE_X10Y75         FDRE                                         r  acd_inst/adc/aclk_reg/C
                         clock pessimism             -0.517    -0.467    
                         clock uncertainty           -0.054    -0.521    
    SLICE_X10Y75         FDRE (Setup_fdre_C_R)       -0.491    -1.012    acd_inst/adc/aclk_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.973ns (42.904%)  route 1.295ns (57.096%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 0.122 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.273    -2.861    clk_OBUF
    SLICE_X4Y66          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341    -2.520 r  step_up_FF_reg/Q
                         net (fo=280, routed)         1.295    -1.225    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.097    -1.128 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.128    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig224_out
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    -0.827 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.827    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.593 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.593    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[11].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y60          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.180     0.122    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y60          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][11]/C
                         clock pessimism             -0.502    -0.380    
                         clock uncertainty           -0.054    -0.434    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.056    -0.378    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.969ns (42.803%)  route 1.295ns (57.197%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 0.122 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.273    -2.861    clk_OBUF
    SLICE_X4Y66          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341    -2.520 r  step_up_FF_reg/Q
                         net (fo=280, routed)         1.295    -1.225    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.097    -1.128 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.128    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig224_out
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    -0.827 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.827    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.597 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.597    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y60          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.180     0.122    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y60          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][9]/C
                         clock pessimism             -0.502    -0.380    
                         clock uncertainty           -0.054    -0.434    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.056    -0.378    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.155ns (51.908%)  route 1.070ns (48.092%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.438ns = ( 0.062 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.273    -2.861    clk_OBUF
    SLICE_X4Y66          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341    -2.520 r  step_up_FF_reg/Q
                         net (fo=280, routed)         1.070    -1.450    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[9]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.097    -1.353 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.353    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig155_out
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    -0.951 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.951    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -0.859 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.859    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_15
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    -0.636 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.636    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[17].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X10Y61         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.120     0.062    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X10Y61         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][17]/C
                         clock pessimism             -0.517    -0.455    
                         clock uncertainty           -0.054    -0.509    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.094    -0.415    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.060ns (47.567%)  route 1.168ns (52.433%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 0.122 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.273    -2.861    clk_OBUF
    SLICE_X4Y66          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341    -2.520 r  step_up_FF_reg/Q
                         net (fo=280, routed)         1.168    -1.352    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X3Y59          LUT3 (Prop_lut3_I2_O)        0.097    -1.255 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.255    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig161_out
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    -0.956 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.956    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.867 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.867    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.633 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.633    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[11].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X3Y61          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.180     0.122    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y61          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][11]/C
                         clock pessimism             -0.517    -0.395    
                         clock uncertainty           -0.054    -0.449    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.056    -0.393    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.313ns (18.909%)  route 1.342ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.450ns = ( 0.050 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 r  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.342    -1.196    acd_inst/adc/SR[0]
    SLICE_X11Y75         FDRE                                         r  acd_inst/adc/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.108     0.050    acd_inst/adc/CLK
    SLICE_X11Y75         FDRE                                         r  acd_inst/adc/count_reg[3]/C
                         clock pessimism             -0.517    -0.467    
                         clock uncertainty           -0.054    -0.521    
    SLICE_X11Y75         FDRE (Setup_fdre_C_R)       -0.432    -0.953    acd_inst/adc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 1.056ns (47.473%)  route 1.168ns (52.527%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 0.122 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.273    -2.861    clk_OBUF
    SLICE_X4Y66          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.341    -2.520 r  step_up_FF_reg/Q
                         net (fo=280, routed)         1.168    -1.352    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X3Y59          LUT3 (Prop_lut3_I2_O)        0.097    -1.255 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.255    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig161_out
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    -0.956 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.956    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.867 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.867    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.637 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.637    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X3Y61          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.180     0.122    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y61          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][9]/C
                         clock pessimism             -0.517    -0.395    
                         clock uncertainty           -0.054    -0.449    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.056    -0.393    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.313ns (19.734%)  route 1.273ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 r  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.273    -1.265    acd_inst/adc/SR[0]
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.110     0.052    acd_inst/adc/CLK
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.491    -1.010    acd_inst/adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.313ns (19.734%)  route 1.273ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 r  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.273    -1.265    acd_inst/adc/SR[0]
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.110     0.052    acd_inst/adc/CLK
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.491    -1.010    acd_inst/adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.313ns (19.734%)  route 1.273ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 r  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.273    -1.265    acd_inst/adc/SR[0]
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.110     0.052    acd_inst/adc/CLK
    SLICE_X8Y77          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.491    -1.010    acd_inst/adc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.588    -0.764    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y59          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/Q
                         net (fo=1, routed)           0.097    -0.526    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][3]
    SLICE_X6Y58          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.859    -0.720    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y58          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
                         clock pessimism             -0.028    -0.748    
    SLICE_X6Y58          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.639    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.550    -0.802    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[7]
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.817    -0.762    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.040    -0.802    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.078    -0.724    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.588    -0.764    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y59          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/Q
                         net (fo=1, routed)           0.097    -0.526    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][2]
    SLICE_X6Y58          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.859    -0.720    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y58          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
                         clock pessimism             -0.028    -0.748    
    SLICE_X6Y58          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.646    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.550    -0.802    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[6]
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.817    -0.762    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.040    -0.802    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.076    -0.726    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.550    -0.802    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[4]
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.817    -0.762    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.040    -0.802    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.075    -0.727    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.558    -0.794    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y64         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           0.055    -0.598    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[16]
    SLICE_X13Y64         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.826    -0.752    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X13Y64         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/C
                         clock pessimism             -0.042    -0.794    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.075    -0.719    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.561    -0.791    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y58         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.650 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.595    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/D[0]
    SLICE_X13Y58         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.831    -0.748    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X13Y58         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.043    -0.791    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.075    -0.716    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.550    -0.802    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[5]
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.817    -0.762    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X9Y73          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.040    -0.802    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.071    -0.731    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 acd_inst/adc/sync/sreg_dco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/sync/sreg_dco_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    acd_inst/adc/sync/CLK
    SLICE_X0Y58          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  acd_inst/adc/sync/sreg_dco_reg[0]/Q
                         net (fo=1, routed)           0.063    -0.558    acd_inst/adc/sync/sreg_dco[0]
    SLICE_X0Y58          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.860    -0.718    acd_inst/adc/sync/CLK
    SLICE_X0Y58          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/C
                         clock pessimism             -0.044    -0.762    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.075    -0.687    acd_inst/adc/sync/sreg_dco_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.558    -0.794    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X11Y65         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.537    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/D[8]
    SLICE_X9Y64          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.826    -0.752    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X9Y64          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.007    -0.759    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.075    -0.684    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X8Y77     acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X8Y77     acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y59     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y60     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][4]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y60     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][5]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y60     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][6]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y60     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][7]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y61     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y57     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y57     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X10Y60    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X10Y60    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X10Y60    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X10Y60    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][15]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y57     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y57     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y58     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y61     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y61     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X4Y60     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y62     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.313ns (17.556%)  route 1.470ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 0.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.470    -1.068    acd_inst/dac/SR[0]
    SLICE_X6Y75          FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.167     0.109    acd_inst/dac/CLK
    SLICE_X6Y75          FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.517    -0.408    
                         clock uncertainty           -0.054    -0.462    
    SLICE_X6Y75          FDCE (Recov_fdce_C_CLR)     -0.345    -0.807    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.313ns (18.190%)  route 1.408ns (81.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.408    -1.130    acd_inst/control/SR[0]
    SLICE_X3Y74          FDCE                                         f  acd_inst/control/ADC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.168     0.110    acd_inst/control/CLK
    SLICE_X3Y74          FDCE                                         r  acd_inst/control/ADC_reg[15]/C
                         clock pessimism             -0.501    -0.391    
                         clock uncertainty           -0.054    -0.445    
    SLICE_X3Y74          FDCE (Recov_fdce_C_CLR)     -0.411    -0.856    acd_inst/control/ADC_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.313ns (18.190%)  route 1.408ns (81.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.408    -1.130    acd_inst/control/SR[0]
    SLICE_X3Y74          FDCE                                         f  acd_inst/control/ADC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.168     0.110    acd_inst/control/CLK
    SLICE_X3Y74          FDCE                                         r  acd_inst/control/ADC_reg[8]/C
                         clock pessimism             -0.501    -0.391    
                         clock uncertainty           -0.054    -0.445    
    SLICE_X3Y74          FDCE (Recov_fdce_C_CLR)     -0.411    -0.856    acd_inst/control/ADC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.313ns (19.950%)  route 1.256ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.437ns = ( 0.063 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.256    -1.282    acd_inst/control/SR[0]
    SLICE_X13Y59         FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.121     0.063    acd_inst/control/CLK
    SLICE_X13Y59         FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.517    -0.454    
                         clock uncertainty           -0.054    -0.508    
    SLICE_X13Y59         FDCE (Recov_fdce_C_CLR)     -0.411    -0.919    acd_inst/control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.313ns (19.950%)  route 1.256ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.437ns = ( 0.063 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.256    -1.282    acd_inst/control/SR[0]
    SLICE_X13Y59         FDCE                                         f  acd_inst/control/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.121     0.063    acd_inst/control/CLK
    SLICE_X13Y59         FDCE                                         r  acd_inst/control/count_reg[2]/C
                         clock pessimism             -0.517    -0.454    
                         clock uncertainty           -0.054    -0.508    
    SLICE_X13Y59         FDCE (Recov_fdce_C_CLR)     -0.411    -0.919    acd_inst/control/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.313ns (18.740%)  route 1.357ns (81.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.357    -1.181    acd_inst/dac/SR[0]
    SLICE_X2Y75          FDCE                                         f  acd_inst/dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.168     0.110    acd_inst/dac/CLK
    SLICE_X2Y75          FDCE                                         r  acd_inst/dac/count_reg[2]/C
                         clock pessimism             -0.517    -0.407    
                         clock uncertainty           -0.054    -0.461    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.345    -0.806    acd_inst/dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.313ns (18.740%)  route 1.357ns (81.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.357    -1.181    acd_inst/dac/SR[0]
    SLICE_X2Y75          FDCE                                         f  acd_inst/dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.168     0.110    acd_inst/dac/CLK
    SLICE_X2Y75          FDCE                                         r  acd_inst/dac/count_reg[3]/C
                         clock pessimism             -0.517    -0.407    
                         clock uncertainty           -0.054    -0.461    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.345    -0.806    acd_inst/dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.313ns (19.719%)  route 1.274ns (80.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.437ns = ( 0.063 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.274    -1.264    acd_inst/control/SR[0]
    SLICE_X12Y58         FDCE                                         f  acd_inst/control/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.121     0.063    acd_inst/control/CLK
    SLICE_X12Y58         FDCE                                         r  acd_inst/control/count_reg[0]/C
                         clock pessimism             -0.517    -0.454    
                         clock uncertainty           -0.054    -0.508    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.345    -0.853    acd_inst/control/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.313ns (19.719%)  route 1.274ns (80.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.437ns = ( 0.063 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.274    -1.264    acd_inst/control/SR[0]
    SLICE_X12Y58         FDCE                                         f  acd_inst/control/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.121     0.063    acd_inst/control/CLK
    SLICE_X12Y58         FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.517    -0.454    
                         clock uncertainty           -0.054    -0.508    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.345    -0.853    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.313ns (19.719%)  route 1.274ns (80.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.437ns = ( 0.063 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.283    -2.851    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.313    -2.538 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         1.274    -1.264    acd_inst/control/SR[0]
    SLICE_X12Y58         FDCE                                         f  acd_inst/control/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         1.121     0.063    acd_inst/control/CLK
    SLICE_X12Y58         FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.517    -0.454    
                         clock uncertainty           -0.054    -0.508    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.345    -0.853    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[0]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[1]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[1]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[2]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[3]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[4]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[5]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[6]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.369    -0.264    acd_inst/control/SR[0]
    SLICE_X0Y63          FDCE                                         f  acd_inst/control/ADC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.856    -0.722    acd_inst/control/CLK
    SLICE_X0Y63          FDCE                                         r  acd_inst/control/ADC_reg[7]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.146    -0.896    acd_inst/control/ADC_reg[7]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.568%)  route 0.561ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.561    -0.072    acd_inst/control/SR[0]
    SLICE_X14Y57         FDCE                                         f  acd_inst/control/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.831    -0.748    acd_inst/control/CLK
    SLICE_X14Y57         FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X14Y57         FDCE (Remov_fdce_C_CLR)     -0.121    -0.876    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.568%)  route 0.561ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.590    -0.762    debounce_inst2/clk_out1
    SLICE_X0Y57          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.634 f  debounce_inst2/PB_state_reg/Q
                         net (fo=275, routed)         0.561    -0.072    acd_inst/control/SR[0]
    SLICE_X14Y57         FDCE                                         f  acd_inst/control/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=984, routed)         0.831    -0.748    acd_inst/control/CLK
    SLICE_X14Y57         FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X14Y57         FDCE (Remov_fdce_C_CLR)     -0.121    -0.876    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.803    





