# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 4\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../CompilerWriterInfo.rst:3
msgid "Architecture & Platform Information for Compiler Writers"
msgstr ""

#: ../../../CompilerWriterInfo.rst:10
msgid ""
"This document is a work-in-progress.  Additions and clarifications are "
"welcome."
msgstr ""

#: ../../../CompilerWriterInfo.rst:14
msgid "Hardware"
msgstr ""

#: ../../../CompilerWriterInfo.rst:17
msgid "AArch64 & ARM"
msgstr ""

#: ../../../CompilerWriterInfo.rst:19
msgid ""
"`ARMv8-A Architecture Reference Manual <http://infocenter.arm.com/help/index."
"jsp?topic=/com.arm.doc.ddi0487a.h/index.html>`_ (authentication required, "
"free sign-up). This document covers both AArch64 and ARM instructions"
msgstr ""

#: ../../../CompilerWriterInfo.rst:21
msgid ""
"`ARMv7-M Architecture Reference Manual <http://infocenter.arm.com/help/topic/"
"com.arm.doc.ddi0403e.b/index.html>`_ (authentication required, free sign-"
"up). This covers the Thumb2-only microcontrollers"
msgstr ""

#: ../../../CompilerWriterInfo.rst:23
msgid ""
"`ARMv6-M Architecture Reference Manual <http://infocenter.arm.com/help/topic/"
"com.arm.doc.ddi0419c/index.html>`_ (authentication required, free sign-up). "
"This covers the Thumb1-only microcontrollers"
msgstr ""

#: ../../../CompilerWriterInfo.rst:25
msgid ""
"`ARM C Language Extensions <http://infocenter.arm.com/help/topic/com.arm.doc."
"ihi0053c/IHI0053C_acle_2_0.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:27
msgid ""
"AArch32 `ABI Addenda and Errata <http://infocenter.arm.com/help/topic/com."
"arm.doc.ihi0045d/IHI0045D_ABI_addenda.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:30
msgid "Itanium (ia64)"
msgstr ""

#: ../../../CompilerWriterInfo.rst:32
msgid ""
"`Itanium documentation <http://developer.intel.com/design/itanium2/"
"documentation.htm>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:35
msgid "Lanai"
msgstr ""

#: ../../../CompilerWriterInfo.rst:37
msgid "`Lanai Instruction Set Architecture <http://g.co/lanai/isa>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:41
msgid "MIPS"
msgstr ""

#: ../../../CompilerWriterInfo.rst:43
msgid "`MIPS Processor Architecture <https://imgtec.com/mips/architectures/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:45
msgid ""
"`MIPS 64-bit ELF Object File Specification <http://techpubs.sgi.com/library/"
"manuals/4000/007-4658-001/pdf/007-4658-001.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:48
msgid "PowerPC"
msgstr ""

#: ../../../CompilerWriterInfo.rst:51
msgid "IBM - Official manuals and docs"
msgstr ""

#: ../../../CompilerWriterInfo.rst:53
msgid ""
"`Power Instruction Set Architecture, Versions 2.03 through 2.06 "
"(authentication required, free sign-up) <https://www.power.org/technology-"
"introduction/standards-specifications>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:55
msgid ""
"`PowerPC Compiler Writer's Guide <http://www.ibm.com/chips/techlib/techlib."
"nsf/techdocs/852569B20050FF7785256996007558C6>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:57
msgid ""
"`Intro to PowerPC Architecture <http://www.ibm.com/developerworks/linux/"
"library/l-powarch/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:59
msgid ""
"`PowerPC Processor Manuals (embedded) <http://www.ibm.com/chips/techlib/"
"techlib.nsf/products/PowerPC>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:61
msgid ""
"`Various IBM specifications and white papers <https://www.power.org/"
"documentation/?"
"document_company=105&document_category=all&publish_year=all&grid_order=DESC&grid_sort=title>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:63
msgid ""
"`IBM AIX/5L for POWER Assembly Reference <http://publibn.boulder.ibm.com/"
"doc_link/en_US/a_doc_lib/aixassem/alangref/alangreftfrm.htm>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:66
msgid "Other documents, collections, notes"
msgstr ""

#: ../../../CompilerWriterInfo.rst:68
msgid "`PowerPC ABI documents <http://penguinppc.org/dev/#library>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:69
msgid ""
"`PowerPC64 alignment of long doubles (from GCC) <http://gcc.gnu.org/ml/gcc-"
"patches/2003-09/msg00997.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:70
msgid ""
"`Long branch stubs for powerpc64-linux (from binutils) <http://sources."
"redhat.com/ml/binutils/2002-04/msg00573.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:73
msgid "AMDGPU"
msgstr ""

#: ../../../CompilerWriterInfo.rst:75
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:76
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:77
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:78
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:79
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:80
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:81
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../CompilerWriterInfo.rst:82
msgid ""
"`AMD GPU Programming Guide <http://developer.amd.com/download/"
"AMD_Accelerated_Parallel_Processing_OpenCL_Programming_Guide.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:83
msgid ""
"`AMD Compute Resources <http://developer.amd.com/tools/heterogeneous-"
"computing/amd-accelerated-parallel-processing-app-sdk/documentation/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:84
msgid ""
"`AMDGPU Compute Application Binary Interface <https://github.com/"
"RadeonOpenCompute/ROCm-ComputeABI-Doc/blob/master/AMDGPU-ABI.md>`__"
msgstr ""

#: ../../../CompilerWriterInfo.rst:87
msgid "RISC-V"
msgstr ""

#: ../../../CompilerWriterInfo.rst:88
msgid ""
"`RISC-V User-Level ISA Specification <https://riscv.org/specifications/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:91
msgid "SPARC"
msgstr ""

#: ../../../CompilerWriterInfo.rst:93
msgid "`SPARC standards <http://sparc.org/standards>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:94
msgid "`SPARC V9 ABI <http://sparc.org/standards/64.psabi.1.35.ps.Z>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:95
msgid "`SPARC V8 ABI <http://sparc.org/standards/psABI3rd.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:98
msgid "SystemZ"
msgstr ""

#: ../../../CompilerWriterInfo.rst:100
msgid ""
"`z/Architecture Principles of Operation (registration required, free sign-"
"up) <http://www-01.ibm.com/support/docview.wss?"
"uid=isg2b9de5f05a9d57819852571c500428f9a>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:103
msgid "X86"
msgstr ""

#: ../../../CompilerWriterInfo.rst:105
msgid ""
"`AMD processor manuals <http://developer.amd.com/resources/developer-guides-"
"manuals/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:106
msgid ""
"`Intel 64 and IA-32 manuals <http://www.intel.com/content/www/us/en/"
"processors/architectures-software-developer-manuals.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:107
msgid ""
"`Intel Itanium documentation <http://www.intel.com/design/itanium/"
"documentation.htm?iid=ipp_srvr_proc_itanium2+techdocs>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:108
msgid ""
"`X86 and X86-64 SysV psABI <https://github.com/hjl-tools/x86-psABI/wiki/X86-"
"psABI>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:109
msgid ""
"`Calling conventions for different C++ compilers and operating systems  "
"<http://www.agner.org/optimize/calling_conventions.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:112
msgid "XCore"
msgstr ""

#: ../../../CompilerWriterInfo.rst:114
msgid ""
"`The XMOS XS1 Architecture (ISA) <https://www.xmos.com/en/download/public/"
"The-XMOS-XS1-Architecture%28X7879A%29.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:115
msgid ""
"`Tools Development Guide (includes ABI) <https://www.xmos.com/download/"
"public/Tools-Development-Guide%28X9114A%29.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:118
msgid "Hexagon"
msgstr ""

#: ../../../CompilerWriterInfo.rst:120
msgid ""
"`Hexagon Programmer's Reference Manuals and Hexagon ABI Specification "
"(registration required, free sign-up) <https://developer.qualcomm.com/"
"software/hexagon-dsp-sdk/tools>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:123
msgid "Other relevant lists"
msgstr ""

#: ../../../CompilerWriterInfo.rst:125
msgid "`GCC reading list <http://gcc.gnu.org/readings.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:128
msgid "ABI"
msgstr ""

#: ../../../CompilerWriterInfo.rst:130
msgid ""
"`System V Application Binary Interface <http://www.sco.com/developers/gabi/"
"latest/contents.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:131
msgid "`Itanium C++ ABI <http://mentorembedded.github.io/cxx-abi/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:134
msgid "Linux"
msgstr ""

#: ../../../CompilerWriterInfo.rst:136
msgid ""
"`Linux extensions to gabi <https://github.com/hjl-tools/linux-abi/wiki/Linux-"
"Extensions-to-gABI>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:137
msgid ""
"`PowerPC 64-bit ELF ABI Supplement <http://www.linuxbase.org/spec/ELF/ppc64/"
">`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:138
msgid ""
"`Procedure Call Standard for the AArch64 Architecture <http://infocenter.arm."
"com/help/topic/com.arm.doc.ihi0055a/IHI0055A_aapcs64.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:139
msgid ""
"`ELF for the ARM Architecture <http://infocenter.arm.com/help/topic/com.arm."
"doc.ihi0044e/IHI0044E_aaelf.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:140
msgid ""
"`ELF for the ARM 64-bit Architecture (AArch64) <http://infocenter.arm.com/"
"help/topic/com.arm.doc.ihi0056a/IHI0056A_aaelf64.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:141
msgid ""
"`System z ELF ABI Supplement <http://legacy.redhat.com/pub/redhat/linux/7.1/"
"es/os/s390x/doc/lzsabi0.pdf>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:144
msgid "OS X"
msgstr ""

#: ../../../CompilerWriterInfo.rst:146
msgid ""
"`Mach-O Runtime Architecture <http://developer.apple.com/documentation/"
"Darwin/RuntimeArchitecture-date.html>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:147
msgid "`Notes on Mach-O ABI <http://www.unsanity.org/archives/000044.php>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:150
msgid "Windows"
msgstr ""

#: ../../../CompilerWriterInfo.rst:152
msgid ""
"`Microsoft PE/COFF Specification <http://www.microsoft.com/whdc/system/"
"platform/firmware/pecoff.mspx>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:155
msgid "NVPTX"
msgstr ""

#: ../../../CompilerWriterInfo.rst:157
msgid ""
"`CUDA Documentation <http://docs.nvidia.com/cuda/index.html>`_ includes the "
"PTX ISA and Driver API documentation"
msgstr ""

#: ../../../CompilerWriterInfo.rst:161
msgid "Miscellaneous Resources"
msgstr ""

#: ../../../CompilerWriterInfo.rst:163
msgid ""
"`Executable File Format library <http://www.nondot.org/sabre/os/articles/"
"ExecutableFileFormats/>`_"
msgstr ""

#: ../../../CompilerWriterInfo.rst:165
msgid ""
"`GCC prefetch project <http://gcc.gnu.org/projects/prefetch.html>`_ page has "
"a good survey of the prefetching capabilities of a variety of modern "
"processors."
msgstr ""
