{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637848484800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637848484800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 22:54:44 2021 " "Processing started: Thu Nov 25 22:54:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637848484800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848484800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off descrypto -c descrypto " "Command: quartus_map --read_settings_files=on --write_settings_files=off descrypto -c descrypto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848484800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637848485188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637848485188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_module " "Found entity 1: f_module" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_8 " "Found entity 1: s_box_8" {  } { { "s_box_8.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_2 " "Found entity 1: PC_2" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_1 " "Found entity 1: PC_1" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P " "Found entity 1: P" {  } { { "P.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/P.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fbitreg " "Found entity 1: fbitreg" {  } { { "fbitreg.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/fbitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/keypad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "counter8.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/counter8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode_selector " "Found entity 1: mode_selector" {  } { { "mode_selector.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/mode_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expension.bdf 1 1 " "Found 1 design units, including 1 entities, in source file expension.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Expension " "Found entity 1: Expension" {  } { { "Expension.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/Expension.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ip.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "IP.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/IP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desencrypt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file desencrypt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 desencrypt " "Found entity 1: desencrypt" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ip_inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IP_inv " "Found entity 1: IP_inv" {  } { { "IP_inv.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/IP_inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_bit_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file six_bit_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 six_bit_decoder " "Found entity 1: six_bit_decoder" {  } { { "six_bit_decoder.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/six_bit_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0001.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0001.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0001 " "Found entity 1: rom_0001" {  } { { "rom_0001.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0001.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0010.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0010.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0010 " "Found entity 1: rom_0010" {  } { { "rom_0010.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0010.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0011.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0011.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0011 " "Found entity 1: rom_0011" {  } { { "rom_0011.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0011.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0100 " "Found entity 1: rom_0100" {  } { { "rom_0100.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0101.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0101.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0101 " "Found entity 1: rom_0101" {  } { { "rom_0101.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0101.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0110.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0110.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0110 " "Found entity 1: rom_0110" {  } { { "rom_0110.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0110.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0111.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0111.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0111 " "Found entity 1: rom_0111" {  } { { "rom_0111.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0111.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1000 " "Found entity 1: rom_1000" {  } { { "rom_1000.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1001.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1001.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1001 " "Found entity 1: rom_1001" {  } { { "rom_1001.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1001.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1010.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1010.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1010 " "Found entity 1: rom_1010" {  } { { "rom_1010.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1010.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1011.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1011.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1011 " "Found entity 1: rom_1011" {  } { { "rom_1011.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1011.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1100 " "Found entity 1: rom_1100" {  } { { "rom_1100.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1101.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1101.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1101 " "Found entity 1: rom_1101" {  } { { "rom_1101.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1101.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1110.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1110.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1110 " "Found entity 1: rom_1110" {  } { { "rom_1110.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1110.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1111.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_1111.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1111 " "Found entity 1: rom_1111" {  } { { "rom_1111.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_1111.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_0000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_0000 " "Found entity 1: rom_0000" {  } { { "rom_0000.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/rom_0000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_1 " "Found entity 1: s_box_1" {  } { { "s_box_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or4bit " "Found entity 1: or4bit" {  } { { "or4bit.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/or4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_2 " "Found entity 1: s_box_2" {  } { { "s_box_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_3 " "Found entity 1: s_box_3" {  } { { "s_box_3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_4 " "Found entity 1: s_box_4" {  } { { "s_box_4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_5 " "Found entity 1: s_box_5" {  } { { "s_box_5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_6 " "Found entity 1: s_box_6" {  } { { "s_box_6.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s_box_7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_7 " "Found entity 1: s_box_7" {  } { { "s_box_7.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_lelft_shift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_lelft_shift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_lelft_shift " "Found entity 1: ks_lelft_shift" {  } { { "ks_lelft_shift.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/ks_lelft_shift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lshift1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lshift1 " "Found entity 1: lshift1" {  } { { "lshift1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/lshift1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lshift2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lshift2 " "Found entity 1: lshift2" {  } { { "lshift2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/lshift2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_generator " "Found entity 1: key_generator" {  } { { "key_generator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/key_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round1_key.bdf 1 1 " "Found 1 design units, including 1 entities, in source file round1_key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 round1_key " "Found entity 1: round1_key" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_key.bdf 1 1 " "Found 1 design units, including 1 entities, in source file round_key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 round_key " "Found entity 1: round_key" {  } { { "round_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round_key.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_bac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_bac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_bac " "Found entity 1: f_bac" {  } { { "f_bac.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_bac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.bdf 1 1 " "Found 1 design units, including 1 entities, in source file round.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "round.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16bit " "Found entity 1: mux16bit" {  } { { "mux16bit.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/mux16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637848490553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848490553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637848490619 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[3..0\] reg1 " "Bus \"reg10\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[3..0\] reg1 " "Bus \"reg11\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[3..0\] reg1 " "Bus \"reg12\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[3..0\] reg1 " "Bus \"reg13\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } { 144 2248 2544 496 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg1 " "Converted elements in bus name \"reg1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg1\[3..0\] reg13..0 " "Converted element name(s) from \"reg1\[3..0\]\" to \"reg13..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490635 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg10 " "Converted elements in bus name \"reg10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg10\[3..0\] reg103..0 " "Converted element name(s) from \"reg10\[3..0\]\" to \"reg103..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490635 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg11 " "Converted elements in bus name \"reg11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg11\[3..0\] reg113..0 " "Converted element name(s) from \"reg11\[3..0\]\" to \"reg113..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490635 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg12 " "Converted elements in bus name \"reg12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg12\[3..0\] reg123..0 " "Converted element name(s) from \"reg12\[3..0\]\" to \"reg123..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490635 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg13 " "Converted elements in bus name \"reg13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg13\[3..0\] reg133..0 " "Converted element name(s) from \"reg13\[3..0\]\" to \"reg133..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490635 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490635 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "d " "Found inconsistent dimensions for element \"d\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1128 1145 776 "d\[3\]" "" } { 712 1136 1153 792 "d\[2\]" "" } { 712 1144 1161 808 "d\[1\]" "" } { 712 1152 1169 824 "d\[0\]" "" } { 696 1176 1264 713 "d\[3..0\]" "" } { 1568 1392 1568 1584 "d" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490636 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d " "Converted elements in bus name \"d\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3\] d3 " "Converted element name(s) from \"d\[3\]\" to \"d3\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1128 1145 776 "d\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490636 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[2\] d2 " "Converted element name(s) from \"d\[2\]\" to \"d2\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1136 1153 792 "d\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490636 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[1\] d1 " "Converted element name(s) from \"d\[1\]\" to \"d1\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1144 1161 808 "d\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490636 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[0\] d0 " "Converted element name(s) from \"d\[0\]\" to \"d0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1152 1169 824 "d\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490636 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3..0\] d3..0 " "Converted element name(s) from \"d\[3..0\]\" to \"d3..0\"" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 696 1176 1264 713 "d\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490636 ""}  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 712 1128 1145 776 "d\[3\]" "" } { 712 1136 1153 792 "d\[2\]" "" } { 712 1144 1161 808 "d\[1\]" "" } { 712 1152 1169 824 "d\[0\]" "" } { 696 1176 1264 713 "d\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490636 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk desencrypt inst55 " "Port \"clk\" of type desencrypt and instance \"inst55\" is missing source signal" {  } { { "main.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1637848490637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst31 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst31\"" {  } { { "main.bdf" "inst31" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 1496 1176 1296 1656 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490642 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst51 " "Block or symbol \"AND4\" of instance \"inst51\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/b2seg_bus.bdf" { { 576 1024 1088 656 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637848490643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst29 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst29\"" {  } { { "main.bdf" "inst29" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 560 3064 3232 656 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490643 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637848490643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:inst35 " "Elaborating entity \"counter8\" for hierarchy \"counter8:inst35\"" {  } { { "main.bdf" "inst35" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 1528 1920 2040 1624 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fbitreg fbitreg:insts " "Elaborating entity \"fbitreg\" for hierarchy \"fbitreg:insts\"" {  } { { "main.bdf" "insts" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 680 1264 1416 808 "insts" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 fbitreg:insts\|mux2x1:inst12 " "Elaborating entity \"mux2x1\" for hierarchy \"fbitreg:insts\|mux2x1:inst12\"" {  } { { "fbitreg.bdf" "inst12" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/fbitreg.bdf" { { 344 864 960 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_selector mode_selector:inst33 " "Elaborating entity \"mode_selector\" for hierarchy \"mode_selector:inst33\"" {  } { { "main.bdf" "inst33" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 856 944 1136 984 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:inst " "Elaborating entity \"keypad\" for hierarchy \"keypad:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 744 752 848 968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst32 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst32\"" {  } { { "main.bdf" "inst32" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 1032 840 952 1128 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desencrypt desencrypt:inst55 " "Elaborating entity \"desencrypt\" for hierarchy \"desencrypt:inst55\"" {  } { { "main.bdf" "inst55" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/main.bdf" { { 144 2248 2544 496 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490655 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[3..0\] reg1 " "Bus \"reg10\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[3..0\] reg1 " "Bus \"reg11\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[3..0\] reg1 " "Bus \"reg12\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[3..0\] reg1 " "Bus \"reg13\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[0\] reg1 " "Bus \"reg10\[0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 608 232 416 625 "reg10\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[1\] reg1 " "Bus \"reg10\[1\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 624 232 416 641 "reg10\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[2\] reg1 " "Bus \"reg10\[2\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 640 232 416 657 "reg10\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[3\] reg1 " "Bus \"reg10\[3\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 656 232 416 673 "reg10\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[0\] reg1 " "Bus \"reg11\[0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 672 232 416 689 "reg11\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[1\] reg1 " "Bus \"reg11\[1\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 688 232 416 705 "reg11\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[2\] reg1 " "Bus \"reg11\[2\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 704 232 416 721 "reg11\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[3\] reg1 " "Bus \"reg11\[3\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 720 232 416 737 "reg11\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[0\] reg1 " "Bus \"reg12\[0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 736 232 416 753 "reg12\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[1\] reg1 " "Bus \"reg12\[1\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 752 232 416 769 "reg12\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[2\] reg1 " "Bus \"reg12\[2\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 768 232 416 785 "reg12\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[3\] reg1 " "Bus \"reg12\[3\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 784 232 416 801 "reg12\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[0\] reg1 " "Bus \"reg13\[0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 800 232 416 817 "reg13\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[1\] reg1 " "Bus \"reg13\[1\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 816 232 416 833 "reg13\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[2\] reg1 " "Bus \"reg13\[2\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 832 232 416 849 "reg13\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[3\] reg1 " "Bus \"reg13\[3\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 848 232 416 865 "reg13\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg10\[3..0\] reg1 " "Bus \"reg10\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 616 32 200 632 "reg10\[3..0\]" "" } { 608 200 250 625 "reg10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg11\[3..0\] reg1 " "Bus \"reg11\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 680 32 200 696 "reg11\[3..0\]" "" } { 672 200 250 689 "reg11\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg12\[3..0\] reg1 " "Bus \"reg12\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 744 32 200 760 "reg12\[3..0\]" "" } { 736 200 250 753 "reg12\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "reg13\[3..0\] reg1 " "Bus \"reg13\[3..0\]\" found using same base name as \"reg1\", which might lead to a name conflict." {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 808 32 200 824 "reg13\[3..0\]" "" } { 800 200 250 817 "reg13\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg1 " "Converted elements in bus name \"reg1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg1\[3..0\] reg13..0 " "Converted element name(s) from \"reg1\[3..0\]\" to \"reg13..0\"" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 32 32 200 48 "reg1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490657 ""}  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 32 32 200 48 "reg1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg10 " "Converted elements in bus name \"reg10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg10\[3..0\] reg103..0 " "Converted element name(s) from \"reg10\[3..0\]\" to \"reg103..0\"" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490657 ""}  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 616 32 200 632 "reg10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490657 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg11 " "Converted elements in bus name \"reg11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg11\[3..0\] reg113..0 " "Converted element name(s) from \"reg11\[3..0\]\" to \"reg113..0\"" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490658 ""}  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 680 32 200 696 "reg11\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490658 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg12 " "Converted elements in bus name \"reg12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg12\[3..0\] reg123..0 " "Converted element name(s) from \"reg12\[3..0\]\" to \"reg123..0\"" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490658 ""}  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 744 32 200 760 "reg12\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490658 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg13 " "Converted elements in bus name \"reg13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg13\[3..0\] reg133..0 " "Converted element name(s) from \"reg13\[3..0\]\" to \"reg133..0\"" {  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848490658 ""}  } { { "desencrypt.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 808 32 200 824 "reg13\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848490658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_inv desencrypt:inst55\|IP_inv:inst43 " "Elaborating entity \"IP_inv\" for hierarchy \"desencrypt:inst55\|IP_inv:inst43\"" {  } { { "desencrypt.bdf" "inst43" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 16 4184 4376 1104 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round desencrypt:inst55\|round:inst55 " "Elaborating entity \"round\" for hierarchy \"desencrypt:inst55\|round:inst55\"" {  } { { "desencrypt.bdf" "inst55" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 16 3984 4152 1136 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_module desencrypt:inst55\|round:inst55\|f_module:inst35 " "Elaborating entity \"f_module\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\"" {  } { { "round.bdf" "inst35" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round.bdf" { { 2352 2000 2128 3728 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Kin32 " "Pin \"Kin32\" not connected" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1096 -1416 -1248 1112 "Kin32" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Kin33 " "Pin \"Kin33\" not connected" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1112 -1416 -1248 1128 "Kin33" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Kin34 " "Pin \"Kin34\" not connected" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1128 -1416 -1248 1144 "Kin34" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Kin35 " "Pin \"Kin35\" not connected" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1144 -1416 -1248 1160 "Kin35" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Kin36 " "Pin \"Kin36\" not connected" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1160 -1416 -1248 1176 "Kin36" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst33 " "Primitive \"XOR\" of instance \"inst33\" not used" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1048 -448 -384 1096 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst34 " "Primitive \"XOR\" of instance \"inst34\" not used" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1096 -448 -384 1144 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst35 " "Primitive \"XOR\" of instance \"inst35\" not used" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1144 -448 -384 1192 "inst35" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst36 " "Primitive \"XOR\" of instance \"inst36\" not used" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1192 -448 -384 1240 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst37 " "Primitive \"XOR\" of instance \"inst37\" not used" {  } { { "f_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1240 -448 -384 1288 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637848490661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P desencrypt:inst55\|round:inst55\|f_module:inst35\|P:inst1 " "Elaborating entity \"P\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|P:inst1\"" {  } { { "f_module.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { -416 664 800 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_1 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50 " "Elaborating entity \"s_box_1\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\"" {  } { { "f_module.bdf" "inst50" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { -424 -16 216 -328 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or4bit desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|or4bit:inst32 " "Elaborating entity \"or4bit\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|or4bit:inst32\"" {  } { { "s_box_1.bdf" "inst32" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { -16 2000 2152 80 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0000 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0000:inst17 " "Elaborating entity \"rom_0000\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0000:inst17\"" {  } { { "s_box_1.bdf" "inst17" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { -16 1072 1232 80 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_bit_decoder desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|six_bit_decoder:inst " "Elaborating entity \"six_bit_decoder\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|six_bit_decoder:inst\"" {  } { { "s_box_1.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 88 368 496 1176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|six_bit_decoder:inst\|mux16bit:inst " "Elaborating entity \"mux16bit\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|six_bit_decoder:inst\|mux16bit:inst\"" {  } { { "six_bit_decoder.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/six_bit_decoder.bdf" { { -600 840 936 -280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0001 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0001:inst16 " "Elaborating entity \"rom_0001\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0001:inst16\"" {  } { { "s_box_1.bdf" "inst16" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 80 1072 1232 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0010 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0010:inst15 " "Elaborating entity \"rom_0010\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0010:inst15\"" {  } { { "s_box_1.bdf" "inst15" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 176 1072 1232 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0011 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0011:inst14 " "Elaborating entity \"rom_0011\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0011:inst14\"" {  } { { "s_box_1.bdf" "inst14" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 272 1072 1232 368 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0100 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0100:inst13 " "Elaborating entity \"rom_0100\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0100:inst13\"" {  } { { "s_box_1.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 368 1072 1232 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0101 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0101:inst12 " "Elaborating entity \"rom_0101\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0101:inst12\"" {  } { { "s_box_1.bdf" "inst12" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 464 1072 1232 560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0110 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0110:inst11 " "Elaborating entity \"rom_0110\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0110:inst11\"" {  } { { "s_box_1.bdf" "inst11" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 560 1072 1232 656 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_0111 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0111:inst10 " "Elaborating entity \"rom_0111\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_0111:inst10\"" {  } { { "s_box_1.bdf" "inst10" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 656 1072 1232 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1000 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1000:inst9 " "Elaborating entity \"rom_1000\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1000:inst9\"" {  } { { "s_box_1.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 752 1072 1232 848 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1001 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1001:inst8 " "Elaborating entity \"rom_1001\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1001:inst8\"" {  } { { "s_box_1.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 848 1072 1232 944 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1010 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1010:inst7 " "Elaborating entity \"rom_1010\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1010:inst7\"" {  } { { "s_box_1.bdf" "inst7" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 944 1072 1232 1040 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1011 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1011:inst6 " "Elaborating entity \"rom_1011\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1011:inst6\"" {  } { { "s_box_1.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 1040 1072 1232 1136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1100 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1100:inst5 " "Elaborating entity \"rom_1100\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1100:inst5\"" {  } { { "s_box_1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 1136 1072 1232 1232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1101 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1101:inst4 " "Elaborating entity \"rom_1101\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1101:inst4\"" {  } { { "s_box_1.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 1232 1072 1232 1328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1110 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1110:inst3 " "Elaborating entity \"rom_1110\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1110:inst3\"" {  } { { "s_box_1.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 1328 1072 1232 1424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1111 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1111:inst2 " "Elaborating entity \"rom_1111\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_1:inst50\|rom_1111:inst2\"" {  } { { "s_box_1.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/s_box_1.bdf" { { 1424 1072 1232 1520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Expension desencrypt:inst55\|round:inst55\|f_module:inst35\|Expension:inst " "Elaborating entity \"Expension\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|Expension:inst\"" {  } { { "f_module.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { -248 -1368 -1248 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_2 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_2:inst56 " "Elaborating entity \"s_box_2\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_2:inst56\"" {  } { { "f_module.bdf" "inst56" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { -168 -8 224 -72 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_3 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_3:inst52 " "Elaborating entity \"s_box_3\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_3:inst52\"" {  } { { "f_module.bdf" "inst52" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 120 0 232 216 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_4 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_4:inst53 " "Elaborating entity \"s_box_4\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_4:inst53\"" {  } { { "f_module.bdf" "inst53" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 408 16 248 504 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_5 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_5:inst31 " "Elaborating entity \"s_box_5\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_5:inst31\"" {  } { { "f_module.bdf" "inst31" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 696 24 256 792 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_6 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_6:inst54 " "Elaborating entity \"s_box_6\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_6:inst54\"" {  } { { "f_module.bdf" "inst54" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 984 24 256 1080 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_7 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_7:inst51 " "Elaborating entity \"s_box_7\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_7:inst51\"" {  } { { "f_module.bdf" "inst51" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1280 24 256 1376 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_8 desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_8:inst55 " "Elaborating entity \"s_box_8\" for hierarchy \"desencrypt:inst55\|round:inst55\|f_module:inst35\|s_box_8:inst55\"" {  } { { "f_module.bdf" "inst55" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/f_module.bdf" { { 1568 24 256 1664 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848490748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP desencrypt:inst55\|IP:inst3 " "Elaborating entity \"IP\" for hierarchy \"desencrypt:inst55\|IP:inst3\"" {  } { { "desencrypt.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 16 416 568 1104 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_generator desencrypt:inst55\|key_generator:inst1 " "Elaborating entity \"key_generator\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\"" {  } { { "desencrypt.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/desencrypt.bdf" { { 1384 -48 216 1704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round_key desencrypt:inst55\|key_generator:inst1\|round_key:inst9 " "Elaborating entity \"round_key\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round_key:inst9\"" {  } { { "key_generator.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/key_generator.bdf" { { 0 3248 3456 96 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks_lelft_shift desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2 " "Elaborating entity \"ks_lelft_shift\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2\"" {  } { { "round_key.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round_key.bdf" { { 1096 608 768 1192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift1 desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2\|lshift1:inst17 " "Elaborating entity \"lshift1\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2\|lshift1:inst17\"" {  } { { "ks_lelft_shift.bdf" "inst17" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/ks_lelft_shift.bdf" { { 840 312 432 1352 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift2 desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2\|lshift2:inst18 " "Elaborating entity \"lshift2\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|ks_lelft_shift:inst2\|lshift2:inst18\"" {  } { { "ks_lelft_shift.bdf" "inst18" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/ks_lelft_shift.bdf" { { 1352 312 432 1864 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_2 desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|PC_2:inst4 " "Elaborating entity \"PC_2\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round_key:inst9\|PC_2:inst4\"" {  } { { "round_key.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round_key.bdf" { { 208 952 1088 1168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491863 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin9 " "Pin \"pin9\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 160 248 416 176 "pin9" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin18 " "Pin \"pin18\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 304 248 416 320 "pin18" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin22 " "Pin \"pin22\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 368 248 416 384 "pin22" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin25 " "Pin \"pin25\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 416 248 416 432 "pin25" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin35 " "Pin \"pin35\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 576 248 416 592 "pin35" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin38 " "Pin \"pin38\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 624 248 416 640 "pin38" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin43 " "Pin \"pin43\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 704 248 416 720 "pin43" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin54 " "Pin \"pin54\" not connected" {  } { { "PC_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_2.bdf" { { 880 248 416 896 "pin54" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round1_key desencrypt:inst55\|key_generator:inst1\|round1_key:inst1 " "Elaborating entity \"round1_key\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|round1_key:inst1\"" {  } { { "key_generator.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/key_generator.bdf" { { 0 616 784 960 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491905 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c_in " "Converted elements in bus name \"c_in\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[27\] c_in27 " "Converted element name(s) from \"c_in\[27\]\" to \"c_in27\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 984 456 576 1001 "c_in\[27\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[26\] c_in26 " "Converted element name(s) from \"c_in\[26\]\" to \"c_in26\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 968 456 576 985 "c_in\[26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[25\] c_in25 " "Converted element name(s) from \"c_in\[25\]\" to \"c_in25\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 952 456 576 969 "c_in\[25\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[24\] c_in24 " "Converted element name(s) from \"c_in\[24\]\" to \"c_in24\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 936 456 576 953 "c_in\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[23\] c_in23 " "Converted element name(s) from \"c_in\[23\]\" to \"c_in23\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 920 456 576 937 "c_in\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[22\] c_in22 " "Converted element name(s) from \"c_in\[22\]\" to \"c_in22\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 904 456 576 921 "c_in\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[21\] c_in21 " "Converted element name(s) from \"c_in\[21\]\" to \"c_in21\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 888 456 576 905 "c_in\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[20\] c_in20 " "Converted element name(s) from \"c_in\[20\]\" to \"c_in20\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 872 456 576 889 "c_in\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[19\] c_in19 " "Converted element name(s) from \"c_in\[19\]\" to \"c_in19\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 856 456 576 873 "c_in\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[18\] c_in18 " "Converted element name(s) from \"c_in\[18\]\" to \"c_in18\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 840 456 576 857 "c_in\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[17\] c_in17 " "Converted element name(s) from \"c_in\[17\]\" to \"c_in17\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 824 456 576 841 "c_in\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[16\] c_in16 " "Converted element name(s) from \"c_in\[16\]\" to \"c_in16\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 808 456 576 825 "c_in\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[15\] c_in15 " "Converted element name(s) from \"c_in\[15\]\" to \"c_in15\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 792 456 576 809 "c_in\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[14\] c_in14 " "Converted element name(s) from \"c_in\[14\]\" to \"c_in14\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 776 456 576 793 "c_in\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[13\] c_in13 " "Converted element name(s) from \"c_in\[13\]\" to \"c_in13\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 760 456 576 777 "c_in\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[12\] c_in12 " "Converted element name(s) from \"c_in\[12\]\" to \"c_in12\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 744 456 576 761 "c_in\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[11\] c_in11 " "Converted element name(s) from \"c_in\[11\]\" to \"c_in11\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 728 456 576 745 "c_in\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[10\] c_in10 " "Converted element name(s) from \"c_in\[10\]\" to \"c_in10\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 712 456 576 729 "c_in\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[9\] c_in9 " "Converted element name(s) from \"c_in\[9\]\" to \"c_in9\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 696 456 576 713 "c_in\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[8\] c_in8 " "Converted element name(s) from \"c_in\[8\]\" to \"c_in8\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 680 456 576 697 "c_in\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[7\] c_in7 " "Converted element name(s) from \"c_in\[7\]\" to \"c_in7\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 664 456 576 681 "c_in\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[6\] c_in6 " "Converted element name(s) from \"c_in\[6\]\" to \"c_in6\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 648 456 576 665 "c_in\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[5\] c_in5 " "Converted element name(s) from \"c_in\[5\]\" to \"c_in5\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 632 456 576 649 "c_in\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[4\] c_in4 " "Converted element name(s) from \"c_in\[4\]\" to \"c_in4\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 616 456 576 633 "c_in\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[3\] c_in3 " "Converted element name(s) from \"c_in\[3\]\" to \"c_in3\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 600 456 576 617 "c_in\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[2\] c_in2 " "Converted element name(s) from \"c_in\[2\]\" to \"c_in2\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 584 456 576 601 "c_in\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[1\] c_in1 " "Converted element name(s) from \"c_in\[1\]\" to \"c_in1\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 568 456 576 585 "c_in\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[0\] c_in0 " "Converted element name(s) from \"c_in\[0\]\" to \"c_in0\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 552 456 576 569 "c_in\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c_in\[27..0\] c_in27..0 " "Converted element name(s) from \"c_in\[27..0\]\" to \"c_in27..0\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 1016 576 656 1033 "c_in\[27..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""}  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 984 456 576 1001 "c_in\[27\]" "" } { 968 456 576 985 "c_in\[26\]" "" } { 952 456 576 969 "c_in\[25\]" "" } { 936 456 576 953 "c_in\[24\]" "" } { 920 456 576 937 "c_in\[23\]" "" } { 904 456 576 921 "c_in\[22\]" "" } { 888 456 576 905 "c_in\[21\]" "" } { 872 456 576 889 "c_in\[20\]" "" } { 856 456 576 873 "c_in\[19\]" "" } { 840 456 576 857 "c_in\[18\]" "" } { 824 456 576 841 "c_in\[17\]" "" } { 808 456 576 825 "c_in\[16\]" "" } { 792 456 576 809 "c_in\[15\]" "" } { 776 456 576 793 "c_in\[14\]" "" } { 760 456 576 777 "c_in\[13\]" "" } { 744 456 576 761 "c_in\[12\]" "" } { 728 456 576 745 "c_in\[11\]" "" } { 712 456 576 729 "c_in\[10\]" "" } { 696 456 576 713 "c_in\[9\]" "" } { 680 456 576 697 "c_in\[8\]" "" } { 664 456 576 681 "c_in\[7\]" "" } { 648 456 576 665 "c_in\[6\]" "" } { 632 456 576 649 "c_in\[5\]" "" } { 616 456 576 633 "c_in\[4\]" "" } { 600 456 576 617 "c_in\[3\]" "" } { 584 456 576 601 "c_in\[2\]" "" } { 568 456 576 585 "c_in\[1\]" "" } { 552 456 576 569 "c_in\[0\]" "" } { 1016 576 656 1033 "c_in\[27..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848491907 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_in " "Converted elements in bus name \"d_in\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[27\] d_in27 " "Converted element name(s) from \"d_in\[27\]\" to \"d_in27\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 536 456 576 553 "d_in\[27\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[26\] d_in26 " "Converted element name(s) from \"d_in\[26\]\" to \"d_in26\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 520 456 576 537 "d_in\[26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[25\] d_in25 " "Converted element name(s) from \"d_in\[25\]\" to \"d_in25\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 504 456 576 521 "d_in\[25\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[24\] d_in24 " "Converted element name(s) from \"d_in\[24\]\" to \"d_in24\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 488 456 576 505 "d_in\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[23\] d_in23 " "Converted element name(s) from \"d_in\[23\]\" to \"d_in23\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 472 456 576 489 "d_in\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[22\] d_in22 " "Converted element name(s) from \"d_in\[22\]\" to \"d_in22\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 456 456 576 473 "d_in\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[21\] d_in21 " "Converted element name(s) from \"d_in\[21\]\" to \"d_in21\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 440 456 576 457 "d_in\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[20\] d_in20 " "Converted element name(s) from \"d_in\[20\]\" to \"d_in20\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 424 456 576 441 "d_in\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[19\] d_in19 " "Converted element name(s) from \"d_in\[19\]\" to \"d_in19\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 408 456 576 425 "d_in\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[18\] d_in18 " "Converted element name(s) from \"d_in\[18\]\" to \"d_in18\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 392 456 576 409 "d_in\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[17\] d_in17 " "Converted element name(s) from \"d_in\[17\]\" to \"d_in17\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 376 456 576 393 "d_in\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[16\] d_in16 " "Converted element name(s) from \"d_in\[16\]\" to \"d_in16\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 360 456 576 377 "d_in\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[15\] d_in15 " "Converted element name(s) from \"d_in\[15\]\" to \"d_in15\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 344 456 576 361 "d_in\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[14\] d_in14 " "Converted element name(s) from \"d_in\[14\]\" to \"d_in14\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 328 456 576 345 "d_in\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[13\] d_in13 " "Converted element name(s) from \"d_in\[13\]\" to \"d_in13\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 312 456 576 329 "d_in\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[12\] d_in12 " "Converted element name(s) from \"d_in\[12\]\" to \"d_in12\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 296 456 576 313 "d_in\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[11\] d_in11 " "Converted element name(s) from \"d_in\[11\]\" to \"d_in11\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 280 456 576 297 "d_in\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[10\] d_in10 " "Converted element name(s) from \"d_in\[10\]\" to \"d_in10\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 264 456 576 281 "d_in\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[9\] d_in9 " "Converted element name(s) from \"d_in\[9\]\" to \"d_in9\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 248 456 576 265 "d_in\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[8\] d_in8 " "Converted element name(s) from \"d_in\[8\]\" to \"d_in8\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 232 456 576 249 "d_in\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[7\] d_in7 " "Converted element name(s) from \"d_in\[7\]\" to \"d_in7\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 216 456 576 233 "d_in\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[6\] d_in6 " "Converted element name(s) from \"d_in\[6\]\" to \"d_in6\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 200 456 576 217 "d_in\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[5\] d_in5 " "Converted element name(s) from \"d_in\[5\]\" to \"d_in5\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 184 456 576 201 "d_in\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[4\] d_in4 " "Converted element name(s) from \"d_in\[4\]\" to \"d_in4\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 168 456 576 185 "d_in\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[3\] d_in3 " "Converted element name(s) from \"d_in\[3\]\" to \"d_in3\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 152 456 576 169 "d_in\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[2\] d_in2 " "Converted element name(s) from \"d_in\[2\]\" to \"d_in2\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 136 456 576 153 "d_in\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[1\] d_in1 " "Converted element name(s) from \"d_in\[1\]\" to \"d_in1\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 120 456 576 137 "d_in\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[0\] d_in0 " "Converted element name(s) from \"d_in\[0\]\" to \"d_in0\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 104 456 576 121 "d_in\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_in\[27..0\] d_in27..0 " "Converted element name(s) from \"d_in\[27..0\]\" to \"d_in27..0\"" {  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 80 576 656 97 "d_in\[27..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637848491907 ""}  } { { "round1_key.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/round1_key.bdf" { { 536 456 576 553 "d_in\[27\]" "" } { 520 456 576 537 "d_in\[26\]" "" } { 504 456 576 521 "d_in\[25\]" "" } { 488 456 576 505 "d_in\[24\]" "" } { 472 456 576 489 "d_in\[23\]" "" } { 456 456 576 473 "d_in\[22\]" "" } { 440 456 576 457 "d_in\[21\]" "" } { 424 456 576 441 "d_in\[20\]" "" } { 408 456 576 425 "d_in\[19\]" "" } { 392 456 576 409 "d_in\[18\]" "" } { 376 456 576 393 "d_in\[17\]" "" } { 360 456 576 377 "d_in\[16\]" "" } { 344 456 576 361 "d_in\[15\]" "" } { 328 456 576 345 "d_in\[14\]" "" } { 312 456 576 329 "d_in\[13\]" "" } { 296 456 576 313 "d_in\[12\]" "" } { 280 456 576 297 "d_in\[11\]" "" } { 264 456 576 281 "d_in\[10\]" "" } { 248 456 576 265 "d_in\[9\]" "" } { 232 456 576 249 "d_in\[8\]" "" } { 216 456 576 233 "d_in\[7\]" "" } { 200 456 576 217 "d_in\[6\]" "" } { 184 456 576 201 "d_in\[5\]" "" } { 168 456 576 185 "d_in\[4\]" "" } { 152 456 576 169 "d_in\[3\]" "" } { 136 456 576 153 "d_in\[2\]" "" } { 120 456 576 137 "d_in\[1\]" "" } { 104 456 576 121 "d_in\[0\]" "" } { 80 576 656 97 "d_in\[27..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637848491907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_1 desencrypt:inst55\|key_generator:inst1\|PC_1:inst999 " "Elaborating entity \"PC_1\" for hierarchy \"desencrypt:inst55\|key_generator:inst1\|PC_1:inst999\"" {  } { { "key_generator.bdf" "inst999" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/key_generator.bdf" { { 16 432 568 1104 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin8 " "Pin \"pin8\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 160 432 600 176 "pin8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin16 " "Pin \"pin16\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 288 432 600 304 "pin16" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin24 " "Pin \"pin24\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 416 432 600 432 "pin24" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin32 " "Pin \"pin32\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 544 432 600 560 "pin32" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin40 " "Pin \"pin40\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 672 432 600 688 "pin40" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin48 " "Pin \"pin48\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 800 432 600 816 "pin48" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin56 " "Pin \"pin56\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 928 432 600 944 "pin56" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin64 " "Pin \"pin64\" not connected" {  } { { "PC_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DEScrypto/PC_1.bdf" { { 1056 432 600 1072 "pin64" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1637848491913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637848493653 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637848493653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637848493653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637848493653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637848493763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 22:54:53 2021 " "Processing ended: Thu Nov 25 22:54:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637848493763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637848493763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637848493763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637848493763 ""}
