// Seed: 3155315281
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output wire  id_2,
    output wand  id_3,
    output logic id_4,
    input  wand  id_5,
    id_9,
    id_10,
    output tri1  id_6,
    output tri1  id_7
);
  always id_4 <= id_9;
  parameter id_11 = -1;
  wor id_12, id_13 = -1;
  module_0 modCall_1 ();
  assign id_4 = -1'b0;
  supply0 id_14;
  supply0 id_15;
  assign id_12 = id_5;
  wire id_16, id_17, id_18, id_19, id_20;
  logic [7:0][-1 'b0] id_21 = ~^id_15;
  id_22(
      .id_0(!1), .id_1(), .id_2(id_4), .id_3(1), .id_4(id_1.id_14), .id_5(-1)
  );
  assign id_15 = 1'b0;
endmodule
