{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555659219047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555659219047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 13:03:38 2019 " "Processing started: Fri Apr 19 13:03:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555659219047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555659219047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off boothmultiplier -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off boothmultiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555659219047 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555659219099 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C4 " "Selected device 5M1270ZT144C4 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1555659219106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555659219166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1555659219166 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1555659219325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1555659219336 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C4 " "Device 5M240ZT144C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555659219434 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C4 " "Device 5M570ZT144C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1555659219434 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1555659219434 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[0\] " "Pin output_vector\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[0] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 541 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[1\] " "Pin output_vector\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[1] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 542 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[2\] " "Pin output_vector\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[2] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 543 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[3\] " "Pin output_vector\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[3] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 544 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[4\] " "Pin output_vector\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[4] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 545 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[5\] " "Pin output_vector\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[5] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 546 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[6\] " "Pin output_vector\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[6] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 547 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[7\] " "Pin output_vector\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[7] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 548 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[8\] " "Pin output_vector\[8\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[8] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 549 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[9\] " "Pin output_vector\[9\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[9] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 550 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[10\] " "Pin output_vector\[10\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[10] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 551 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[11\] " "Pin output_vector\[11\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[11] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 552 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[12\] " "Pin output_vector\[12\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[12] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 553 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[13\] " "Pin output_vector\[13\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[13] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 554 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[14\] " "Pin output_vector\[14\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[14] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 555 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_vector\[15\] " "Pin output_vector\[15\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { output_vector[15] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_vector[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 556 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[0\] " "Pin input_vector\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[0] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 525 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[8\] " "Pin input_vector\[8\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[8] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[1\] " "Pin input_vector\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[1] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 526 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[9\] " "Pin input_vector\[9\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[9] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[10\] " "Pin input_vector\[10\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[10] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[2\] " "Pin input_vector\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[2] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 527 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[3\] " "Pin input_vector\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[3] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 528 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[11\] " "Pin input_vector\[11\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[11] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[12\] " "Pin input_vector\[12\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[12] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 537 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[4\] " "Pin input_vector\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[4] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 529 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[5\] " "Pin input_vector\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[5] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[13\] " "Pin input_vector\[13\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[13] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 538 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[14\] " "Pin input_vector\[14\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[14] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 539 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[6\] " "Pin input_vector\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[6] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[7\] " "Pin input_vector\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[7] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_vector\[15\] " "Pin input_vector\[15\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { input_vector[15] } } } { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { input_vector[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/assignment1/" { { 0 { 0 ""} 0 540 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1555659219448 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1555659219448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1555659219539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1555659219540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1555659219541 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1555659219542 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1555659219543 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1555659219543 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1555659219543 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1555659219543 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1555659219546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1555659219546 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1555659219554 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1555659219560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1555659219561 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1555659219569 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1 1555659219570 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1555659219573 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1555659219574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1 1555659219574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1555659219574 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 16 16 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1555659219575 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1555659219575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1555659219575 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555659219576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555659219576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555659219576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1555659219576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1555659219576 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1555659219576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555659219587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1555659219688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555659219749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1555659219751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1555659219880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555659219880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1555659219897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/student/Desktop/assignment1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1555659220041 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1555659220041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1555659220063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1555659220064 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1555659220064 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1555659220064 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1555659220084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555659220157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 13:03:40 2019 " "Processing ended: Fri Apr 19 13:03:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555659220157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555659220157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555659220157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555659220157 ""}
