Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Wed May  5 21:06:00 2021
| Host              : LAPTOP-POK8F54O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.101        0.000                      0                  589        0.012        0.000                      0                  589       -0.019       -0.051                       4                   437  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
  clk_out2_5x_clk_wiz_0  {0.000 3.077}        6.154           162.500         
  clk_out5x_clk_wiz_0    {0.000 1.538}        3.077           325.000         
  clk_out_clk_wiz_0      {0.000 7.692}        15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                    2.000        0.000                       0                     2  
  clk_out2_5x_clk_wiz_0        3.866        0.000                      0                  137        0.014        0.000                      0                  137        1.844        0.000                       0                   158  
  clk_out5x_clk_wiz_0                                                                                                                                                     -0.019       -0.051                       4                     6  
  clk_out_clk_wiz_0           12.547        0.000                      0                  392        0.020        0.000                      0                  392        7.417        0.000                       0                   268  
  clkfbout_clk_wiz_0                                                                                                                                                       8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0      clk_out2_5x_clk_wiz_0        1.101        0.000                      0                   60        0.012        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X1Y3      instance_name/inst/clkin1_bufg/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_5x_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.114ns (6.481%)  route 1.645ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.455 - 6.154 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.335ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.726     2.907    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.021 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=2, routed)           1.645     4.666    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     8.455    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.402     8.856    
                         clock uncertainty           -0.068     8.788    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.256     8.532    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.114ns (6.291%)  route 1.698ns (93.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.455 - 6.154 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.335ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.726     2.907    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.021 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=2, routed)           1.698     4.719    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     8.455    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.402     8.856    
                         clock uncertainty           -0.068     8.788    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                     -0.150     8.638    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.117ns (6.300%)  route 1.740ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 8.464 - 6.154 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.309ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.744     2.925    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.042 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/Q
                         net (fo=1, routed)           1.740     4.782    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.458     8.464    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.402     8.865    
                         clock uncertainty           -0.068     8.797    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.022     8.819    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.114ns (6.770%)  route 1.570ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 8.459 - 6.154 ) 
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.335ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.309ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.698     2.879    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.993 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.570     4.563    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.453     8.459    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.355     8.814    
                         clock uncertainty           -0.068     8.745    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.009     8.754    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.117ns (7.222%)  route 1.503ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 8.459 - 6.154 ) 
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.335ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.309ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.698     2.879    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.996 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/Q
                         net (fo=1, routed)           1.503     4.499    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.453     8.459    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.355     8.814    
                         clock uncertainty           -0.068     8.745    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                     -0.020     8.725    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.117ns (7.652%)  route 1.412ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.455 - 6.154 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.335ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.726     2.907    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.024 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/Q
                         net (fo=2, routed)           1.412     4.436    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     8.455    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.402     8.856    
                         clock uncertainty           -0.068     8.788    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                     -0.077     8.711    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.117ns (7.652%)  route 1.412ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.455 - 6.154 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.335ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.726     2.907    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.024 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/Q
                         net (fo=2, routed)           1.412     4.436    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.449     8.455    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.402     8.856    
                         clock uncertainty           -0.068     8.788    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                     -0.066     8.722    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.114ns (9.445%)  route 1.093ns (90.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 8.452 - 6.154 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.335ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.309ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.718     2.899    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.013 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           1.093     4.106    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[0]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.446     8.452    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.355     8.807    
                         clock uncertainty           -0.068     8.738    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.323     8.415    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.114ns (7.331%)  route 1.441ns (92.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 8.452 - 6.154 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.335ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.309ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.718     2.899    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.013 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.441     4.454    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[2]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.446     8.452    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.355     8.807    
                         clock uncertainty           -0.068     8.738    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.051     8.789    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.117ns (8.399%)  route 1.276ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 8.452 - 6.154 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.335ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.309ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.098    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.181 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.718     2.899    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.016 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/Q
                         net (fo=1, routed)           1.276     4.292    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.584    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.659 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923     8.582    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023     6.559 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.931    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.006 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.446     8.452    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism              0.355     8.807    
                         clock uncertainty           -0.068     8.738    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.000     8.738    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.048ns (17.143%)  route 0.232ns (82.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.720     1.397    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.445 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.232     1.677    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.886     1.977    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.474     1.502    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.160     1.662    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.049ns (15.756%)  route 0.262ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.685ns (routing 0.127ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.142ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.685     1.362    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.411 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.262     1.673    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[0]
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.885     1.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y54 OSERDESE3                                    r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.429     1.547    
    BITSLICE_RX_TX_X1Y54 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.104     1.651    uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.049ns (15.031%)  route 0.277ns (84.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.142ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.693     1.370    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.419 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.277     1.696    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.883     1.974    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.429     1.545    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.126     1.671    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_qq_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.247%)  route 0.113ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.716     1.393    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.442 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[8]/Q
                         net (fo=1, routed)           0.113     1.555    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg_n_0_[8]
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_qq_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.857     1.948    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_qq_reg[8]/C
                         clock pessimism             -0.481     1.467    
    SLICE_X50Y62         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.523    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_qq_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.720     1.397    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.446 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.197     1.643    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[1]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.886     1.977    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.474     1.502    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.102     1.604    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.103ns (69.595%)  route 0.045ns (30.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Net Delay (Source):      0.691ns (routing 0.127ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.142ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.691     1.368    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.416 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[9]/Q
                         net (fo=1, routed)           0.034     1.450    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg_n_0_[9]
    SLICE_X51Y55         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.055     1.505 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__0/O
                         net (fo=1, routed)           0.011     1.516    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__0_n_0
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.833     1.924    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.518     1.406    
    SLICE_X51Y55         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.462    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.093ns (62.838%)  route 0.055ns (37.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Net Delay (Source):      0.702ns (routing 0.127ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.142ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.702     1.379    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.427 f  uihdmitx_inst/Inst_clk_oserdese3_10to1/count_reg[2]/Q
                         net (fo=6, routed)           0.039     1.466    uihdmitx_inst/Inst_clk_oserdese3_10to1/Q[2]
    SLICE_X49Y87         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.511 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1__2/O
                         net (fo=1, routed)           0.016     1.527    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[1]_i_1__2_n_0
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.842     1.933    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y87         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                         clock pessimism             -0.521     1.412    
    SLICE_X49Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.468    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.103ns (69.595%)  route 0.045ns (30.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Net Delay (Source):      0.683ns (routing 0.127ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.142ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.683     1.360    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.408 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg[9]/Q
                         net (fo=1, routed)           0.034     1.442    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_qq_reg_n_0_[9]
    SLICE_X49Y55         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.055     1.497 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.011     1.508    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2_n_0
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.820     1.911    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.518     1.393    
    SLICE_X49Y55         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.449    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.100ns (65.359%)  route 0.053ns (34.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Net Delay (Source):      0.691ns (routing 0.127ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.142ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.691     1.368    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.416 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg[8]/Q
                         net (fo=1, routed)           0.037     1.453    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_qq_reg_n_0_[8]
    SLICE_X51Y55         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.052     1.505 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.016     1.521    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[2]_i_1__0_n_0
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.833     1.924    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism             -0.518     1.406    
    SLICE_X51Y55         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.462    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.650    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.677 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.720     1.397    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.446 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.234     1.680    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[0]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.886     1.977    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.474     1.502    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.114     1.616    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_5x_clk_wiz_0
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     BUFGCE/I            n/a            1.379         6.154       4.775      BUFGCE_X1Y1           instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y87          uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y64          uihdmitx_inst/Inst_d0_serializer_10_1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y64          uihdmitx_inst/Inst_d0_serializer_10_1/count_reg[1]/C
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y64          uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y64          uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]/C
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y64          uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y64          uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[5]/C
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.610       1.907      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.604       1.913      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.599       1.918      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.594       1.923      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.486       2.261      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.485       2.262      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.480       2.267      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.478       2.269      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5x_clk_wiz_0
  To Clock:  clk_out5x_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            4  Failing Endpoints,  Worst Slack       -0.019ns,  Total Violation       -0.051ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5x_clk_wiz_0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I            n/a               1.379         3.077       1.698      BUFGCE_X1Y0           instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT2  n/a               1.071         3.077       2.006      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT2
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.339       -0.019     BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.336       -0.016     BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.328       -0.008     BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.327       -0.007     BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.366       0.134      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.363       0.137      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.357       0.143      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.352       0.148      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.707ns (25.765%)  route 2.037ns (74.235%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 17.738 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.195     4.946 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=6, routed)           0.298     5.244    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X51Y57         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.376 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[3]_i_2/O
                         net (fo=1, routed)           0.121     5.497    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[3]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.612 r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[3]_i_1/O
                         net (fo=1, routed)           0.023     5.635    uihdmitx_inst/Inst_TMDSEncoder_red/int_n1_q_m[3]
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.529    17.738    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/C
                         clock pessimism              0.463    18.201    
                         clock uncertainty           -0.078    18.123    
    SLICE_X51Y57         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    18.182    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         18.182    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             12.773ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.501ns (20.626%)  route 1.928ns (79.374%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 17.713 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.309ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.195     4.946 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=6, routed)           0.307     5.253    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X49Y57         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     5.294 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[2]_i_1/O
                         net (fo=1, routed)           0.026     5.320    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[2]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.504    17.713    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X49Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[2]/C
                         clock pessimism              0.400    18.113    
                         clock uncertainty           -0.078    18.035    
    SLICE_X49Y57         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    18.093    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         18.093    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 12.773    

Slack (MET) :             12.798ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.648ns (26.003%)  route 1.844ns (73.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 17.736 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.195     4.946 f  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=6, routed)           0.222     5.168    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X51Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.356 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.027     5.383    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_1__0_n_0
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.527    17.736    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[3]/C
                         clock pessimism              0.463    18.199    
                         clock uncertainty           -0.078    18.121    
    SLICE_X51Y57         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.181    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 12.798    

Slack (MET) :             12.851ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.604ns (24.724%)  route 1.839ns (75.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 17.738 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.195     4.946 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=6, routed)           0.199     5.145    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X51Y57         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.289 r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[2]_i_1/O
                         net (fo=1, routed)           0.045     5.334    uihdmitx_inst/Inst_TMDSEncoder_red/int_n1_q_m[2]
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.529    17.738    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[2]/C
                         clock pessimism              0.463    18.201    
                         clock uncertainty           -0.078    18.123    
    SLICE_X51Y57         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    18.185    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         18.185    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                 12.851    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.556ns (23.771%)  route 1.783ns (76.229%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 17.713 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.309ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     4.927 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_3__0/O
                         net (fo=4, routed)           0.159     5.086    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_3__0_n_0
    SLICE_X49Y57         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     5.201 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[1]_i_1/O
                         net (fo=1, routed)           0.029     5.230    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[1]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.504    17.713    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X49Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[1]/C
                         clock pessimism              0.400    18.113    
                         clock uncertainty           -0.078    18.035    
    SLICE_X49Y57         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    18.094    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         18.094    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.894ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.576ns (24.040%)  route 1.820ns (75.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 17.738 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.414     4.751    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X50Y57         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.195     4.946 r  uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=6, routed)           0.199     5.145    uihdmitx_inst/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X51Y57         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     5.261 r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[1]_i_1/O
                         net (fo=1, routed)           0.026     5.287    uihdmitx_inst/Inst_TMDSEncoder_red/int_n1_q_m[1]
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.529    17.738    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                         clock pessimism              0.463    18.201    
                         clock uncertainty           -0.078    18.123    
    SLICE_X51Y57         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    18.181    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                 12.894    

Slack (MET) :             12.996ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.455ns (19.843%)  route 1.838ns (80.157%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 17.736 - 15.385 ) 
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.309ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.744     2.891    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y58         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.007 r  uihdmitx_inst/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           1.181     4.188    uihdmitx_inst/Inst_TMDSEncoder_red/p_3_in
    SLICE_X51Y58         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     4.337 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3/O
                         net (fo=7, routed)           0.203     4.540    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_3_n_0
    SLICE_X51Y58         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     4.730 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_1/O
                         net (fo=1, routed)           0.454     5.184    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[7]_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.527    17.736    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X50Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]/C
                         clock pessimism              0.463    18.199    
                         clock uncertainty           -0.078    18.121    
    SLICE_X50Y57         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    18.180    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[7]
  -------------------------------------------------------------------
                         required time                         18.180    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 12.996    

Slack (MET) :             13.118ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.733ns (33.888%)  route 1.430ns (66.112%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 17.731 - 15.385 ) 
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.335ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.309ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.748     2.895    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X51Y57         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.010 f  uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m_reg[3]/Q
                         net (fo=5, routed)           0.499     3.509    uihdmitx_inst/Inst_TMDSEncoder_red/n1_q_m[3]
    SLICE_X50Y58         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.190     3.699 f  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9/O
                         net (fo=1, routed)           0.371     4.070    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_9_n_0
    SLICE_X50Y58         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     4.206 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6/O
                         net (fo=6, routed)           0.406     4.612    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[3]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.789 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[2]_i_2/O
                         net (fo=1, routed)           0.124     4.913    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.115     5.028 r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1[2]_i_1/O
                         net (fo=1, routed)           0.030     5.058    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t[2]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.522    17.731    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/C
                         clock pessimism              0.463    18.194    
                         clock uncertainty           -0.078    18.116    
    SLICE_X50Y56         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    18.175    uihdmitx_inst/Inst_TMDSEncoder_red/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                 13.118    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.864ns (41.399%)  route 1.223ns (58.601%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 17.732 - 15.385 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.335ns, distribution 1.424ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.309ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.759     2.906    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.020 f  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/Q
                         net (fo=7, routed)           0.271     3.291    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[2]
    SLICE_X55Y54         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.482 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3/O
                         net (fo=1, routed)           0.280     3.762    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     3.953 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2/O
                         net (fo=5, routed)           0.233     4.186    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2_n_0
    SLICE_X55Y56         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     4.363 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d[9]_i_2__0/O
                         net (fo=9, routed)           0.413     4.776    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[0]_0
    SLICE_X52Y56         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     4.967 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[6]_i_1__0/O
                         net (fo=1, routed)           0.026     4.993    uihdmitx_inst/Inst_TMDSEncoder_green/D[6]
    SLICE_X52Y56         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.523    17.732    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X52Y56         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[6]/C
                         clock pessimism              0.400    18.132    
                         clock uncertainty           -0.078    18.054    
    SLICE_X52Y56         FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.058    18.112    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[6]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.863ns (41.510%)  route 1.216ns (58.490%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 17.732 - 15.385 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.335ns, distribution 1.424ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.309ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.842    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.925 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274     0.661 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.064    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.147 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.759     2.906    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.020 f  uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg[2]/Q
                         net (fo=7, routed)           0.271     3.291    uihdmitx_inst/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[2]
    SLICE_X55Y54         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.482 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3/O
                         net (fo=1, routed)           0.280     3.762    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     3.953 f  uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2/O
                         net (fo=5, routed)           0.233     4.186    uihdmitx_inst/Inst_TMDSEncoder_green/cnt_t_1[1]_i_2_n_0
    SLICE_X55Y56         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     4.363 r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d[9]_i_2__0/O
                         net (fo=9, routed)           0.409     4.772    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[0]_0
    SLICE_X52Y56         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.190     4.962 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d[7]_i_1__0/O
                         net (fo=1, routed)           0.023     4.985    uihdmitx_inst/Inst_TMDSEncoder_green/D[7]
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    16.814    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.889 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    17.812    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.023    15.789 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.134    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.209 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.523    17.732    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[7]/C
                         clock pessimism              0.400    18.132    
                         clock uncertainty           -0.078    18.054    
    SLICE_X52Y56         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    18.113    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 13.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.757     1.433    tpg_inst/CLK
    SLICE_X53Y60         FDCE                                         r  tpg_inst/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.481 r  tpg_inst/h_cnt_reg[0]/Q
                         net (fo=16, routed)          0.081     1.562    tpg_inst/Q[0]
    SLICE_X53Y59         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.592 r  tpg_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.016     1.608    tpg_inst/red[0]_i_1_n_0
    SLICE_X53Y59         FDCE                                         r  tpg_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.871     1.961    tpg_inst/CLK
    SLICE_X53Y59         FDCE                                         r  tpg_inst/red_reg[0]/C
                         clock pessimism             -0.429     1.532    
    SLICE_X53Y59         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.588    tpg_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.079ns (44.633%)  route 0.098ns (55.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.757     1.433    tpg_inst/CLK
    SLICE_X53Y60         FDCE                                         r  tpg_inst/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.481 r  tpg_inst/h_cnt_reg[0]/Q
                         net (fo=16, routed)          0.082     1.563    tpg_inst/Q[0]
    SLICE_X53Y59         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.594 r  tpg_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.016     1.610    tpg_inst/green[0]_i_1_n_0
    SLICE_X53Y59         FDCE                                         r  tpg_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.871     1.961    tpg_inst/CLK
    SLICE_X53Y59         FDCE                                         r  tpg_inst/green_reg[0]/C
                         clock pessimism             -0.429     1.532    
    SLICE_X53Y59         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.588    tpg_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_red/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.142ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.705     1.381    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X52Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.430 r  uihdmitx_inst/Inst_TMDSEncoder_red/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.078     1.508    uihdmitx_inst/Inst_TMDSEncoder_red/n1_d[3]
    SLICE_X50Y59         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     1.539 r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.016     1.555    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d[1]_i_1_n_0
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.858     1.948    uihdmitx_inst/Inst_TMDSEncoder_red/q_out_d_reg[9]_1
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism             -0.477     1.471    
    SLICE_X50Y59         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.527    uihdmitx_inst/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.049ns (20.851%)  route 0.186ns (79.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.705ns (routing 0.127ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.705     1.381    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X51Y56         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.430 r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[8]/Q
                         net (fo=2, routed)           0.186     1.616    uihdmitx_inst/Inst_d0_serializer_10_1/D[8]
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.863     1.953    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/C
                         clock pessimism             -0.429     1.524    
    SLICE_X49Y62         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.580    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 vtc_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.064ns (38.323%)  route 0.103ns (61.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.747ns (routing 0.127ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.142ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.747     1.423    vtc_inst/vtc_clk_i
    SLICE_X53Y68         FDCE                                         r  vtc_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.471 r  vtc_inst/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.087     1.558    vtc_inst/h_cnt_reg_n_0_[4]
    SLICE_X52Y68         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016     1.574 r  vtc_inst/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.590    vtc_inst/h_cnt[5]
    SLICE_X52Y68         FDCE                                         r  vtc_inst/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.884     1.974    vtc_inst/vtc_clk_i
    SLICE_X52Y68         FDCE                                         r  vtc_inst/h_cnt_reg[5]/C
                         clock pessimism             -0.481     1.493    
    SLICE_X52Y68         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.549    vtc_inst/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tpg_inst/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tpg_inst/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.282%)  route 0.095ns (48.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.142ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.757     1.433    tpg_inst/CLK
    SLICE_X53Y60         FDCE                                         r  tpg_inst/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.481 r  tpg_inst/h_cnt_reg[0]/Q
                         net (fo=16, routed)          0.081     1.562    tpg_inst/Q[0]
    SLICE_X53Y59         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.614 r  tpg_inst/h_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.014     1.628    tpg_inst/p_0_in[4]
    SLICE_X53Y59         FDCE                                         r  tpg_inst/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.869     1.959    tpg_inst/CLK
    SLICE_X53Y59         FDCE                                         r  tpg_inst/h_cnt_reg[4]/C
                         clock pessimism             -0.429     1.530    
    SLICE_X53Y59         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.586    tpg_inst/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tpg_inst/green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Net Delay (Source):      0.722ns (routing 0.127ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.142ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.722     1.398    tpg_inst/CLK
    SLICE_X54Y58         FDCE                                         r  tpg_inst/green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.447 r  tpg_inst/green_reg[4]/Q
                         net (fo=6, routed)           0.099     1.546    uihdmitx_inst/Inst_TMDSEncoder_green/tpg_data_o[4]
    SLICE_X54Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.867     1.957    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[4]/C
                         clock pessimism             -0.509     1.447    
    SLICE_X54Y59         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.502    uihdmitx_inst/Inst_TMDSEncoder_green/d_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.744ns (routing 0.127ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.142ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.744     1.420    uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[9]_1
    SLICE_X50Y63         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.468 r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[7]/Q
                         net (fo=2, routed)           0.103     1.571    uihdmitx_inst/Inst_d0_serializer_10_1/D[7]
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.862     1.952    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X49Y63         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.527    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tpg_inst/green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Net Delay (Source):      0.722ns (routing 0.127ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.142ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.722     1.398    tpg_inst/CLK
    SLICE_X54Y58         FDCE                                         r  tpg_inst/green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.447 r  tpg_inst/green_reg[4]/Q
                         net (fo=6, routed)           0.074     1.521    uihdmitx_inst/Inst_TMDSEncoder_green/tpg_data_o[4]
    SLICE_X54Y59         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.536 r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.016     1.552    uihdmitx_inst/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X54Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.870     1.960    uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[9]_1
    SLICE_X54Y59         FDRE                                         r  uihdmitx_inst/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism             -0.509     1.450    
    SLICE_X54Y59         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.506    uihdmitx_inst/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vtc_inst/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/vtc_de_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      0.734ns (routing 0.127ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.142ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.734     1.410    vtc_inst/vtc_clk_i
    SLICE_X51Y67         FDCE                                         r  vtc_inst/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.458 f  vtc_inst/v_cnt_reg[10]/Q
                         net (fo=4, routed)           0.075     1.533    vtc_inst/v_cnt_reg_n_0_[10]
    SLICE_X51Y65         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     1.548 r  vtc_inst/vtc_de_o_i_1/O
                         net (fo=1, routed)           0.014     1.562    vtc_inst/vtc_de
    SLICE_X51Y65         FDCE                                         r  vtc_inst/vtc_de_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.059    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.090 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.883     1.973    vtc_inst/vtc_clk_i
    SLICE_X51Y65         FDCE                                         r  vtc_inst/vtc_de_o_reg/C
                         clock pessimism             -0.513     1.460    
    SLICE_X51Y65         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.516    vtc_inst/vtc_de_o_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         15.385      14.006     BUFGCE_X1Y2      instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         15.385      14.314     MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         15.385      14.835     SLICE_X53Y60     tpg_inst/color_bar_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X53Y62     tpg_inst/display_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X50Y60     uihdmitx_inst/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X51Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X51Y63     uihdmitx_inst/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         7.692       7.417      SLICE_X49Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X49Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X49Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X54Y56     uihdmitx_inst/Inst_TMDSEncoder_green/n0_q_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X52Y56     uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         7.692       7.417      SLICE_X52Y56     uihdmitx_inst/Inst_TMDSEncoder_green/q_out_d_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X52Y63     tpg_inst/display_mode_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X54Y60     tpg_inst/h_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X50Y59     uihdmitx_inst/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X50Y60     uihdmitx_inst/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X49Y60     uihdmitx_inst/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X50Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         7.692       7.417      SLICE_X51Y61     uihdmitx_inst/Inst_TMDSEncoder_blue/d_d_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y4      instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.580ns  (logic 0.117ns (7.405%)  route 1.463ns (92.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 20.812 - 18.462 ) 
    Source Clock Delay      (SCD):    2.865ns = ( 18.249 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.718ns (routing 0.335ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.309ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.718    18.249    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    18.366 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[1]/Q
                         net (fo=1, routed)           1.463    19.829    uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg_n_0_[1]
    SLICE_X52Y53         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.499    20.812    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X52Y53         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[1]/C
                         clock pessimism              0.256    21.068    
                         clock uncertainty           -0.198    20.870    
    SLICE_X52Y53         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    20.930    uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -19.829    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.527ns  (logic 0.117ns (7.662%)  route 1.410ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 20.843 - 18.462 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 18.274 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.743ns (routing 0.335ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.309ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.743    18.274    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    18.391 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[8]/Q
                         net (fo=1, routed)           1.410    19.801    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[8]
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.530    20.843    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]/C
                         clock pessimism              0.256    21.099    
                         clock uncertainty           -0.198    20.901    
    SLICE_X49Y62         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    20.959    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[8]
  -------------------------------------------------------------------
                         required time                         20.959    
                         arrival time                         -19.801    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.527ns  (logic 0.117ns (7.662%)  route 1.410ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 20.843 - 18.462 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 18.273 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.309ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.742    18.273    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    18.390 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[4]/Q
                         net (fo=1, routed)           1.410    19.800    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[4]
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.530    20.843    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]/C
                         clock pessimism              0.256    21.099    
                         clock uncertainty           -0.198    20.901    
    SLICE_X49Y63         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    20.959    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.959    
                         arrival time                         -19.800    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.473ns  (logic 0.114ns (7.739%)  route 1.359ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 20.848 - 18.462 ) 
    Source Clock Delay      (SCD):    2.905ns = ( 18.289 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.758ns (routing 0.335ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.309ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.758    18.289    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    18.403 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[2]/Q
                         net (fo=1, routed)           1.359    19.762    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[2]
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.535    20.848    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y62         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[2]/C
                         clock pessimism              0.256    21.104    
                         clock uncertainty           -0.198    20.906    
    SLICE_X50Y62         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    20.967    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.967    
                         arrival time                         -19.762    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 20.849 - 18.462 ) 
    Source Clock Delay      (SCD):    2.927ns = ( 18.311 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.780    18.311    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    18.425 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[1]/Q
                         net (fo=1, routed)           1.331    19.756    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg_n_0_[1]
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.536    20.849    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[1]/C
                         clock pessimism              0.256    21.105    
                         clock uncertainty           -0.198    20.907    
    SLICE_X50Y65         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    20.969    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.969    
                         arrival time                         -19.756    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.472ns  (logic 0.114ns (7.745%)  route 1.358ns (92.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 20.799 - 18.462 ) 
    Source Clock Delay      (SCD):    2.848ns = ( 18.232 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.701ns (routing 0.335ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.309ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.701    18.232    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    18.346 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[3]/Q
                         net (fo=1, routed)           1.358    19.704    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[3]
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.486    20.799    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]/C
                         clock pessimism              0.256    21.055    
                         clock uncertainty           -0.198    20.857    
    SLICE_X49Y54         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    20.917    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.449ns  (logic 0.114ns (7.867%)  route 1.335ns (92.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 20.807 - 18.462 ) 
    Source Clock Delay      (SCD):    2.855ns = ( 18.239 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.708ns (routing 0.335ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.309ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.708    18.239    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    18.353 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[6]/Q
                         net (fo=1, routed)           1.335    19.688    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[6]
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.494    20.807    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[6]/C
                         clock pessimism              0.256    21.063    
                         clock uncertainty           -0.198    20.865    
    SLICE_X50Y53         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    20.926    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.926    
                         arrival time                         -19.688    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.452ns  (logic 0.114ns (7.851%)  route 1.338ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 20.818 - 18.462 ) 
    Source Clock Delay      (SCD):    2.858ns = ( 18.242 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.711ns (routing 0.335ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.309ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.711    18.242    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    18.356 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[2]/Q
                         net (fo=1, routed)           1.338    19.694    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[2]
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.505    20.818    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y55         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[2]/C
                         clock pessimism              0.256    21.074    
                         clock uncertainty           -0.198    20.876    
    SLICE_X50Y55         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    20.936    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                         -19.694    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.410ns  (logic 0.117ns (8.298%)  route 1.293ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 20.849 - 18.462 ) 
    Source Clock Delay      (SCD):    2.927ns = ( 18.311 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.309ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.780    18.311    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    18.428 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[1]/Q
                         net (fo=1, routed)           1.293    19.721    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[1]
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.536    20.849    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X50Y65         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[1]/C
                         clock pessimism              0.256    21.105    
                         clock uncertainty           -0.198    20.907    
    SLICE_X50Y65         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    20.966    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -19.721    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.430ns  (logic 0.114ns (7.972%)  route 1.316ns (92.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 20.799 - 18.462 ) 
    Source Clock Delay      (SCD):    2.848ns = ( 18.232 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.701ns (routing 0.335ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.309ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    17.226    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.309 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010    18.319    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.274    16.045 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.448    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.531 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         1.701    18.232    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    18.346 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[5]/Q
                         net (fo=1, routed)           1.316    19.662    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[5]
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    19.891    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.966 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.923    20.889    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.023    18.866 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    19.238    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.313 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         1.486    20.799    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]/C
                         clock pessimism              0.256    21.055    
                         clock uncertainty           -0.198    20.857    
    SLICE_X49Y54         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    20.918    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.918    
                         arrival time                         -19.662    
  -------------------------------------------------------------------
                         slack                                  1.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.049ns (11.187%)  route 0.389ns (88.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.142ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704     1.380    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.429 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]/Q
                         net (fo=1, routed)           0.389     1.818    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[9]
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.830     1.921    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]/C
                         clock pessimism             -0.368     1.553    
                         clock uncertainty            0.198     1.751    
    SLICE_X51Y55         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.806    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.049ns (11.187%)  route 0.389ns (88.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.693ns (routing 0.127ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.142ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.693     1.369    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.418 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[3]/Q
                         net (fo=1, routed)           0.389     1.807    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg_n_0_[3]
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.809     1.900    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X49Y54         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[3]/C
                         clock pessimism             -0.368     1.532    
                         clock uncertainty            0.198     1.730    
    SLICE_X49Y54         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.786    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.048ns (10.884%)  route 0.393ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.142ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704     1.380    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.428 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[4]/Q
                         net (fo=1, routed)           0.393     1.821    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[4]
    SLICE_X52Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.820     1.911    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X52Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[4]/C
                         clock pessimism             -0.368     1.543    
                         clock uncertainty            0.198     1.741    
    SLICE_X52Y55         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.797    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.048ns (10.860%)  route 0.394ns (89.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.142ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704     1.380    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.428 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[3]/Q
                         net (fo=1, routed)           0.394     1.822    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[3]
    SLICE_X52Y53         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.820     1.911    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X52Y53         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[3]/C
                         clock pessimism             -0.368     1.543    
                         clock uncertainty            0.198     1.741    
    SLICE_X52Y53         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.797    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.048ns (10.934%)  route 0.391ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.142ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704     1.380    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.428 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg[4]/Q
                         net (fo=1, routed)           0.391     1.819    uihdmitx_inst/Inst_d1_serializer_10_1/data_1_reg_n_0_[4]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.816     1.907    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[4]/C
                         clock pessimism             -0.368     1.539    
                         clock uncertainty            0.198     1.737    
    SLICE_X50Y56         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.792    uihdmitx_inst/Inst_d1_serializer_10_1/data_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.048ns (10.667%)  route 0.402ns (89.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.142ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.707     1.383    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.431 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[7]/Q
                         net (fo=1, routed)           0.402     1.833    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[7]
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.830     1.921    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y55         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]/C
                         clock pessimism             -0.368     1.553    
                         clock uncertainty            0.198     1.751    
    SLICE_X51Y55         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.806    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.049ns (11.011%)  route 0.396ns (88.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.704ns (routing 0.127ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.142ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.704     1.380    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.429 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[5]/Q
                         net (fo=1, routed)           0.396     1.825    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[5]
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.820     1.911    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X52Y54         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[5]/C
                         clock pessimism             -0.368     1.543    
                         clock uncertainty            0.198     1.741    
    SLICE_X52Y54         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.797    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.048ns (10.909%)  route 0.392ns (89.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.142ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.707     1.383    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[9]_0
    SLICE_X52Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.431 r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg[2]/Q
                         net (fo=1, routed)           0.392     1.823    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_reg_n_0_[2]
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.816     1.907    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X50Y56         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[2]/C
                         clock pessimism             -0.368     1.539    
                         clock uncertainty            0.198     1.737    
    SLICE_X50Y56         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.793    uihdmitx_inst/Inst_d1_serializer_10_1/data_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.048ns (10.435%)  route 0.412ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.725ns (routing 0.127ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.725     1.401    uihdmitx_inst/Inst_d0_serializer_10_1/data_2_reg[9]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.449 r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg[3]/Q
                         net (fo=1, routed)           0.412     1.861    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_reg_n_0_[3]
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.852     1.943    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]/C
                         clock pessimism             -0.368     1.575    
                         clock uncertainty            0.198     1.773    
    SLICE_X49Y64         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.829    uihdmitx_inst/Inst_d0_serializer_10_1/data_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.048ns (10.503%)  route 0.409ns (89.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.697ns (routing 0.127ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.142ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.987    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.404     1.418    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.935     0.483 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.649    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.676 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=266, routed)         0.697     1.373    uihdmitx_inst/Inst_d2_serializer_10_1/data_2_reg[9]_0
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.421 r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg[1]/Q
                         net (fo=1, routed)           0.409     1.830    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_reg_n_0_[1]
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    clk_i_IBUF_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.446    instance_name/inst/clk_in1
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.477 r  instance_name/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.457     1.934    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.083     0.851 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.060    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.091 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=156, routed)         0.818     1.909    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X50Y53         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[1]/C
                         clock pessimism             -0.368     1.541    
                         clock uncertainty            0.198     1.739    
    SLICE_X50Y53         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.795    uihdmitx_inst/Inst_d2_serializer_10_1/data_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.035    





