Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 14:41:55 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.016        0.000                      0                   69        0.232        0.000                      0                   69        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               6.016        0.000                      0                   35        0.232        0.000                      0                   35        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    7.528        0.000                      0                   34        0.430        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 2.287ns (58.063%)  route 1.652ns (41.937%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 r  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.699     6.351    nolabel_line312/j[4]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.851 r  nolabel_line312/j0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    nolabel_line312/j0_carry_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  nolabel_line312/j0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    nolabel_line312/j0_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.085 r  nolabel_line312/j0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.085    nolabel_line312/j0_carry__1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.202 r  nolabel_line312/j0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.211    nolabel_line312/j0_carry__2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  nolabel_line312/j0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.328    nolabel_line312/j0_carry__3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  nolabel_line312/j0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.445    nolabel_line312/j0_carry__4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.562 r  nolabel_line312/j0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.562    nolabel_line312/j0_carry__5_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.885 r  nolabel_line312/j0_carry__6/O[1]
                         net (fo=1, routed)           0.944     8.829    nolabel_line312/data0[30]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.306     9.135 r  nolabel_line312/j[30]_i_1/O
                         net (fo=1, routed)           0.000     9.135    nolabel_line312/j_0[30]
    SLICE_X1Y77          FDCE                                         r  nolabel_line312/j_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  nolabel_line312/j_reg[30]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.029    15.151    nolabel_line312/j_reg[30]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.577%)  route 3.009ns (78.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.786     8.909    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.124     9.033 r  nolabel_line312/j[26]_i_1/O
                         net (fo=1, routed)           0.000     9.033    nolabel_line312/j_0[26]
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[26]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y77          FDCE (Setup_fdce_C_D)        0.029    15.151    nolabel_line312/j_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.568%)  route 3.011ns (78.432%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.192    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.456     5.648 f  nolabel_line312/j_reg[21]/Q
                         net (fo=2, routed)           0.823     6.471    nolabel_line312/j[21]
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.124     6.595 r  nolabel_line312/j[31]_i_6/O
                         net (fo=1, routed)           0.403     6.998    nolabel_line312/j[31]_i_6_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.122 r  nolabel_line312/j[31]_i_2/O
                         net (fo=32, routed)          1.785     8.907    nolabel_line312/j[31]_i_2_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.124     9.031 r  nolabel_line312/j[2]_i_1/O
                         net (fo=1, routed)           0.000     9.031    nolabel_line312/j_0[2]
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)        0.029    15.151    nolabel_line312/j_reg[2]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.828ns (21.717%)  route 2.985ns (78.283%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.762     8.885    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.124     9.009 r  nolabel_line312/j[23]_i_1/O
                         net (fo=1, routed)           0.000     9.009    nolabel_line312/j_0[23]
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494    14.898    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[23]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.031    15.152    nolabel_line312/j_reg[23]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.733%)  route 2.982ns (78.267%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.192    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.456     5.648 f  nolabel_line312/j_reg[21]/Q
                         net (fo=2, routed)           0.823     6.471    nolabel_line312/j[21]
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.124     6.595 r  nolabel_line312/j[31]_i_6/O
                         net (fo=1, routed)           0.403     6.998    nolabel_line312/j[31]_i_6_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.122 r  nolabel_line312/j[31]_i_2/O
                         net (fo=32, routed)          1.756     8.878    nolabel_line312/j[31]_i_2_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I0_O)        0.124     9.002 r  nolabel_line312/i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.002    nolabel_line312/i[0]_i_1_n_0
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.497    14.901    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y71          FDCE (Setup_fdce_C_D)        0.029    15.153    nolabel_line312/i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.828ns (22.423%)  route 2.865ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.642     8.765    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I2_O)        0.124     8.889 r  nolabel_line312/j[19]_i_1/O
                         net (fo=1, routed)           0.000     8.889    nolabel_line312/j_0[19]
    SLICE_X3Y75          FDCE                                         r  nolabel_line312/j_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492    14.896    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  nolabel_line312/j_reg[19]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y75          FDCE (Setup_fdce_C_D)        0.031    15.150    nolabel_line312/j_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.828ns (22.456%)  route 2.859ns (77.544%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.636     8.759    nolabel_line312/j[31]_i_4_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.883 r  nolabel_line312/j[31]_i_1/O
                         net (fo=1, routed)           0.000     8.883    nolabel_line312/j_0[31]
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[31]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.032    15.152    nolabel_line312/j_reg[31]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.464%)  route 2.858ns (77.536%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.635     8.758    nolabel_line312/j[31]_i_4_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.882 r  nolabel_line312/j[29]_i_1/O
                         net (fo=1, routed)           0.000     8.882    nolabel_line312/j_0[29]
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[29]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.031    15.151    nolabel_line312/j_reg[29]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.631     8.755    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.879 r  nolabel_line312/j[22]_i_1/O
                         net (fo=1, routed)           0.000     8.879    nolabel_line312/j_0[22]
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494    14.898    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[22]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.031    15.152    nolabel_line312/j_reg[22]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 nolabel_line312/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.828ns (22.515%)  route 2.850ns (77.485%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.612     5.196    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.652 f  nolabel_line312/j_reg[4]/Q
                         net (fo=2, routed)           0.820     6.472    nolabel_line312/j[4]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  nolabel_line312/j[31]_i_8/O
                         net (fo=1, routed)           0.403     6.999    nolabel_line312/j[31]_i_8_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          1.626     8.750    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.874 r  nolabel_line312/j[21]_i_1/O
                         net (fo=1, routed)           0.000     8.874    nolabel_line312/j_0[21]
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494    14.898    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line312/j_reg[21]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.029    15.150    nolabel_line312/j_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line312/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/o_led_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.668 f  nolabel_line312/i_reg[0]/Q
                         net (fo=2, routed)           0.156     1.824    nolabel_line312/i_reg_n_0_[0]
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.042     1.866 r  nolabel_line312/o_led_i_1/O
                         net (fo=1, routed)           0.000     1.866    nolabel_line312/o_led_i_1_n_0
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/o_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/o_led_reg/C
                         clock pessimism             -0.515     1.527    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.107     1.634    nolabel_line312/o_led_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line312/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.668 r  nolabel_line312/i_reg[0]/Q
                         net (fo=2, routed)           0.156     1.824    nolabel_line312/i_reg_n_0_[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  nolabel_line312/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    nolabel_line312/i[0]_i_1_n_0
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  nolabel_line312/i_reg[0]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.091     1.618    nolabel_line312/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 SYS_RST/rst_state0_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_RST/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.366%)  route 0.223ns (57.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/rst_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 r  SYS_RST/rst_state0_reg/Q
                         net (fo=1, routed)           0.223     1.914    SYS_RST/rst_state0
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.040    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
                         clock pessimism             -0.514     1.527    
    SLICE_X2Y72          FDPE (Hold_fdpe_C_D)         0.089     1.616    SYS_RST/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.525    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.666 f  nolabel_line312/j_reg[0]/Q
                         net (fo=3, routed)           0.237     1.903    nolabel_line312/j[0]
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  nolabel_line312/j[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    nolabel_line312/j_0[0]
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.039    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[0]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.092     1.617    nolabel_line312/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.273%)  route 0.291ns (55.727%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.525    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.666 f  nolabel_line312/j_reg[2]/Q
                         net (fo=2, routed)           0.173     1.839    nolabel_line312/j[2]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          0.118     2.002    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.045     2.047 r  nolabel_line312/j[4]_i_1/O
                         net (fo=1, routed)           0.000     2.047    nolabel_line312/j_0[4]
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.092     1.654    nolabel_line312/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.533%)  route 0.312ns (57.467%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.523    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  nolabel_line312/j_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  nolabel_line312/j_reg[24]/Q
                         net (fo=2, routed)           0.226     1.890    nolabel_line312/j[24]
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.935 r  nolabel_line312/j[31]_i_3/O
                         net (fo=32, routed)          0.086     2.021    nolabel_line312/j[31]_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  nolabel_line312/j[27]_i_1/O
                         net (fo=1, routed)           0.000     2.066    nolabel_line312/j_0[27]
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.040    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[27]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.092     1.653    nolabel_line312/j_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.455%)  route 0.313ns (57.545%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.523    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  nolabel_line312/j_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  nolabel_line312/j_reg[24]/Q
                         net (fo=2, routed)           0.226     1.890    nolabel_line312/j[24]
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.935 r  nolabel_line312/j[31]_i_3/O
                         net (fo=32, routed)          0.087     2.022    nolabel_line312/j[31]_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.045     2.067 r  nolabel_line312/j[26]_i_1/O
                         net (fo=1, routed)           0.000     2.067    nolabel_line312/j_0[26]
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.040    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[26]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.091     1.652    nolabel_line312/j_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.777%)  route 0.365ns (61.223%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.525    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.666 f  nolabel_line312/j_reg[2]/Q
                         net (fo=2, routed)           0.173     1.839    nolabel_line312/j[2]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          0.192     2.076    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.045     2.121 r  nolabel_line312/j[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    nolabel_line312/j_0[1]
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[1]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.091     1.653    nolabel_line312/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.712%)  route 0.366ns (61.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.525    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.666 f  nolabel_line312/j_reg[2]/Q
                         net (fo=2, routed)           0.173     1.839    nolabel_line312/j[2]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  nolabel_line312/j[31]_i_4/O
                         net (fo=32, routed)          0.193     2.077    nolabel_line312/j[31]_i_4_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.045     2.122 r  nolabel_line312/j[3]_i_1/O
                         net (fo=1, routed)           0.000     2.122    nolabel_line312/j_0[3]
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[3]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.092     1.654    nolabel_line312/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line312/j_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.460%)  route 0.370ns (61.540%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.525    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  nolabel_line312/j_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.666 f  nolabel_line312/j_reg[8]/Q
                         net (fo=2, routed)           0.229     1.895    nolabel_line312/j[8]
    SLICE_X3Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.940 r  nolabel_line312/j[31]_i_5/O
                         net (fo=32, routed)          0.141     2.080    nolabel_line312/j[31]_i_5_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I3_O)        0.045     2.125 r  nolabel_line312/j[10]_i_1/O
                         net (fo=1, routed)           0.000     2.125    nolabel_line312/j_0[10]
    SLICE_X3Y73          FDCE                                         r  nolabel_line312/j_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     2.038    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  nolabel_line312/j_reg[10]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.092     1.651    nolabel_line312/j_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72    SYS_RST/o_rst_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72    SYS_RST/rst_state0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    nolabel_line312/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y71    nolabel_line312/j_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73    nolabel_line312/j_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73    nolabel_line312/j_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    nolabel_line312/j_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    nolabel_line312/j_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74    nolabel_line312/j_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71    nolabel_line312/j_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73    nolabel_line312/j_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73    nolabel_line312/j_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    nolabel_line312/j_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    nolabel_line312/j_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    nolabel_line312/j_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71    nolabel_line312/j_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73    nolabel_line312/j_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    SYS_RST/o_rst_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    SYS_RST/rst_state0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line312/j_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line312/j_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line312/j_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    nolabel_line312/j_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    nolabel_line312/j_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    nolabel_line312/j_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    nolabel_line312/j_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    nolabel_line312/j_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    nolabel_line312/j_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77    nolabel_line312/j_reg[29]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[30]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.518ns (25.956%)  route 1.478ns (74.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.478     7.189    nolabel_line312/o_rst
    SLICE_X1Y77          FDCE                                         f  nolabel_line312/j_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  nolabel_line312/j_reg[30]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X1Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.717    nolabel_line312/j_reg[30]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[25]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.518ns (28.554%)  route 1.296ns (71.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.296     7.007    nolabel_line312/o_rst
    SLICE_X4Y77          FDCE                                         f  nolabel_line312/j_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[25]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.715    nolabel_line312/j_reg[25]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[28]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.518ns (28.554%)  route 1.296ns (71.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.296     7.007    nolabel_line312/o_rst
    SLICE_X4Y77          FDCE                                         f  nolabel_line312/j_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[28]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.715    nolabel_line312/j_reg[28]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[29]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.518ns (28.554%)  route 1.296ns (71.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.296     7.007    nolabel_line312/o_rst
    SLICE_X4Y77          FDCE                                         f  nolabel_line312/j_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[29]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.715    nolabel_line312/j_reg[29]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[31]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.518ns (28.554%)  route 1.296ns (71.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.296     7.007    nolabel_line312/o_rst
    SLICE_X4Y77          FDCE                                         f  nolabel_line312/j_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.897    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  nolabel_line312/j_reg[31]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.715    nolabel_line312/j_reg[31]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[26]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.518ns (30.503%)  route 1.180ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.180     6.891    nolabel_line312/o_rst
    SLICE_X3Y77          FDCE                                         f  nolabel_line312/j_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[26]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.717    nolabel_line312/j_reg[26]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[27]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.518ns (30.503%)  route 1.180ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.180     6.891    nolabel_line312/o_rst
    SLICE_X3Y77          FDCE                                         f  nolabel_line312/j_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    14.899    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line312/j_reg[27]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.717    nolabel_line312/j_reg[27]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[24]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.518ns (30.976%)  route 1.154ns (69.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.154     6.865    nolabel_line312/o_rst
    SLICE_X4Y76          FDCE                                         f  nolabel_line312/j_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492    14.896    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  nolabel_line312/j_reg[24]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X4Y76          FDCE (Recov_fdce_C_CLR)     -0.405    14.714    nolabel_line312/j_reg[24]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[12]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.518ns (32.863%)  route 1.058ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.058     6.769    nolabel_line312/o_rst
    SLICE_X3Y74          FDCE                                         f  nolabel_line312/j_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492    14.896    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  nolabel_line312/j_reg[12]/C
                         clock pessimism              0.272    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X3Y74          FDCE (Recov_fdce_C_CLR)     -0.405    14.728    nolabel_line312/j_reg[12]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[13]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.518ns (32.863%)  route 1.058ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.193    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.518     5.711 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          1.058     6.769    nolabel_line312/o_rst
    SLICE_X3Y74          FDCE                                         f  nolabel_line312/j_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492    14.896    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  nolabel_line312/j_reg[13]/C
                         clock pessimism              0.272    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X3Y74          FDCE (Recov_fdce_C_CLR)     -0.405    14.728    nolabel_line312/j_reg[13]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  7.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[8]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.295%)  route 0.206ns (55.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.206     1.897    nolabel_line312/o_rst
    SLICE_X4Y72          FDCE                                         f  nolabel_line312/j_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     2.038    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  nolabel_line312/j_reg[8]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X4Y72          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    nolabel_line312/j_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.871%)  route 0.269ns (62.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.269     1.960    nolabel_line312/o_rst
    SLICE_X4Y71          FDCE                                         f  nolabel_line312/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.039    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[0]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    nolabel_line312/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.871%)  route 0.269ns (62.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.269     1.960    nolabel_line312/o_rst
    SLICE_X4Y71          FDCE                                         f  nolabel_line312/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.039    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  nolabel_line312/j_reg[2]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    nolabel_line312/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[10]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.443%)  route 0.299ns (64.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.299     1.990    nolabel_line312/o_rst
    SLICE_X3Y73          FDCE                                         f  nolabel_line312/j_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     2.038    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  nolabel_line312/j_reg[10]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    nolabel_line312/j_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[11]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.443%)  route 0.299ns (64.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.299     1.990    nolabel_line312/o_rst
    SLICE_X3Y73          FDCE                                         f  nolabel_line312/j_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     2.038    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  nolabel_line312/j_reg[11]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    nolabel_line312/j_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[9]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.443%)  route 0.299ns (64.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.299     1.990    nolabel_line312/o_rst
    SLICE_X3Y73          FDCE                                         f  nolabel_line312/j_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.848     2.038    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  nolabel_line312/j_reg[9]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    nolabel_line312/j_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.770%)  route 0.322ns (66.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.322     2.012    nolabel_line312/o_rst
    SLICE_X3Y71          FDCE                                         f  nolabel_line312/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.449    nolabel_line312/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.770%)  route 0.322ns (66.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.322     2.012    nolabel_line312/o_rst
    SLICE_X3Y71          FDCE                                         f  nolabel_line312/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.449    nolabel_line312/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.770%)  route 0.322ns (66.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.322     2.012    nolabel_line312/o_rst
    SLICE_X3Y71          FDCE                                         f  nolabel_line312/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     2.041    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  nolabel_line312/j_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.449    nolabel_line312/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line312/j_reg[14]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.436%)  route 0.358ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.527    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.691 f  SYS_RST/o_rst_reg/Q
                         net (fo=34, routed)          0.358     2.048    nolabel_line312/o_rst
    SLICE_X4Y74          FDCE                                         f  nolabel_line312/j_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     2.035    nolabel_line312/i_clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  nolabel_line312/j_reg[14]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X4Y74          FDCE (Remov_fdce_C_CLR)     -0.092     1.464    nolabel_line312/j_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.585    





