// Seed: 2786019343
module module_0 #(
    parameter id_4 = 32'd99
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_4 = 1;
  logic id_5;
  assign module_1.id_3 = 0;
  defparam id_4.id_4 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd96
) (
    input tri id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    inout tri1 id_5,
    output supply0 id_6,
    input tri _id_7,
    input tri1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire [id_7 : -1] id_11;
endmodule
