#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ce5dbd3240 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x55ce5dbef330_0 .var "D", 0 0;
v0x55ce5dbef410_0 .net "Q", 3 0, L_0x55ce5dbef6d0;  1 drivers
v0x55ce5dbef4d0_0 .var "clk", 0 0;
v0x55ce5dbef570_0 .var "reset", 0 0;
v0x55ce5dbef610_0 .var "set", 0 0;
S_0x55ce5dbd33c0 .scope module, "val" "reg4" 2 7, 3 1 0, S_0x55ce5dbd3240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "set"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 4 "Q"
L_0x55ce5dbef6d0 .functor BUFZ 4, L_0x55ce5dbefa70, C4<0000>, C4<0000>, C4<0000>;
v0x55ce5dbeed60_0 .net "D", 0 0, v0x55ce5dbef330_0;  1 drivers
v0x55ce5dbeee40_0 .net "Q", 3 0, L_0x55ce5dbef6d0;  alias, 1 drivers
v0x55ce5dbeef00_0 .net "clk", 0 0, v0x55ce5dbef4d0_0;  1 drivers
v0x55ce5dbeefa0_0 .net "reset", 0 0, v0x55ce5dbef570_0;  1 drivers
v0x55ce5dbef060_0 .net "set", 0 0, v0x55ce5dbef610_0;  1 drivers
v0x55ce5dbef1b0_0 .net "tmp", 3 0, L_0x55ce5dbefa70;  1 drivers
L_0x55ce5dbef7b0 .part L_0x55ce5dbefa70, 3, 1;
L_0x55ce5dbef8a0 .part L_0x55ce5dbefa70, 2, 1;
L_0x55ce5dbef940 .part L_0x55ce5dbefa70, 1, 1;
L_0x55ce5dbefa70 .concat8 [ 1 1 1 1], v0x55ce5dbc2200_0, v0x55ce5dbc48a0_0, v0x55ce5dbee110_0, v0x55ce5dbee970_0;
S_0x55ce5db9b030 .scope module, "p0" "reg1" 3 12, 4 1 0, S_0x55ce5dbd33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "set"
    .port_info 4 /OUTPUT 1 "Q"
v0x55ce5dbc15a0_0 .net "D", 0 0, L_0x55ce5dbef940;  1 drivers
v0x55ce5dbc2200_0 .var "Q", 0 0;
v0x55ce5dbc3120_0 .net "clk", 0 0, v0x55ce5dbef4d0_0;  alias, 1 drivers
v0x55ce5dbc1af0_0 .net "reset", 0 0, v0x55ce5dbef570_0;  alias, 1 drivers
v0x55ce5dbc2a60_0 .net "set", 0 0, v0x55ce5dbef610_0;  alias, 1 drivers
E_0x55ce5dbd70e0 .event posedge, v0x55ce5dbc3120_0;
S_0x55ce5dbed7b0 .scope module, "p1" "reg1" 3 11, 4 1 0, S_0x55ce5dbd33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "set"
    .port_info 4 /OUTPUT 1 "Q"
v0x55ce5dbc3980_0 .net "D", 0 0, L_0x55ce5dbef8a0;  1 drivers
v0x55ce5dbc48a0_0 .var "Q", 0 0;
v0x55ce5dbedaa0_0 .net "clk", 0 0, v0x55ce5dbef4d0_0;  alias, 1 drivers
v0x55ce5dbedb40_0 .net "reset", 0 0, v0x55ce5dbef570_0;  alias, 1 drivers
v0x55ce5dbedc10_0 .net "set", 0 0, v0x55ce5dbef610_0;  alias, 1 drivers
S_0x55ce5dbeddb0 .scope module, "p2" "reg1" 3 10, 4 1 0, S_0x55ce5dbd33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "set"
    .port_info 4 /OUTPUT 1 "Q"
v0x55ce5dbee030_0 .net "D", 0 0, L_0x55ce5dbef7b0;  1 drivers
v0x55ce5dbee110_0 .var "Q", 0 0;
v0x55ce5dbee1f0_0 .net "clk", 0 0, v0x55ce5dbef4d0_0;  alias, 1 drivers
v0x55ce5dbee310_0 .net "reset", 0 0, v0x55ce5dbef570_0;  alias, 1 drivers
v0x55ce5dbee420_0 .net "set", 0 0, v0x55ce5dbef610_0;  alias, 1 drivers
S_0x55ce5dbee620 .scope module, "p3" "reg1" 3 9, 4 1 0, S_0x55ce5dbd33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "set"
    .port_info 4 /OUTPUT 1 "Q"
v0x55ce5dbee870_0 .net "D", 0 0, v0x55ce5dbef330_0;  alias, 1 drivers
v0x55ce5dbee970_0 .var "Q", 0 0;
v0x55ce5dbeea50_0 .net "clk", 0 0, v0x55ce5dbef4d0_0;  alias, 1 drivers
v0x55ce5dbeeaf0_0 .net "reset", 0 0, v0x55ce5dbef570_0;  alias, 1 drivers
v0x55ce5dbeebb0_0 .net "set", 0 0, v0x55ce5dbef610_0;  alias, 1 drivers
    .scope S_0x55ce5dbee620;
T_0 ;
    %wait E_0x55ce5dbd70e0;
    %load/vec4 v0x55ce5dbeeaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce5dbee970_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ce5dbeebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ce5dbee970_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ce5dbee870_0;
    %assign/vec4 v0x55ce5dbee970_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ce5dbeddb0;
T_1 ;
    %wait E_0x55ce5dbd70e0;
    %load/vec4 v0x55ce5dbee310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce5dbee110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ce5dbee420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ce5dbee110_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55ce5dbee030_0;
    %assign/vec4 v0x55ce5dbee110_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ce5dbed7b0;
T_2 ;
    %wait E_0x55ce5dbd70e0;
    %load/vec4 v0x55ce5dbedb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce5dbc48a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ce5dbedc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ce5dbc48a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55ce5dbc3980_0;
    %assign/vec4 v0x55ce5dbc48a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ce5db9b030;
T_3 ;
    %wait E_0x55ce5dbd70e0;
    %load/vec4 v0x55ce5dbc1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce5dbc2200_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ce5dbc2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ce5dbc2200_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ce5dbc15a0_0;
    %assign/vec4 v0x55ce5dbc2200_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ce5dbd3240;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x55ce5dbef4d0_0;
    %inv;
    %store/vec4 v0x55ce5dbef4d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ce5dbd3240;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce5dbef570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce5dbef610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce5dbef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce5dbef4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce5dbef570_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 21 "$display", "Q = %b", v0x55ce5dbef410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce5dbef330_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 24 "$display", "Q = %b", v0x55ce5dbef410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce5dbef330_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 27 "$display", "Q = %b", v0x55ce5dbef410_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce5dbef330_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 30 "$display", "Q = %b", v0x55ce5dbef410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce5dbef330_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 33 "$display", "Q = %b", v0x55ce5dbef410_0 {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "reg4.v";
    "reg1.v";
