[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12946       tick       3771241       1338532       1300813       3771241 
      2  12946       tick       7290075       2731670       2709663       7290075 
      3  12946       tick       7061123       2644991       2628504       7061123 
      4  12946       tick       7045037       2643314       2622019       7045037 
      5  12946       tick       7051521       2642265       2619215       7051521 
      6  12946       tick       7041730       2644950       2626824       7041730 
      7  12946       tick       7062736       2644578       2624188       7062736 
      8  12946       tick       7061485       2648235       2631840       7061485 
      9  12946       tick       7054182       2645803       2628060       7054182 
     10  12946       tick       7046326       2639740       2615283       7046326 
     11  12946       tick       7046995       2644646       2626420       7046995 
     12  12946       tick       7041450       2641901       2624307       7041450 
     13  12946       tick       7038702       2637981       2618572       7038702 
     14  12946       tick       7059208       2645224       2625579       7059208 
     15  12946       tick       7060833       2645814       2623894       7060833 
     16  12946       tick       7045875       2643939       2624943       7045875 
     17  12946       tick       7033572       2643039       2623548       7033572 
     18  12946       tick       7050203       2642261       2618641       7050203 
     19  12946       tick       7047775       2646801       2630329       7047775 
     20  12946       tick       6776132       2539933       2515075       6776132 
     21  12946       exit             0             0             0             0 
