#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086dbc0 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v00000000008cd8a0_0 .var "A_t", 0 0;
v00000000008ce5c0_0 .var "B_t", 0 0;
v00000000008ccae0_0 .var "C_in", 0 0;
v00000000008cd9e0_0 .net "C_out", 0 0, v000000000086d950_0;  1 drivers
v00000000008cdd00_0 .net "S", 0 0, v00000000008cdc60_0;  1 drivers
v00000000008ce700_0 .net "w1", 0 0, v000000000086d270_0;  1 drivers
v00000000008cd940_0 .net "w2", 0 0, v000000000086d310_0;  1 drivers
v00000000008cdda0_0 .net "w3", 0 0, v000000000086ceb0_0;  1 drivers
v00000000008ce660_0 .net "w4", 0 0, v000000000086cf50_0;  1 drivers
v00000000008ce340_0 .net "w5", 0 0, v000000000086cff0_0;  1 drivers
v00000000008ce840_0 .net "w6", 0 0, v000000000086d590_0;  1 drivers
v00000000008cccc0_0 .net "w7", 0 0, v000000000086d1d0_0;  1 drivers
S_0000000000bcd040 .scope module, "my_nand_1" "NANDgate" 2 21, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d630_0 .net "A", 0 0, v00000000008cd8a0_0;  1 drivers
v000000000086ccd0_0 .net "B", 0 0, v00000000008ce5c0_0;  1 drivers
v000000000086d270_0 .var "C", 0 0;
E_0000000000868a50 .event edge, v000000000086ccd0_0, v000000000086d630_0;
S_0000000000bcd1d0 .scope module, "my_nand_2" "NANDgate" 2 22, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d8b0_0 .net "A", 0 0, v00000000008cd8a0_0;  alias, 1 drivers
v000000000086d6d0_0 .net "B", 0 0, v000000000086d270_0;  alias, 1 drivers
v000000000086d310_0 .var "C", 0 0;
E_00000000008680d0 .event edge, v000000000086d270_0, v000000000086d630_0;
S_0000000000872b10 .scope module, "my_nand_3" "NANDgate" 2 23, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d3b0_0 .net "A", 0 0, v000000000086d270_0;  alias, 1 drivers
v000000000086cd70_0 .net "B", 0 0, v00000000008ce5c0_0;  alias, 1 drivers
v000000000086ceb0_0 .var "C", 0 0;
E_0000000000868c10 .event edge, v000000000086ccd0_0, v000000000086d270_0;
S_0000000000872ca0 .scope module, "my_nand_4" "NANDgate" 2 24, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086caf0_0 .net "A", 0 0, v000000000086d310_0;  alias, 1 drivers
v000000000086d770_0 .net "B", 0 0, v000000000086ceb0_0;  alias, 1 drivers
v000000000086cf50_0 .var "C", 0 0;
E_0000000000868c50 .event edge, v000000000086ceb0_0, v000000000086d310_0;
S_0000000000872e30 .scope module, "my_nand_5" "NANDgate" 2 25, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d130_0 .net "A", 0 0, v00000000008ccae0_0;  1 drivers
v000000000086ce10_0 .net "B", 0 0, v000000000086cf50_0;  alias, 1 drivers
v000000000086cff0_0 .var "C", 0 0;
E_0000000000868cd0 .event edge, v000000000086cf50_0, v000000000086d130_0;
S_0000000000872fc0 .scope module, "my_nand_6" "NANDgate" 2 26, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d450_0 .net "A", 0 0, v00000000008ccae0_0;  alias, 1 drivers
v000000000086cb90_0 .net "B", 0 0, v000000000086cff0_0;  alias, 1 drivers
v000000000086d590_0 .var "C", 0 0;
E_0000000000bc79f0 .event edge, v000000000086cff0_0, v000000000086d130_0;
S_0000000000873150 .scope module, "my_nand_7" "NANDgate" 2 27, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086cc30_0 .net "A", 0 0, v000000000086cff0_0;  alias, 1 drivers
v000000000086d090_0 .net "B", 0 0, v000000000086cf50_0;  alias, 1 drivers
v000000000086d1d0_0 .var "C", 0 0;
E_0000000000bc7630 .event edge, v000000000086cf50_0, v000000000086cff0_0;
S_00000000008732e0 .scope module, "my_nand_8" "NANDgate" 2 28, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086d4f0_0 .net "A", 0 0, v000000000086cff0_0;  alias, 1 drivers
v000000000086d810_0 .net "B", 0 0, v000000000086d270_0;  alias, 1 drivers
v000000000086d950_0 .var "C", 0 0;
E_0000000000bc7430 .event edge, v000000000086d270_0, v000000000086cff0_0;
S_00000000008cc860 .scope module, "my_nand_9" "NANDgate" 2 29, 2 1 0, S_000000000086dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v00000000008cdbc0_0 .net "A", 0 0, v000000000086d590_0;  alias, 1 drivers
v00000000008ccd60_0 .net "B", 0 0, v000000000086d1d0_0;  alias, 1 drivers
v00000000008cdc60_0 .var "C", 0 0;
E_0000000000bc74f0 .event edge, v000000000086d1d0_0, v000000000086d590_0;
    .scope S_0000000000bcd040;
T_0 ;
    %wait E_0000000000868a50;
    %load/vec4 v000000000086d630_0;
    %load/vec4 v000000000086ccd0_0;
    %and;
    %inv;
    %assign/vec4 v000000000086d270_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000bcd1d0;
T_1 ;
    %wait E_00000000008680d0;
    %load/vec4 v000000000086d8b0_0;
    %load/vec4 v000000000086d6d0_0;
    %and;
    %inv;
    %assign/vec4 v000000000086d310_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000872b10;
T_2 ;
    %wait E_0000000000868c10;
    %load/vec4 v000000000086d3b0_0;
    %load/vec4 v000000000086cd70_0;
    %and;
    %inv;
    %assign/vec4 v000000000086ceb0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000872ca0;
T_3 ;
    %wait E_0000000000868c50;
    %load/vec4 v000000000086caf0_0;
    %load/vec4 v000000000086d770_0;
    %and;
    %inv;
    %assign/vec4 v000000000086cf50_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000872e30;
T_4 ;
    %wait E_0000000000868cd0;
    %load/vec4 v000000000086d130_0;
    %load/vec4 v000000000086ce10_0;
    %and;
    %inv;
    %assign/vec4 v000000000086cff0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000872fc0;
T_5 ;
    %wait E_0000000000bc79f0;
    %load/vec4 v000000000086d450_0;
    %load/vec4 v000000000086cb90_0;
    %and;
    %inv;
    %assign/vec4 v000000000086d590_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000873150;
T_6 ;
    %wait E_0000000000bc7630;
    %load/vec4 v000000000086cc30_0;
    %load/vec4 v000000000086d090_0;
    %and;
    %inv;
    %assign/vec4 v000000000086d1d0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008732e0;
T_7 ;
    %wait E_0000000000bc7430;
    %load/vec4 v000000000086d4f0_0;
    %load/vec4 v000000000086d810_0;
    %and;
    %inv;
    %assign/vec4 v000000000086d950_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008cc860;
T_8 ;
    %wait E_0000000000bc74f0;
    %load/vec4 v00000000008cdbc0_0;
    %load/vec4 v00000000008ccd60_0;
    %and;
    %inv;
    %assign/vec4 v00000000008cdc60_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000086dbc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cd8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ce5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ccae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 38 "$display", "S=%b,C=%b\012", v00000000008cdd00_0, v00000000008cd9e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cd8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ce5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ccae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "S=%b,C=%b\012", v00000000008cdd00_0, v00000000008cd9e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cd8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ce5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ccae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "S=%b,C=%b\012", v00000000008cdd00_0, v00000000008cd9e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cd8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ce5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ccae0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 53 "$display", "S=%b,C=%b\012", v00000000008cdd00_0, v00000000008cd9e0_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "full_adder_nand_gates.v";
