fifo_rd_64_8.v,verilog,xil_defaultlib,../../../../Axi_DMA.gen/sources_1/ip/fifo_rd_64_8/sim/fifo_rd_64_8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
