module shift_reg_pipo(
  input wire clk,
  input wire rstn,
  input wire [3:0]d,
  input wire load,
  output reg [3:0]q
);
  always @(posedge clk or negedge rstn)begin
    if(!rstn)
      q<=4'b0000;
  else 
    q[3:0]<=d[3:0];
  end
endmodule
  
  