// Seed: 4245348264
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  supply0 id_14 = 1;
  wire id_15;
  wand id_16;
  assign id_16 = id_7;
  assign id_6  = id_7;
  wire id_17;
  assign id_16 = (1);
  assign id_16 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
