/// Auto-generated register definitions for EXTI
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::exti {

// ============================================================================
// EXTI - EXTI
// Base Address: 0x40010400
// ============================================================================

/// EXTI Register Structure
struct EXTI_Registers {

    /// Interrupt mask register (EXTI_IMR)
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IMR;

    /// Event mask register (EXTI_EMR)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EMR;

    /// Rising Trigger selection register (EXTI_RTSR)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTSR;

    /// Falling Trigger selection register (EXTI_FTSR)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FTSR;

    /// Software interrupt event register (EXTI_SWIER)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SWIER;

    /// Pending register (EXTI_PR)
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PR;
};

static_assert(sizeof(EXTI_Registers) >= 24, "EXTI_Registers size mismatch");

/// EXTI peripheral instance
inline EXTI_Registers* EXTI() {
    return reinterpret_cast<EXTI_Registers*>(0x40010400);
}

}  // namespace alloy::hal::st::stm32f1::exti
