#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1011ad280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1011ad400 .scope module, "divisor_TB" "divisor_TB" 3 3;
 .timescale -9 -12;
v0x8a6c44140_0 .var "clk", 0 0;
v0x8a6c441e0_0 .net "cociente", 31 0, v0x1011a6a40_0;  1 drivers
v0x8a6c44280_0 .var "dividendo", 15 0;
v0x8a6c44320_0 .var "divisor_in", 15 0;
v0x8a6c443c0_0 .var "iniciar", 0 0;
v0x8a6c44460_0 .var "rst_n", 0 0;
v0x8a6c44500_0 .net "terminado", 0 0, v0x8a6c440a0_0;  1 drivers
E_0x8a7054dc0 .event anyedge, v0x8a6c440a0_0;
S_0x1011a68c0 .scope module, "uut" "divisor" 3 9, 4 1 0, S_0x1011ad400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 16 "dividendo";
    .port_info 4 /INPUT 16 "divisor";
    .port_info 5 /OUTPUT 32 "cociente";
    .port_info 6 /OUTPUT 1 "terminado";
enum0x1011aeb90 .enum4 (3)
   "REPOSO" 3'b000,
   "INICIO" 3'b001,
   "DESPLAZAR" 3'b010,
   "VERIFICAR" 3'b011,
   "CHECK_FIN" 3'b100,
   "FIN" 3'b101
 ;
v0x1011b2c80_0 .net *"_ivl_1", 15 0, L_0x1011b3460;  1 drivers
v0x1011b2d20_0 .net "clk", 0 0, v0x8a6c44140_0;  1 drivers
v0x1011a6a40_0 .var "cociente", 31 0;
v0x1011a6ae0_0 .net "diferencia", 15 0, L_0x8a6c445a0;  1 drivers
v0x1011b1ed0_0 .net "dividendo", 15 0, v0x8a6c44280_0;  1 drivers
v0x1011b1f70_0 .net "divisor", 15 0, v0x8a6c44320_0;  1 drivers
v0x1011b3140_0 .var "estado", 2 0;
v0x1011b31e0_0 .net "iniciar", 0 0, v0x8a6c443c0_0;  1 drivers
v0x1011b3280_0 .var "iteracion", 4 0;
v0x1011b3320_0 .var "reg_a", 31 0;
v0x1011b33c0_0 .var "reg_b", 15 0;
v0x8a6c44000_0 .net "rst_n", 0 0, v0x8a6c44460_0;  1 drivers
v0x8a6c440a0_0 .var "terminado", 0 0;
E_0x8a7054e00 .event posedge, v0x1011b2d20_0;
L_0x1011b3460 .part v0x1011b3320_0, 16, 16;
L_0x8a6c445a0 .arith/sub 16, L_0x1011b3460, v0x1011b33c0_0;
    .scope S_0x1011a68c0;
T_0 ;
    %wait E_0x8a7054e00;
    %load/vec4 v0x8a6c44000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8a6c440a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1011a6a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1011b3320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1011b33c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1011b3280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1011b3140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8a6c440a0_0, 0;
    %load/vec4 v0x1011b31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1011b1ed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1011b3320_0, 0;
    %load/vec4 v0x1011b1f70_0;
    %assign/vec4 v0x1011b33c0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x1011b3280_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x1011b3320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1011b3320_0, 0;
    %load/vec4 v0x1011b3280_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x1011b3280_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x1011b33c0_0;
    %load/vec4 v0x1011b3320_0;
    %parti/s 16, 16, 6;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0x1011b3320_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1011b33c0_0;
    %sub;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1011b3320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1011b3320_0, 4, 5;
T_0.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x1011b3280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
T_0.14 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x1011b3320_0;
    %assign/vec4 v0x1011a6a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8a6c440a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1011b3140_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1011ad400;
T_1 ;
    %delay 20000, 0;
    %load/vec4 v0x8a6c44140_0;
    %inv;
    %store/vec4 v0x8a6c44140_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1011ad400;
T_2 ;
    %vpi_call/w 3 18 "$dumpfile", "build/divisor.vcd" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1011ad400 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8a6c44140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8a6c44460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8a6c443c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8a6c44460_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x8a6c44280_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x8a6c44320_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8a6c443c0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8a6c443c0_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x8a6c44500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0x8a7054dc0;
    %jmp T_2.0;
T_2.1 ;
    %delay 20000, 0;
    %load/vec4 v0x8a6c441e0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 29 "$display", "Division 42/3 PAS\303\223: %d", v0x8a6c441e0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 30 "$error", "FALL\303\223 42/3. Obtenido: %d", v0x8a6c441e0_0 {0 0 0};
T_2.3 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x8a6c44280_0, 0, 16;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x8a6c44320_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8a6c443c0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8a6c443c0_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x8a6c44500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0x8a7054dc0;
    %jmp T_2.4;
T_2.5 ;
    %delay 20000, 0;
    %load/vec4 v0x8a6c441e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call/w 3 37 "$display", "Division 0/12 PAS\303\223: %d", v0x8a6c441e0_0 {0 0 0};
T_2.6 ;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "TestBench/divisor_TB.sv";
    "src/divisor.sv";
